{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568589836598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568589836598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:23:56 2019 " "Processing started: Sun Sep 15 20:23:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568589836598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568589836598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2a -c LAB2a " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2a -c LAB2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568589836599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568589837396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_rnstobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838023 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_bintorns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_bintorns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_BinToRNS-Structural " "Found design unit 1: traditionalSystem_BinToRNS-Structural" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838027 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_BinToRNS " "Found entity 1: traditionalSystem_BinToRNS" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-mux2 " "Found design unit 1: Mux2_1-mux2" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Mux2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838032 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838042 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838045 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838049 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2_n_pos1-structural " "Found design unit 1: Adder_2_n_pos1-structural" {  } { { "Adder_2_n_pos1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2_n_pos1 " "Found entity 1: Adder_2_n_pos1" {  } { { "Adder_2_n_pos1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2_n_neg1-structural " "Found design unit 1: Adder_2_n_neg1-structural" {  } { { "Adder_2_n_neg1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_neg1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2_n_neg1 " "Found entity 1: Adder_2_n_neg1" {  } { { "Adder_2_n_neg1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_neg1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2_2n-structural " "Found design unit 1: Adder_2_2n-structural" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2_2n " "Found entity 1: Adder_2_2n" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2a-Structural " "Found design unit 1: LAB2a-Structural" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838062 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2a " "Found entity 1: LAB2a" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_16ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_16ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_16FF-behv " "Found design unit 1: D_16FF-behv" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838065 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_16FF " "Found entity 1: D_16FF" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589838065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589838065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2a " "Elaborating entity \"LAB2a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568589838106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros LAB2a.vhd(119) " "Verilog HDL or VHDL warning at LAB2a.vhd(119): object \"zeros\" assigned a value but never read" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838116 "|LAB2a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notSW LAB2a.vhd(134) " "Verilog HDL or VHDL warning at LAB2a.vhd(134): object \"notSW\" assigned a value but never read" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838116 "|LAB2a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:\\converter:sync_btn " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:\\converter:sync_btn\"" {  } { { "LAB2a.vhd" "\\converter:sync_btn" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_16FF D_16FF:\\converter:Reg16 " "Elaborating entity \"D_16FF\" for hierarchy \"D_16FF:\\converter:Reg16\"" {  } { { "LAB2a.vhd" "\\converter:Reg16" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838132 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeros D_16FF.vhd(13) " "VHDL Signal Declaration warning at D_16FF.vhd(13): used implicit default value for signal \"zeros\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568589838134 "|LAB2a|D_16FF:converter:Reg16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST D_16FF.vhd(21) " "VHDL Process Statement warning at D_16FF.vhd(21): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1568589838135 "|LAB2a|D_16FF:converter:Reg16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros D_16FF.vhd(22) " "VHDL Process Statement warning at D_16FF.vhd(22): signal \"zeros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1568589838135 "|LAB2a|D_16FF:converter:Reg16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_BinToRNS traditionalSystem_BinToRNS:\\converter:comp_binRNSX " "Elaborating entity \"traditionalSystem_BinToRNS\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\"" {  } { { "LAB2a.vhd" "\\converter:comp_binRNSX" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros traditionalSystem_BinToRNS.vhd(65) " "Verilog HDL or VHDL warning at traditionalSystem_BinToRNS.vhd(65): object \"zeros\" assigned a value but never read" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838170 "|LAB2a|traditionalSystem_BinToRNS:converter:comp_binRNSX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838225 "|LAB2a|traditionalSystem_BinToRNS:converter:comp_binRNSX|CSA_2n_mp_1:converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add " "Elaborating entity \"fulladder\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add\"" {  } { { "CSA_2n_mp_1.vhd" "\\ciclo:0:add" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_p1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_p1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838268 "|LAB2a|traditionalSystem_BinToRNS:converter:comp_binRNSX|CSA_2n_mp_1:converter:comp0_2n_p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_p1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_p1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_2_2n Adder_2_2n:\\converter:sum_m1 " "Elaborating entity \"Adder_2_2n\" for hierarchy \"Adder_2_2n:\\converter:sum_m1\"" {  } { { "LAB2a.vhd" "\\converter:sum_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros Adder_2_2n.vhd(24) " "Verilog HDL or VHDL warning at Adder_2_2n.vhd(24): object \"zeros\" assigned a value but never read" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838344 "|LAB2a|Adder_2_2n:converter:sum_m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ones Adder_2_2n.vhd(25) " "Verilog HDL or VHDL warning at Adder_2_2n.vhd(25): object \"ones\" assigned a value but never read" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838345 "|LAB2a|Adder_2_2n:converter:sum_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_2_n_neg1 Adder_2_n_neg1:\\converter:sum_m2 " "Elaborating entity \"Adder_2_n_neg1\" for hierarchy \"Adder_2_n_neg1:\\converter:sum_m2\"" {  } { { "LAB2a.vhd" "\\converter:sum_m2" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Adder_2_n_neg1:\\converter:sum_m2\|Mux2_1:MUX2_5 " "Elaborating entity \"Mux2_1\" for hierarchy \"Adder_2_n_neg1:\\converter:sum_m2\|Mux2_1:MUX2_5\"" {  } { { "Adder_2_n_neg1.vhd" "MUX2_5" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_neg1.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_2_n_pos1 Adder_2_n_pos1:\\converter:sum_m3 " "Elaborating entity \"Adder_2_n_pos1\" for hierarchy \"Adder_2_n_pos1:\\converter:sum_m3\"" {  } { { "LAB2a.vhd" "\\converter:sum_m3" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros Adder_2_n_pos1.vhd(41) " "Verilog HDL or VHDL warning at Adder_2_n_pos1.vhd(41): object \"zeros\" assigned a value but never read" {  } { { "Adder_2_n_pos1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838395 "|LAB2a|Adder_2_n_pos1:converter:sum_m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Adder_2_n_pos1:\\converter:sum_m3\|Mux2_1:MUX2_5 " "Elaborating entity \"Mux2_1\" for hierarchy \"Adder_2_n_pos1:\\converter:sum_m3\|Mux2_1:MUX2_5\"" {  } { { "Adder_2_n_pos1.vhd" "MUX2_5" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_RNStoBin traditionalSystem_RNStoBin:\\converter:comp_RNSbin " "Elaborating entity \"traditionalSystem_RNStoBin\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\"" {  } { { "LAB2a.vhd" "\\converter:comp_RNSbin" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589838439 "|LAB2a|traditionalSystem_RNStoBin:converter:comp_RNSbin|CSA_2n_mp_1:converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:add_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:\\converter:comp_disp1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:\\converter:comp_disp1\"" {  } { { "LAB2a.vhd" "\\converter:comp_disp1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589838505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1568589841398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1568589841977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589841977 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589842686 "|LAB2a|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589842686 "|LAB2a|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589842686 "|LAB2a|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1568589842686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1568589842701 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1568589842701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1568589842701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1568589842701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568589842726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:24:02 2019 " "Processing ended: Sun Sep 15 20:24:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568589842726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568589842726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568589842726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568589842726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568589844042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568589844043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:24:03 2019 " "Processing started: Sun Sep 15 20:24:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568589844043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1568589844043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB2a -c LAB2a " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB2a -c LAB2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1568589844044 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1568589844399 ""}
{ "Info" "0" "" "Project  = LAB2a" {  } {  } 0 0 "Project  = LAB2a" 0 0 "Fitter" 0 0 1568589844411 ""}
{ "Info" "0" "" "Revision = LAB2a" {  } {  } 0 0 "Revision = LAB2a" 0 0 "Fitter" 0 0 1568589844411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1568589844622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB2a EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LAB2a\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1568589844630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568589844680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568589844681 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1568589845601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1568589846906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1568589846906 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1568589846906 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1568589846954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1568589846954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1568589846954 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1568589846954 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 41 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 42 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 43 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 44 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 45 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY3 " "Pin KEY3 not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 36 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY2 " "Pin KEY2 not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 37 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY0 " "Pin KEY0 not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 39 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 35 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 40 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY1 " "Pin KEY1 not assigned to an exact location on the device" {  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 38 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1568589847704 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1568589847704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB2a.sdc " "Synopsys Design Constraints File file not found: 'LAB2a.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1568589848455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1568589848480 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1568589848771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1568589848854 ""}  } { { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 40 0 0 } } { "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gusta/documents/ufsc/2-softwares/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568589848854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1568589849339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1568589849339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1568589849339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568589849340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568589849340 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1568589849341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1568589849341 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1568589849341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1568589849370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1568589849370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1568589849370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 20 45 0 " "Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 20 input, 45 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1568589849372 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1568589849372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1568589849372 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1568589849373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1568589849373 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1568589849373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568589849518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1568589851379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568589851807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1568589851947 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1568589853031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568589853031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1568589853108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1568589854078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1568589854078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568589854279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1568589854280 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1568589854280 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1568589854294 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568589854303 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "45 " "Found 45 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1568589854312 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1568589854312 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568589854435 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568589854456 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568589854555 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568589854868 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1568589855019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/output_files/LAB2a.fit.smsg " "Generated suppressed messages file C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/output_files/LAB2a.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1568589855265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5224 " "Peak virtual memory: 5224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568589855591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:24:15 2019 " "Processing ended: Sun Sep 15 20:24:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568589855591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568589855591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568589855591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568589855591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1568589857189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568589857189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:24:17 2019 " "Processing started: Sun Sep 15 20:24:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568589857189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1568589857189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB2a -c LAB2a " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB2a -c LAB2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1568589857189 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1568589857387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568589857543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:24:17 2019 " "Processing ended: Sun Sep 15 20:24:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568589857543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568589857543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568589857543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1568589857543 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1568589858179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1568589858900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568589858901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:24:18 2019 " "Processing started: Sun Sep 15 20:24:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568589858901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568589858901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB2a -c LAB2a " "Command: quartus_sta LAB2a -c LAB2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568589858901 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1568589859066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568589859233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1568589859273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1568589859273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB2a.sdc " "Synopsys Design Constraints File file not found: 'LAB2a.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1568589859380 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1568589859380 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859382 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859382 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1568589859384 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1568589859395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1568589859401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.306 " "Worst-case setup slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306        -2.826 CLOCK_50  " "   -0.306        -2.826 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1568589859405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.726 " "Worst-case hold slack is 0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726         0.000 CLOCK_50  " "    0.726         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1568589859410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1568589859415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1568589859419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 CLOCK_50  " "   -1.380       -19.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1568589859422 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1568589859582 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1568589859583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.301 " "Worst-case setup slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 CLOCK_50  " "    0.301         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1568589859604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332         0.000 CLOCK_50  " "    0.332         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1568589859609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1568589859615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1568589859622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1568589859622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 CLOCK_50  " "   -1.380       -19.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1568589859638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1568589859638 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1568589859700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1568589859765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1568589859767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568589859866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:24:19 2019 " "Processing ended: Sun Sep 15 20:24:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568589859866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568589859866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568589859866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568589859866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568589861094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568589861095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:24:20 2019 " "Processing started: Sun Sep 15 20:24:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568589861095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568589861095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB2a -c LAB2a " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB2a -c LAB2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568589861095 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "LAB2a.vho\", \"LAB2a_fast.vho LAB2a_vhd.sdo LAB2a_vhd_fast.sdo C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/simulation/modelsim/ simulation " "Generated files \"LAB2a.vho\", \"LAB2a_fast.vho\", \"LAB2a_vhd.sdo\" and \"LAB2a_vhd_fast.sdo\" in directory \"C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1568589861961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568589862006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:24:22 2019 " "Processing ended: Sun Sep 15 20:24:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568589862006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568589862006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568589862006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568589862006 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568589862616 ""}
