# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_7.srcs/sources_1/new/ASCII_decryptor.vhd" \
"../../../../project_7.srcs/sources_1/new/ASCII_encryptor.vhd" \
"../../../../project_7.srcs/sources_1/new/wrap_encrypt.vhd" \
"../../../../project_7.srcs/sim_1/new/tb_wrapper_encrypt.vhd" \

# Do not sort compile order
nosort
