Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-4BVJD33
Date:        Thu Sep  6 18:48:10 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch Practica3Ejercicio3_Ejercicio3_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Sep  6 18:48:12 2018

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srr"
Running: Ejercicio3 in foreground

Running proj_1|Ejercicio3

Running: compile (Compile) on proj_1|Ejercicio3
# Thu Sep  6 18:48:13 2018

Running: compile_flow (Compile Process) on proj_1|Ejercicio3
# Thu Sep  6 18:48:13 2018

Running: compiler (Compile Input) on proj_1|Ejercicio3
# Thu Sep  6 18:48:13 2018
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\synwork\Practica3Ejercicio3_Ejercicio3_comp.srs to C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srs

compiler completed
# Thu Sep  6 18:48:15 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Ejercicio3
# Thu Sep  6 18:48:15 2018

multi_srs_gen completed
# Thu Sep  6 18:48:15 2018

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\synwork\Practica3Ejercicio3_Ejercicio3_mult.srs to C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srs
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srr to C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srf
Complete: Compile Process on proj_1|Ejercicio3

Running: premap (Pre-mapping) on proj_1|Ejercicio3
# Thu Sep  6 18:48:15 2018

premap completed with warnings
# Thu Sep  6 18:48:17 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|Ejercicio3

Running: map (Map) on proj_1|Ejercicio3
# Thu Sep  6 18:48:17 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|Ejercicio3
# Thu Sep  6 18:48:17 2018
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\synwork\Practica3Ejercicio3_Ejercicio3_m.srm to C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srm

fpga_mapper completed with warnings
# Thu Sep  6 18:48:19 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|Ejercicio3
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srr to C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\Practica3Ejercicio3_Ejercicio3.srf
Complete: Logic Synthesis on proj_1|Ejercicio3
TCL script complete: "Practica3Ejercicio3_Ejercicio3_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\asdf1\Documents\DigitalDesign\Practica3DSD\Ejercicio3\proj_1.prj
batch mode default:no
