

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_83_3'
================================================================
* Date:           Mon Aug 12 18:53:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.999 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      263|      263|  1.315 us|  1.315 us|  263|  263|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_3  |      261|      261|         7|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     421|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     421|    346|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_108_p2     |         +|   0|  0|  14|           9|           1|
    |f_1_fu_209_p2          |         +|   0|  0|  14|           9|           9|
    |and_ln84_1_fu_200_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln84_fu_194_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_fu_102_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln84_1_fu_165_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln84_2_fu_171_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln84_3_fu_177_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln84_fu_159_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln84_1_fu_190_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln84_fu_186_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 141|          94|          32|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    9|         18|
    |f_fu_44                  |   9|          2|    9|         18|
    |i_fu_48                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_253                    |  32|   0|   32|          0|
    |B_load_reg_259                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |f_fu_44                           |   9|   0|    9|          0|
    |i_fu_48                           |   9|   0|    9|          0|
    |icmp_ln83_reg_239                 |   1|   0|    1|          0|
    |icmp_ln84_1_reg_270               |   1|   0|    1|          0|
    |icmp_ln84_2_reg_275               |   1|   0|    1|          0|
    |icmp_ln84_3_reg_280               |   1|   0|    1|          0|
    |icmp_ln84_reg_265                 |   1|   0|    1|          0|
    |tmp_6_reg_285                     |   1|   0|    1|          0|
    |icmp_ln83_reg_239                 |  64|  32|    1|          0|
    |icmp_ln84_1_reg_270               |  64|  32|    1|          0|
    |icmp_ln84_2_reg_275               |  64|  32|    1|          0|
    |icmp_ln84_3_reg_280               |  64|  32|    1|          0|
    |icmp_ln84_reg_265                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 421| 160|  106|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|grp_fu_178_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|grp_fu_178_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|grp_fu_178_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|grp_fu_178_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|grp_fu_178_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_83_3|  return value|
|A_address0           |  out|    8|   ap_memory|                              A|         array|
|A_ce0                |  out|    1|   ap_memory|                              A|         array|
|A_q0                 |   in|   32|   ap_memory|                              A|         array|
|B_address0           |  out|    8|   ap_memory|                              B|         array|
|B_ce0                |  out|    1|   ap_memory|                              B|         array|
|B_q0                 |   in|   32|   ap_memory|                              B|         array|
|f_1_out              |  out|    9|      ap_vld|                        f_1_out|       pointer|
|f_1_out_ap_vld       |  out|    1|      ap_vld|                        f_1_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

