// Seed: 2670653964
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6
);
  assign id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd99,
    parameter id_7 = 32'd5,
    parameter id_8 = 32'd0
) (
    inout  wand  id_0,
    input  logic id_1,
    output logic id_2,
    output tri   id_3,
    output tri   id_4
);
  always @(posedge 1 & -1) id_2 <= id_1;
  defparam id_6 = 1, id_7 = 1, id_8 = !-1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
