[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  24128       tick       3184623       1478619       1430855       3184623 
      2  24128       tick       4255784       2084358       2059805       4255784 
      3  24128       tick       4248881       2081392       2066464       4248881 
      4  24128       tick       4247375       2080668       2066150       4247375 
      5  24128       tick       4253607       2084075       2058146       4253607 
      6  24128       tick       4251279       2082533       2064618       4251279 
      7  24128       tick       4255017       2083481       2060632       4255017 
      8  24128       tick       4255330       2084064       2063096       4255330 
      9  24128       tick       4251169       2081464       2065794       4251169 
     10  24128       tick       4256748       2084892       2060838       4256748 
     11  24128       tick       4248658       2081358       2066365       4248658 
     12  24128       tick       4258510       2085469       2065300       4258510 
     13  24128       tick       4254899       2083798       2061419       4254899 
     14  24128       tick       4244727       2078922       2064500       4244727 
     15  24128       tick       4247116       2080401       2059978       4247116 
     16  24128       tick       4254553       2083554       2061625       4254553 
     17  24128       tick       4251071       2082097       2059948       4251071 
     18  24128       tick       4257668       2085090       2058914       4257668 
     19  24128       tick       4244023       2079272       2064559       4244023 
     20  24128       exit       1946353        953014        943893       1946353 
