#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d5fe2003140 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x5d5fe2098730_0 .net "bus", 15 0, L_0x5d5fe20a9370;  1 drivers
v0x5d5fe2098810_0 .var "clock", 0 0;
v0x5d5fe20988b0_0 .var "iin", 15 0;
v0x5d5fe2098950_0 .var "resetn", 0 0;
S_0x5d5fe20032d0 .scope module, "p" "processor" 2 14, 3 10 0, S_0x5d5fe2003140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "iin";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /OUTPUT 16 "bus";
v0x5d5fe2096d60_0 .net "A_enable", 0 0, v0x5d5fe2090f80_0;  1 drivers
v0x5d5fe2096e70_0 .net "A_out", 15 0, v0x5d5fe206c370_0;  1 drivers
v0x5d5fe2096f80_0 .net "OpSelect", 2 0, v0x5d5fe2091050_0;  1 drivers
v0x5d5fe2097070_0 .net "R_enable", 0 0, v0x5d5fe20913e0_0;  1 drivers
v0x5d5fe2097160_0 .net "R_out", 15 0, v0x5d5fe208fc10_0;  1 drivers
L_0x7c2d3ba95018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d5fe20972c0_0 .net/2u *"_ivl_16", 15 0, L_0x7c2d3ba95018;  1 drivers
v0x5d5fe20973a0_0 .net "bus", 15 0, L_0x5d5fe20a9370;  alias, 1 drivers
v0x5d5fe2097480_0 .net "bus_enable", 0 0, v0x5d5fe20914b0_0;  1 drivers
v0x5d5fe2097520_0 .net "clear", 0 0, v0x5d5fe2091550_0;  1 drivers
v0x5d5fe20975c0_0 .net "clock", 0 0, v0x5d5fe2098810_0;  1 drivers
v0x5d5fe2097660_0 .net "iin", 15 0, v0x5d5fe20988b0_0;  1 drivers
v0x5d5fe2097700_0 .net "imm", 15 0, v0x5d5fe2092430_0;  1 drivers
v0x5d5fe2097810_0 .net "mux_out", 15 0, v0x5d5fe20932b0_0;  1 drivers
v0x5d5fe20978d0_0 .net "r0_out", 15 0, v0x5d5fe2093a00_0;  1 drivers
v0x5d5fe20979e0_0 .net "r1_out", 15 0, v0x5d5fe2094010_0;  1 drivers
v0x5d5fe2097af0_0 .net "r2_out", 15 0, v0x5d5fe2094700_0;  1 drivers
v0x5d5fe2097c00_0 .net "r3_out", 15 0, v0x5d5fe2094cd0_0;  1 drivers
v0x5d5fe2097e20_0 .net "r4_out", 15 0, v0x5d5fe20952a0_0;  1 drivers
v0x5d5fe2097f30_0 .net "r5_out", 15 0, v0x5d5fe20958c0_0;  1 drivers
v0x5d5fe2098040_0 .net "r6_out", 15 0, v0x5d5fe2095ee0_0;  1 drivers
v0x5d5fe2098150_0 .net "r7_out", 15 0, v0x5d5fe2096500_0;  1 drivers
v0x5d5fe2098260_0 .net "reg_enable", 7 0, v0x5d5fe20917b0_0;  1 drivers
v0x5d5fe2098320_0 .net "resetn", 0 0, v0x5d5fe2098950_0;  1 drivers
v0x5d5fe20983c0_0 .net "selReg", 3 0, v0x5d5fe2091930_0;  1 drivers
v0x5d5fe20984b0_0 .net "step", 1 0, v0x5d5fe2092070_0;  1 drivers
v0x5d5fe20985a0_0 .net "ula_out", 15 0, v0x5d5fe2096c00_0;  1 drivers
L_0x5d5fe2098c70 .part v0x5d5fe20917b0_0, 7, 1;
L_0x5d5fe2098d60 .part v0x5d5fe20917b0_0, 6, 1;
L_0x5d5fe2098e00 .part v0x5d5fe20917b0_0, 5, 1;
L_0x5d5fe2098ea0 .part v0x5d5fe20917b0_0, 4, 1;
L_0x5d5fe2098f40 .part v0x5d5fe20917b0_0, 3, 1;
L_0x5d5fe2098fe0 .part v0x5d5fe20917b0_0, 2, 1;
L_0x5d5fe20990c0 .part v0x5d5fe20917b0_0, 1, 1;
L_0x5d5fe2099270 .part v0x5d5fe20917b0_0, 0, 1;
L_0x5d5fe20a9370 .functor MUXZ 16, L_0x7c2d3ba95018, v0x5d5fe20932b0_0, v0x5d5fe20914b0_0, C4<>;
S_0x5d5fe2056500 .scope module, "A" "registrador" 3 49, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe206deb0_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe206d570_0 .net "enable", 0 0, v0x5d5fe2090f80_0;  alias, 1 drivers
v0x5d5fe206cc30_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe206c370_0 .var "saida", 15 0;
E_0x5d5fe20524e0 .event posedge, v0x5d5fe206deb0_0;
S_0x5d5fe208f9c0 .scope module, "R" "registrador" 3 50, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe206baa0_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe203a7b0_0 .net "enable", 0 0, v0x5d5fe20913e0_0;  alias, 1 drivers
v0x5d5fe20708c0_0 .net "entrada", 15 0, v0x5d5fe2096c00_0;  alias, 1 drivers
v0x5d5fe208fc10_0 .var "saida", 15 0;
S_0x5d5fe208fda0 .scope module, "UDC" "unidControle" 3 34, 5 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instrucao";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 2 "step";
    .port_info 3 /OUTPUT 3 "OpSelect";
    .port_info 4 /OUTPUT 8 "reg_enable";
    .port_info 5 /OUTPUT 1 "A_enable";
    .port_info 6 /OUTPUT 1 "R_enable";
    .port_info 7 /OUTPUT 1 "clear";
    .port_info 8 /OUTPUT 4 "selReg";
    .port_info 9 /OUTPUT 1 "bus_enable";
P_0x5d5fe208ff80 .param/l "ADD" 0 5 27, C4<000>;
P_0x5d5fe208ffc0 .param/l "LDI" 0 5 31, C4<101>;
P_0x5d5fe2090000 .param/l "NAN" 0 5 29, C4<010>;
P_0x5d5fe2090040 .param/l "OUT" 0 5 30, C4<100>;
P_0x5d5fe2090080 .param/l "REP" 0 5 32, C4<111>;
P_0x5d5fe20900c0 .param/l "SUB" 0 5 28, C4<001>;
v0x5d5fe2090f80_0 .var "A_enable", 0 0;
v0x5d5fe2091050_0 .var "OpSelect", 2 0;
v0x5d5fe2091110_0 .net "RX", 2 0, L_0x5d5fe2098ae0;  1 drivers
v0x5d5fe2091230_0 .net "RX_decoded", 7 0, v0x5d5fe2090d80_0;  1 drivers
v0x5d5fe20912f0_0 .net "RY", 2 0, L_0x5d5fe2098b80;  1 drivers
v0x5d5fe20913e0_0 .var "R_enable", 0 0;
v0x5d5fe20914b0_0 .var "bus_enable", 0 0;
v0x5d5fe2091550_0 .var "clear", 0 0;
v0x5d5fe20915f0_0 .net "instrucao", 15 0, v0x5d5fe20988b0_0;  alias, 1 drivers
v0x5d5fe20916e0_0 .net "opcode", 2 0, L_0x5d5fe20989f0;  1 drivers
v0x5d5fe20917b0_0 .var "reg_enable", 7 0;
v0x5d5fe2091870_0 .net "resetn", 0 0, v0x5d5fe2098950_0;  alias, 1 drivers
v0x5d5fe2091930_0 .var "selReg", 3 0;
v0x5d5fe2091a10_0 .net "step", 1 0, v0x5d5fe2092070_0;  alias, 1 drivers
E_0x5d5fe2052950/0 .event anyedge, v0x5d5fe2091870_0, v0x5d5fe2091a10_0, v0x5d5fe20909b0_0, v0x5d5fe20906e0_0;
E_0x5d5fe2052950/1 .event anyedge, v0x5d5fe20907e0_0, v0x5d5fe2090d80_0;
E_0x5d5fe2052950 .event/or E_0x5d5fe2052950/0, E_0x5d5fe2052950/1;
S_0x5d5fe20904b0 .scope module, "decode" "decodificador" 5 20, 6 1 0, S_0x5d5fe208fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instrucao";
    .port_info 1 /OUTPUT 3 "opcode";
    .port_info 2 /OUTPUT 3 "RX";
    .port_info 3 /OUTPUT 3 "RY";
v0x5d5fe20906e0_0 .net "RX", 2 0, L_0x5d5fe2098ae0;  alias, 1 drivers
v0x5d5fe20907e0_0 .net "RY", 2 0, L_0x5d5fe2098b80;  alias, 1 drivers
v0x5d5fe20908c0_0 .net "instrucao", 15 0, v0x5d5fe20988b0_0;  alias, 1 drivers
v0x5d5fe20909b0_0 .net "opcode", 2 0, L_0x5d5fe20989f0;  alias, 1 drivers
L_0x5d5fe20989f0 .part v0x5d5fe20988b0_0, 13, 3;
L_0x5d5fe2098ae0 .part v0x5d5fe20988b0_0, 10, 3;
L_0x5d5fe2098b80 .part v0x5d5fe20988b0_0, 7, 3;
S_0x5d5fe2090b40 .scope module, "reg_decoder" "decode_reg" 5 24, 7 1 0, S_0x5d5fe208fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "reg_num";
    .port_info 1 /OUTPUT 8 "output_reg";
v0x5d5fe2090d80_0 .var "output_reg", 7 0;
v0x5d5fe2090e80_0 .net "reg_num", 2 0, L_0x5d5fe2098ae0;  alias, 1 drivers
E_0x5d5fe2074c70 .event anyedge, v0x5d5fe20906e0_0;
S_0x5d5fe2091c90 .scope module, "contador" "counter" 3 31, 8 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "out";
v0x5d5fe2091e90_0 .net "clear", 0 0, v0x5d5fe2091550_0;  alias, 1 drivers
v0x5d5fe2091f80_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2092070_0 .var "out", 1 0;
S_0x5d5fe2092180 .scope module, "extensor" "extensor_sinal" 3 53, 9 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instrucao";
    .port_info 1 /OUTPUT 16 "imediato";
v0x5d5fe2092430_0 .var "imediato", 15 0;
v0x5d5fe2092530_0 .net "instrucao", 15 0, v0x5d5fe20988b0_0;  alias, 1 drivers
E_0x5d5fe20923b0 .event anyedge, v0x5d5fe20908c0_0;
S_0x5d5fe20926a0 .scope module, "mux" "multiplexador" 3 56, 10 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "r0";
    .port_info 1 /INPUT 16 "r1";
    .port_info 2 /INPUT 16 "r2";
    .port_info 3 /INPUT 16 "r3";
    .port_info 4 /INPUT 16 "r4";
    .port_info 5 /INPUT 16 "r5";
    .port_info 6 /INPUT 16 "r6";
    .port_info 7 /INPUT 16 "r7";
    .port_info 8 /INPUT 16 "R";
    .port_info 9 /INPUT 16 "imm";
    .port_info 10 /INPUT 4 "sel";
    .port_info 11 /OUTPUT 16 "saida";
v0x5d5fe20929f0_0 .net "R", 15 0, v0x5d5fe208fc10_0;  alias, 1 drivers
v0x5d5fe2092ad0_0 .net "imm", 15 0, v0x5d5fe2092430_0;  alias, 1 drivers
v0x5d5fe2092b70_0 .net "r0", 15 0, v0x5d5fe2093a00_0;  alias, 1 drivers
v0x5d5fe2092c40_0 .net "r1", 15 0, v0x5d5fe2094010_0;  alias, 1 drivers
v0x5d5fe2092d20_0 .net "r2", 15 0, v0x5d5fe2094700_0;  alias, 1 drivers
v0x5d5fe2092e50_0 .net "r3", 15 0, v0x5d5fe2094cd0_0;  alias, 1 drivers
v0x5d5fe2092f30_0 .net "r4", 15 0, v0x5d5fe20952a0_0;  alias, 1 drivers
v0x5d5fe2093010_0 .net "r5", 15 0, v0x5d5fe20958c0_0;  alias, 1 drivers
v0x5d5fe20930f0_0 .net "r6", 15 0, v0x5d5fe2095ee0_0;  alias, 1 drivers
v0x5d5fe20931d0_0 .net "r7", 15 0, v0x5d5fe2096500_0;  alias, 1 drivers
v0x5d5fe20932b0_0 .var "saida", 15 0;
v0x5d5fe2093370_0 .net "sel", 3 0, v0x5d5fe2091930_0;  alias, 1 drivers
E_0x5d5fe20929b0/0 .event anyedge, v0x5d5fe2091930_0, v0x5d5fe2092b70_0, v0x5d5fe2092c40_0, v0x5d5fe2092d20_0;
E_0x5d5fe20929b0/1 .event anyedge, v0x5d5fe2092e50_0, v0x5d5fe2092f30_0, v0x5d5fe2093010_0, v0x5d5fe20930f0_0;
E_0x5d5fe20929b0/2 .event anyedge, v0x5d5fe20931d0_0, v0x5d5fe2092430_0, v0x5d5fe208fc10_0;
E_0x5d5fe20929b0 .event/or E_0x5d5fe20929b0/0, E_0x5d5fe20929b0/1, E_0x5d5fe20929b0/2;
S_0x5d5fe20935a0 .scope module, "r0" "registrador" 3 40, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2093760_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2093820_0 .net "enable", 0 0, L_0x5d5fe2098c70;  1 drivers
v0x5d5fe20938e0_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2093a00_0 .var "saida", 15 0;
S_0x5d5fe2093b50 .scope module, "r1" "registrador" 3 41, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2093d30_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2093e80_0 .net "enable", 0 0, L_0x5d5fe2098d60;  1 drivers
v0x5d5fe2093f40_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2094010_0 .var "saida", 15 0;
S_0x5d5fe2094190 .scope module, "r2" "registrador" 3 42, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2094420_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe20944e0_0 .net "enable", 0 0, L_0x5d5fe2098e00;  1 drivers
v0x5d5fe20945a0_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2094700_0 .var "saida", 15 0;
S_0x5d5fe2094880 .scope module, "r3" "registrador" 3 43, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2094a80_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2094b40_0 .net "enable", 0 0, L_0x5d5fe2098ea0;  1 drivers
v0x5d5fe2094c00_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2094cd0_0 .var "saida", 15 0;
S_0x5d5fe2094e50 .scope module, "r4" "registrador" 3 44, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2095050_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2095110_0 .net "enable", 0 0, L_0x5d5fe2098f40;  1 drivers
v0x5d5fe20951d0_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe20952a0_0 .var "saida", 15 0;
S_0x5d5fe2095420 .scope module, "r5" "registrador" 3 45, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2095670_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2095730_0 .net "enable", 0 0, L_0x5d5fe2098fe0;  1 drivers
v0x5d5fe20957f0_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe20958c0_0 .var "saida", 15 0;
S_0x5d5fe2095a40 .scope module, "r6" "registrador" 3 46, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe2095c90_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2095d50_0 .net "enable", 0 0, L_0x5d5fe20990c0;  1 drivers
v0x5d5fe2095e10_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2095ee0_0 .var "saida", 15 0;
S_0x5d5fe2096060 .scope module, "r7" "registrador" 3 47, 4 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5d5fe20962b0_0 .net "clock", 0 0, v0x5d5fe2098810_0;  alias, 1 drivers
v0x5d5fe2096370_0 .net "enable", 0 0, L_0x5d5fe2099270;  1 drivers
v0x5d5fe2096430_0 .net "entrada", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2096500_0 .var "saida", 15 0;
S_0x5d5fe2096680 .scope module, "ula" "ULA" 3 63, 11 1 0, S_0x5d5fe20032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "OpSelect";
    .port_info 3 /OUTPUT 16 "Resul";
v0x5d5fe2096950_0 .net "A", 15 0, v0x5d5fe206c370_0;  alias, 1 drivers
v0x5d5fe2096a60_0 .net "B", 15 0, v0x5d5fe20932b0_0;  alias, 1 drivers
v0x5d5fe2096b00_0 .net "OpSelect", 2 0, v0x5d5fe2091050_0;  alias, 1 drivers
v0x5d5fe2096c00_0 .var "Resul", 15 0;
E_0x5d5fe20968d0 .event anyedge, v0x5d5fe2091050_0, v0x5d5fe206c370_0, v0x5d5fe206cc30_0;
    .scope S_0x5d5fe2091c90;
T_0 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2091e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d5fe2092070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d5fe2092070_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5d5fe2092070_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d5fe2090b40;
T_1 ;
    %wait E_0x5d5fe2074c70;
    %load/vec4 v0x5d5fe2090e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5d5fe2090d80_0, 0, 8;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5d5fe208fda0;
T_2 ;
    %wait E_0x5d5fe2052950;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d5fe2091050_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d5fe20917b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d5fe2090f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d5fe20913e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d5fe20914b0_0, 0, 1;
    %load/vec4 v0x5d5fe2091870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe2091550_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d5fe2091550_0, 0, 1;
    %load/vec4 v0x5d5fe2091a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x5d5fe20916e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe2091110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe2090f80_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe2091110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe2090f80_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe2091110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe2090f80_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe2091110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x5d5fe20916e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe20912f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %load/vec4 v0x5d5fe20916e0_0;
    %store/vec4 v0x5d5fe2091050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20913e0_0, 0, 1;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe20912f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %load/vec4 v0x5d5fe20916e0_0;
    %store/vec4 v0x5d5fe2091050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20913e0_0, 0, 1;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe20912f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %load/vec4 v0x5d5fe20916e0_0;
    %store/vec4 v0x5d5fe2091050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20913e0_0, 0, 1;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe20912f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5d5fe2091050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20913e0_0, 0, 1;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5d5fe2091050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20913e0_0, 0, 1;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe2091110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20914b0_0, 0, 1;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x5d5fe20916e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %jmp T_2.25;
T_2.19 ;
    %load/vec4 v0x5d5fe2091230_0;
    %store/vec4 v0x5d5fe20917b0_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %jmp T_2.25;
T_2.20 ;
    %load/vec4 v0x5d5fe2091230_0;
    %store/vec4 v0x5d5fe20917b0_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %jmp T_2.25;
T_2.21 ;
    %load/vec4 v0x5d5fe2091230_0;
    %store/vec4 v0x5d5fe20917b0_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %jmp T_2.25;
T_2.22 ;
    %load/vec4 v0x5d5fe2091230_0;
    %store/vec4 v0x5d5fe20917b0_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %jmp T_2.25;
T_2.23 ;
    %load/vec4 v0x5d5fe2091230_0;
    %store/vec4 v0x5d5fe20917b0_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5d5fe2091110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2091930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe20914b0_0, 0, 1;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5d5fe20935a0;
T_3 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2093820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5d5fe20938e0_0;
    %assign/vec4 v0x5d5fe2093a00_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d5fe2093b50;
T_4 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2093e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5d5fe2093f40_0;
    %assign/vec4 v0x5d5fe2094010_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d5fe2094190;
T_5 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe20944e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5d5fe20945a0_0;
    %assign/vec4 v0x5d5fe2094700_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d5fe2094880;
T_6 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2094b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5d5fe2094c00_0;
    %assign/vec4 v0x5d5fe2094cd0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d5fe2094e50;
T_7 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2095110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5d5fe20951d0_0;
    %assign/vec4 v0x5d5fe20952a0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d5fe2095420;
T_8 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2095730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5d5fe20957f0_0;
    %assign/vec4 v0x5d5fe20958c0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d5fe2095a40;
T_9 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2095d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5d5fe2095e10_0;
    %assign/vec4 v0x5d5fe2095ee0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5d5fe2096060;
T_10 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe2096370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5d5fe2096430_0;
    %assign/vec4 v0x5d5fe2096500_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5d5fe2056500;
T_11 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe206d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5d5fe206cc30_0;
    %assign/vec4 v0x5d5fe206c370_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5d5fe208f9c0;
T_12 ;
    %wait E_0x5d5fe20524e0;
    %load/vec4 v0x5d5fe203a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5d5fe20708c0_0;
    %assign/vec4 v0x5d5fe208fc10_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5d5fe2092180;
T_13 ;
    %wait E_0x5d5fe20923b0;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5d5fe2092530_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d5fe2092430_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5d5fe20926a0;
T_14 ;
    %wait E_0x5d5fe20929b0;
    %load/vec4 v0x5d5fe2093370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.0 ;
    %load/vec4 v0x5d5fe2092b70_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.1 ;
    %load/vec4 v0x5d5fe2092c40_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.2 ;
    %load/vec4 v0x5d5fe2092d20_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.3 ;
    %load/vec4 v0x5d5fe2092e50_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.4 ;
    %load/vec4 v0x5d5fe2092f30_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.5 ;
    %load/vec4 v0x5d5fe2093010_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x5d5fe20930f0_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x5d5fe20931d0_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x5d5fe2092ad0_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x5d5fe20929f0_0;
    %store/vec4 v0x5d5fe20932b0_0, 0, 16;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5d5fe2096680;
T_15 ;
    %wait E_0x5d5fe20968d0;
    %load/vec4 v0x5d5fe2096b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d5fe2096c00_0, 0, 16;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x5d5fe2096950_0;
    %load/vec4 v0x5d5fe2096a60_0;
    %add;
    %store/vec4 v0x5d5fe2096c00_0, 0, 16;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x5d5fe2096950_0;
    %load/vec4 v0x5d5fe2096a60_0;
    %sub;
    %store/vec4 v0x5d5fe2096c00_0, 0, 16;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5d5fe2096950_0;
    %load/vec4 v0x5d5fe2096a60_0;
    %and;
    %inv;
    %store/vec4 v0x5d5fe2096c00_0, 0, 16;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5d5fe2096a60_0;
    %store/vec4 v0x5d5fe2096c00_0, 0, 16;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5d5fe2003140;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d5fe2098810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d5fe2098950_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5d5fe2003140;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x5d5fe2098810_0;
    %nor/r;
    %store/vec4 v0x5d5fe2098810_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5d5fe2003140;
T_18 ;
    %vpi_call 2 11 "$dumpfile", "build/testeProcessador.vcd" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5d5fe2003140;
T_19 ;
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d5fe2003140 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5d5fe2003140;
T_20 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d5fe2098950_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 40988, 0, 16;
    %store/vec4 v0x5d5fe20988b0_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 41994, 0, 16;
    %store/vec4 v0x5d5fe20988b0_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 8320, 0, 16;
    %store/vec4 v0x5d5fe20988b0_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5d5fe20988b0_0, 0, 16;
    %delay 8, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "fonte/processor.v";
    "fonte/registrador.v";
    "fonte/unidControle.v";
    "fonte/decodificador.v";
    "fonte/decode_reg.v";
    "fonte/counter.v";
    "fonte/extensor_sinal.v";
    "fonte/multiplexador.v";
    "fonte/ULA.v";
