// Seed: 2406352682
module module_0;
  uwire id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    input wire id_9,
    input supply0 id_10,
    output wor id_11,
    input tri0 id_12,
    output tri1 id_13,
    output tri0 id_14,
    output wire id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri id_18,
    output tri0 id_19
);
  wire id_21, id_22;
  wire id_23;
  wire id_24;
  wire id_25;
  xor (
      id_0,
      id_10,
      id_12,
      id_16,
      id_18,
      id_2,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_3,
      id_4,
      id_6,
      id_9
  );
  wire id_26;
  module_0();
  wire id_27, id_28;
endmodule
