
*.jou
*.log
*.pb
/fpga/build
dvt_build.log
.dvt/default.build.auto.1
*.bit
xsim.dir
/fpga/.Xil
/.Xil
.dvt
/sim/common/glbl.v
