{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510192434960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510192434963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:53:54 2017 " "Processing started: Wed Nov 08 20:53:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510192434963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192434963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192434963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510192435307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510192435308 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "baseline_qsys.qsys " "Elaborating Qsys system entity \"baseline_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192444975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:09 Progress: Loading hardware/baseline_qsys.qsys " "2017.11.08.20:54:09 Progress: Loading hardware/baseline_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192449239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:09 Progress: Reading input file " "2017.11.08.20:54:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192449784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:09 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.11.08.20:54:09 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192449887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:10 Progress: Parameterizing module clk_0 " "2017.11.08.20:54:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192450797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:10 Progress: Adding hps_0 \[altera_hps 17.0\] " "2017.11.08.20:54:10 Progress: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192450799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Parameterizing module hps_0 " "2017.11.08.20:54:13 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Adding led_pio_0 \[altera_avalon_pio 17.0\] " "2017.11.08.20:54:13 Progress: Adding led_pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Parameterizing module led_pio_0 " "2017.11.08.20:54:13 Progress: Parameterizing module led_pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Adding switch_pio_1 \[altera_avalon_pio 17.0\] " "2017.11.08.20:54:13 Progress: Adding switch_pio_1 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Parameterizing module switch_pio_1 " "2017.11.08.20:54:13 Progress: Parameterizing module switch_pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Building connections " "2017.11.08.20:54:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Parameterizing connections " "2017.11.08.20:54:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:13 Progress: Validating " "2017.11.08.20:54:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192453101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.08.20:54:22 Progress: Done reading input file " "2017.11.08.20:54:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192462869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192464859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192464860 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Baseline_qsys.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192464860 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Baseline_qsys.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192464860 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192464860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192464864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys: Generating baseline_qsys \"baseline_qsys\" for QUARTUS_SYNTH " "Baseline_qsys: Generating baseline_qsys \"baseline_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192467281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192474541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192475181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192475573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192475576 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192475577 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192475577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"baseline_qsys\" instantiated altera_hps \"hps_0\" " "Hps_0: \"baseline_qsys\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0' " "Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Led_pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0' " "Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: \"baseline_qsys\" instantiated altera_avalon_pio \"led_pio_0\" " "Led_pio_0: \"baseline_qsys\" instantiated altera_avalon_pio \"led_pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1: Starting RTL generation for module 'baseline_qsys_switch_pio_1' " "Switch_pio_1: Starting RTL generation for module 'baseline_qsys_switch_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_switch_pio_1 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0003_switch_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0003_switch_pio_1_gen//baseline_qsys_switch_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Switch_pio_1:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_switch_pio_1 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0003_switch_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7479_2988108059121380428.dir/0003_switch_pio_1_gen//baseline_qsys_switch_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1: Done RTL generation for module 'baseline_qsys_switch_pio_1' " "Switch_pio_1: Done RTL generation for module 'baseline_qsys_switch_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1: \"baseline_qsys\" instantiated altera_avalon_pio \"switch_pio_1\" " "Switch_pio_1: \"baseline_qsys\" instantiated altera_avalon_pio \"switch_pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192477436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192478174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192478357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"baseline_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"baseline_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192478997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"baseline_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"baseline_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_pio_0_s1_translator\" " "Led_pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_pio_0_s1_agent\" " "Led_pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_pio_0_s1_agent_rsp_fifo\" " "Led_pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_pio_0_s1_burst_adapter\" " "Led_pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_pio_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192479711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192480006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192502124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192502288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys: Done \"baseline_qsys\" with 23 modules, 80 files " "Baseline_qsys: Done \"baseline_qsys\" with 23 modules, 80 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192502294 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "baseline_qsys.qsys " "Finished elaborating Qsys system entity \"baseline_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192503745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/baseline_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/baseline_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys " "Found entity 1: baseline_qsys" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507317 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507317 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507317 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507317 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510192507330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507339 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_controller.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510192507362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0 " "Found entity 1: baseline_qsys_hps_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0_fpga_interfaces " "Found entity 1: baseline_qsys_hps_0_fpga_interfaces" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0_hps_io " "Found entity 1: baseline_qsys_hps_0_hps_io" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0_hps_io_border " "Found entity 1: baseline_qsys_hps_0_hps_io_border" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_led_pio_0 " "Found entity 1: baseline_qsys_led_pio_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0 " "Found entity 1: baseline_qsys_mm_interconnect_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: baseline_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: baseline_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: baseline_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel baseline_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510192507393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel baseline_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510192507393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: baseline_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507397 ""} { "Info" "ISGN_ENTITY_NAME" "2 baseline_qsys_mm_interconnect_0_router " "Found entity 2: baseline_qsys_mm_interconnect_0_router" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel baseline_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510192507403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel baseline_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510192507406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: baseline_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507407 ""} { "Info" "ISGN_ENTITY_NAME" "2 baseline_qsys_mm_interconnect_0_router_002 " "Found entity 2: baseline_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: baseline_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: baseline_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_switch_pio_1 " "Found entity 1: baseline_qsys_switch_pio_1" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507523 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "baseline.v(179) " "Verilog HDL Module Instantiation warning at baseline.v(179): ignored dangling comma in List of Port Connections" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 179 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1510192507630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baseline.v 1 1 " "Using design file baseline.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 baseline " "Found entity 1: baseline" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192507631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510192507631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline " "Elaborating entity \"baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510192507637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys baseline_qsys:u0 " "Elaborating entity \"baseline_qsys\" for hierarchy \"baseline_qsys:u0\"" {  } { { "baseline.v" "u0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0 " "Elaborating entity \"baseline_qsys_hps_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "hps_0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0_fpga_interfaces baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"baseline_qsys_hps_0_fpga_interfaces\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" "fpga_interfaces" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0_hps_io baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io " "Elaborating entity \"baseline_qsys_hps_0_hps_io\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" "hps_io" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0_hps_io_border baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border " "Elaborating entity \"baseline_qsys_hps_0_hps_io_border\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" "border" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "pll" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510192507833 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510192507834 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "p0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507848 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192507851 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192507909 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1510192507912 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192507912 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1510192507920 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510192507920 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510192508014 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510192508014 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508027 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510192508036 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510192508036 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510192508036 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510192508036 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510192508303 ""}  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510192508303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510192508342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192508342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "seq" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508779 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "seq" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1510192508780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "c0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192508792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192508825 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192508825 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192508825 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192508825 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192508825 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510192508825 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "oct" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "dll" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_led_pio_0 baseline_qsys:u0\|baseline_qsys_led_pio_0:led_pio_0 " "Elaborating entity \"baseline_qsys_led_pio_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_led_pio_0:led_pio_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "led_pio_0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_switch_pio_1 baseline_qsys:u0\|baseline_qsys_switch_pio_1:switch_pio_1 " "Elaborating entity \"baseline_qsys_switch_pio_1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_switch_pio_1:switch_pio_1\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "switch_pio_1" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"baseline_qsys_mm_interconnect_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "mm_interconnect_0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_0_s1_translator\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "led_pio_0_s1_translator" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_0_s1_agent\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "led_pio_0_s1_agent" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "led_pio_0_s1_agent_rsp_fifo" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "led_pio_0_s1_agent_rdata_fifo" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "router" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router_default_decode baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router\|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router\|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router_002 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router_002\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "router_002" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router_002_default_decode baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002\|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002\|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "led_pio_0_s1_burst_adapter" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_cmd_demux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_cmd_mux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_rsp_demux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_rsp_mux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_avalon_st_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"baseline_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192509989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192510001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller baseline_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "rst_controller" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192510012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192510034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192510048 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510192512949 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[0\] " "bidirectional pin \"HPS_GPIO\[0\]\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[1\] " "bidirectional pin \"HPS_GPIO\[1\]\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510192512988 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1510192512988 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192515768 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1510192515768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192515936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "98 " "98 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510192516458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "baseline_qsys_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"baseline_qsys_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192516652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/local/challenge/baseline/hardware/baseline.map.smsg " "Generated suppressed messages file C:/cygwin/home/local/challenge/baseline/hardware/baseline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192517205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510192518951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510192518951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192519314 "|baseline|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192519314 "|baseline|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510192519314 "|baseline|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510192519314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1514 " "Implemented 1514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510192519318 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510192519318 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1510192519318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "713 " "Implemented 713 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510192519318 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1510192519318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510192519318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510192519391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:55:19 2017 " "Processing ended: Wed Nov 08 20:55:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510192519391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510192519391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510192519391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192519391 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 107 s " "Quartus Prime Flow was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510192520151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510192520867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510192520871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:55:20 2017 " "Processing started: Wed Nov 08 20:55:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510192520871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510192520871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off baseline -c baseline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off baseline -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510192520871 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510192521719 ""}
{ "Info" "0" "" "Project  = baseline" {  } {  } 0 0 "Project  = baseline" 0 0 "Fitter" 0 0 1510192521720 ""}
{ "Info" "0" "" "Revision = baseline" {  } {  } 0 0 "Revision = baseline" 0 0 "Fitter" 0 0 1510192521721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1510192521943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510192521943 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "baseline 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"baseline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510192521970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510192522029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510192522030 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510192522577 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510192522621 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510192522814 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 152 " "No exact pin location assignment(s) for 80 pins of 152 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1510192523361 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1510192523387 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1510192523387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1510192540709 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G10 " "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1510192542462 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1510192542462 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 341 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 341 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1510192542462 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1510192542462 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510192542463 ""}
{ "Info" "ISTA_SDC_FOUND" "baseline.SDC " "Reading SDC File: 'baseline.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1510192549625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at baseline.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock baseline.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at baseline.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549651 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline.sdc 16 altera_reserved_tdi port " "Ignored filter at baseline.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline.sdc 16 altera_reserved_tck clock " "Ignored filter at baseline.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay baseline.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at baseline.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549652 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay baseline.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at baseline.sdc(16): Argument -clock is not an object ID" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline.sdc 17 altera_reserved_tms port " "Ignored filter at baseline.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay baseline.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at baseline.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549652 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay baseline.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at baseline.sdc(17): Argument -clock is not an object ID" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline.sdc 18 altera_reserved_tdo port " "Ignored filter at baseline.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay baseline.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at baseline.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549652 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay baseline.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at baseline.sdc(18): Argument -clock is not an object ID" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1510192549653 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1510192549653 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc " "Reading SDC File: 'c:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1510192549657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549658 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549659 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549659 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549660 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549660 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549661 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549661 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549662 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549663 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549664 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549664 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549664 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549665 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549665 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549665 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549666 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549666 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549666 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549667 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549667 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549667 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549668 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549668 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549668 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549669 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549669 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549669 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549670 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549670 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549670 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549670 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549671 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549671 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549671 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549672 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549672 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549672 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549673 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549673 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549673 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549674 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549674 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549675 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549675 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549675 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549675 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549676 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549676 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549676 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549677 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549677 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549677 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549678 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549678 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549679 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549679 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549679 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549680 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549680 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549680 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549681 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549681 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549682 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549682 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549682 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549682 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549683 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549683 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "baseline_qsys_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at baseline_qsys_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192549683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549683 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path baseline_qsys_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at baseline_qsys_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192549684 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192549684 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1510192549684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1510192549689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192550174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192550174 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192550174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1510192550175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1510192550176 ""}  } { { "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1510192550176 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510192550186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510192550186 "|baseline|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510192550186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510192550186 "|baseline|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510192550186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510192550186 "|baseline|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510192550190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510192550190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1510192550237 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1510192550237 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1510192550257 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1510192550257 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1510192550260 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510192550260 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1510192550260 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510192550390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510192550390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510192550392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510192550394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510192550400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510192550403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510192550403 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510192550405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510192550488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1510192550490 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510192550490 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510192551028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510192558095 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1510192559791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510192566963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510192574460 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510192575694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510192575694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510192580977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1510192588489 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510192588489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1510192589677 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1510192589677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510192589677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510192589679 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.77 " "Total time spent on timing analysis during the Fitter is 2.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510192593445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510192593555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510192595225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510192595226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510192596916 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510192609374 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1510192609972 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[0\] a permanently disabled " "Pin HPS_GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GPIO\[0\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[1\] a permanently disabled " "Pin HPS_GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GPIO\[1\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510192610002 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1510192610002 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "baseline.v" "" { Text "C:/cygwin/home/local/challenge/baseline/hardware/baseline.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin/home/local/challenge/baseline/hardware/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1510192610003 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1510192610003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/local/challenge/baseline/hardware/baseline.fit.smsg " "Generated suppressed messages file C:/cygwin/home/local/challenge/baseline/hardware/baseline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510192610243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 144 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2871 " "Peak virtual memory: 2871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510192612336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:56:52 2017 " "Processing ended: Wed Nov 08 20:56:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510192612336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510192612336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510192612336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510192612336 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 251 s " "Quartus Prime Flow was successful. 0 errors, 251 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510192613485 ""}
