Fitter report for acu_stack
Wed May  8 17:37:41 2019
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed May  8 17:37:41 2019       ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; acu_stack                                   ;
; Top-level Entity Name              ; acu_stack                                   ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX22CF19C6                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 352 / 21,280 ( 2 % )                        ;
;     Total combinational functions  ; 239 / 21,280 ( 1 % )                        ;
;     Dedicated logic registers      ; 227 / 21,280 ( 1 % )                        ;
; Total registers                    ; 227                                         ;
; Total pins                         ; 56 / 167 ( 34 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 672 / 774,144 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                              ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+-----------------------+-------------------------------+
; Pin Name              ; Reason                        ;
+-----------------------+-------------------------------+
; s_data_2_acu[0]       ; Incomplete set of assignments ;
; s_data_2_acu[1]       ; Incomplete set of assignments ;
; s_data_2_acu[2]       ; Incomplete set of assignments ;
; s_data_2_acu[3]       ; Incomplete set of assignments ;
; s_data_2_acu[4]       ; Incomplete set of assignments ;
; s_data_2_acu[5]       ; Incomplete set of assignments ;
; s_data_2_acu[6]       ; Incomplete set of assignments ;
; s_data_2_acu[7]       ; Incomplete set of assignments ;
; s_data_2_acu[8]       ; Incomplete set of assignments ;
; s_data_2_acu[9]       ; Incomplete set of assignments ;
; s_data_2_acu[10]      ; Incomplete set of assignments ;
; s_data_2_acu[11]      ; Incomplete set of assignments ;
; s_data_2_acu[12]      ; Incomplete set of assignments ;
; s_data_2_acu[13]      ; Incomplete set of assignments ;
; s_data_2_acu[14]      ; Incomplete set of assignments ;
; s_data_2_acu[15]      ; Incomplete set of assignments ;
; s_ready_2_acu         ; Incomplete set of assignments ;
; recover_fsm_n_ack     ; Incomplete set of assignments ;
; user_fsm_invalid      ; Incomplete set of assignments ;
; address_from_acu[2]   ; Incomplete set of assignments ;
; address_from_acu[3]   ; Incomplete set of assignments ;
; address_from_acu[4]   ; Incomplete set of assignments ;
; address_from_acu[5]   ; Incomplete set of assignments ;
; address_from_acu[6]   ; Incomplete set of assignments ;
; address_from_acu[7]   ; Incomplete set of assignments ;
; address_from_acu[8]   ; Incomplete set of assignments ;
; address_from_acu[9]   ; Incomplete set of assignments ;
; address_from_acu[10]  ; Incomplete set of assignments ;
; address_from_acu[11]  ; Incomplete set of assignments ;
; address_from_acu[12]  ; Incomplete set of assignments ;
; address_from_acu[13]  ; Incomplete set of assignments ;
; address_from_acu[14]  ; Incomplete set of assignments ;
; address_from_acu[15]  ; Incomplete set of assignments ;
; address_from_acu[1]   ; Incomplete set of assignments ;
; address_from_acu[0]   ; Incomplete set of assignments ;
; clk                   ; Incomplete set of assignments ;
; raw_reset_n           ; Incomplete set of assignments ;
; recover_fsm_n         ; Incomplete set of assignments ;
; write_strobe_from_acu ; Incomplete set of assignments ;
; read_strobe_from_acu  ; Incomplete set of assignments ;
; data_from_acu[0]      ; Incomplete set of assignments ;
; data_from_acu[10]     ; Incomplete set of assignments ;
; data_from_acu[6]      ; Incomplete set of assignments ;
; data_from_acu[9]      ; Incomplete set of assignments ;
; data_from_acu[5]      ; Incomplete set of assignments ;
; data_from_acu[8]      ; Incomplete set of assignments ;
; data_from_acu[4]      ; Incomplete set of assignments ;
; data_from_acu[7]      ; Incomplete set of assignments ;
; data_from_acu[1]      ; Incomplete set of assignments ;
; data_from_acu[15]     ; Incomplete set of assignments ;
; data_from_acu[3]      ; Incomplete set of assignments ;
; data_from_acu[14]     ; Incomplete set of assignments ;
; data_from_acu[2]      ; Incomplete set of assignments ;
; data_from_acu[13]     ; Incomplete set of assignments ;
; data_from_acu[11]     ; Incomplete set of assignments ;
; data_from_acu[12]     ; Incomplete set of assignments ;
+-----------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 609 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 609 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 599     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/labor/acu_stack/rtl/output_files/acu_stack.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 352 / 21,280 ( 2 % )    ;
;     -- Combinational with no register       ; 125                     ;
;     -- Register only                        ; 113                     ;
;     -- Combinational with a register        ; 114                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 148                     ;
;     -- 3 input functions                    ; 66                      ;
;     -- <=2 input functions                  ; 25                      ;
;     -- Register only                        ; 113                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 235                     ;
;     -- arithmetic mode                      ; 4                       ;
;                                             ;                         ;
; Total registers*                            ; 227 / 22,031 ( 1 % )    ;
;     -- Dedicated logic registers            ; 227 / 21,280 ( 1 % )    ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 29 / 1,330 ( 2 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 56 / 167 ( 34 % )       ;
;     -- Clock pins                           ; 3 / 6 ( 50 % )          ;
;     -- Dedicated input pins                 ; 0 / 16 ( 0 % )          ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 1 / 84 ( 1 % )          ;
; Total block memory bits                     ; 672 / 774,144 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 774,144 ( 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 2 / 20 ( 10 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )           ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )           ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )           ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%            ;
; Peak interconnect usage (total/H/V)         ; 5% / 5% / 5%            ;
; Maximum fan-out                             ; 228                     ;
; Highest non-global fan-out                  ; 54                      ;
; Total fan-out                               ; 1784                    ;
; Average fan-out                             ; 2.59                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 352 / 21280 ( 2 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 125                 ; 0                              ;
;     -- Register only                        ; 113                 ; 0                              ;
;     -- Combinational with a register        ; 114                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 148                 ; 0                              ;
;     -- 3 input functions                    ; 66                  ; 0                              ;
;     -- <=2 input functions                  ; 25                  ; 0                              ;
;     -- Register only                        ; 113                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 235                 ; 0                              ;
;     -- arithmetic mode                      ; 4                   ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 227                 ; 0                              ;
;     -- Dedicated logic registers            ; 227 / 21280 ( 1 % ) ; 0 / 21280 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 29 / 1330 ( 2 % )   ; 0 / 1330 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 56                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )      ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 672                 ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 84 ( 1 % )      ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1784                ; 5                              ;
;     -- Registered Connections               ; 612                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 37                  ; 0                              ;
;     -- Output Ports                         ; 19                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                               ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; address_from_acu[0]   ; T12   ; 4        ; 31           ; 0            ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[10]  ; U16   ; 4        ; 41           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[11]  ; U15   ; 4        ; 41           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[12]  ; T14   ; 4        ; 41           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[13]  ; T13   ; 4        ; 41           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[14]  ; G17   ; 6        ; 52           ; 27           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[15]  ; G16   ; 6        ; 52           ; 27           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[1]   ; E10   ; 7        ; 29           ; 41           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[2]   ; V11   ; 4        ; 27           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[3]   ; V12   ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[4]   ; R11   ; 4        ; 31           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[5]   ; T11   ; 4        ; 31           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[6]   ; P18   ; 5        ; 52           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[7]   ; M17   ; 5        ; 52           ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[8]   ; N18   ; 5        ; 52           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address_from_acu[9]   ; N17   ; 5        ; 52           ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; clk                   ; M10   ; 3A       ; 27           ; 0            ; 14           ; 228                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[0]      ; R13   ; 4        ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[10]     ; K16   ; 5        ; 52           ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[11]     ; R10   ; 3        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[12]     ; J16   ; 6        ; 52           ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[13]     ; A14   ; 7        ; 34           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[14]     ; F18   ; 6        ; 52           ; 30           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[15]     ; J18   ; 6        ; 52           ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[1]      ; H18   ; 6        ; 52           ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[2]      ; C13   ; 7        ; 36           ; 41           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[3]      ; R12   ; 4        ; 36           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[4]      ; G18   ; 6        ; 52           ; 25           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[5]      ; A15   ; 7        ; 34           ; 41           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[6]      ; J17   ; 6        ; 52           ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[7]      ; E18   ; 6        ; 52           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[8]      ; M18   ; 5        ; 52           ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_from_acu[9]      ; L18   ; 5        ; 52           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; raw_reset_n           ; M9    ; 3A       ; 27           ; 0            ; 21           ; 88                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; read_strobe_from_acu  ; U12   ; 4        ; 31           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; recover_fsm_n         ; F17   ; 6        ; 52           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; write_strobe_from_acu ; C12   ; 7        ; 36           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; recover_fsm_n_ack ; C11   ; 8        ; 25           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[0]   ; G15   ; 6        ; 52           ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[10]  ; D17   ; 6        ; 52           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[11]  ; H16   ; 6        ; 52           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[12]  ; V14   ; 4        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[13]  ; V13   ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[14]  ; D12   ; 7        ; 31           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[15]  ; A13   ; 7        ; 31           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[1]   ; D11   ; 7        ; 31           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[2]   ; V15   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[3]   ; D18   ; 6        ; 52           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[4]   ; M16   ; 5        ; 52           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[5]   ; K15   ; 5        ; 52           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[6]   ; U13   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[7]   ; B16   ; 7        ; 38           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[8]   ; A16   ; 7        ; 38           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_data_2_acu[9]   ; B13   ; 7        ; 31           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_ready_2_acu     ; L15   ; 5        ; 52           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; user_fsm_invalid  ; D10   ; 7        ; 29           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+----------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+----------------------+--------------------------+------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE   ; Use as regular IO        ; data_from_acu[4] ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; data_from_acu[7] ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                ; Dedicated Programming Pin ;
+----------+----------------------+--------------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 2 / 26 ( 8 % )   ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 16 / 28 ( 57 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 10 / 20 ( 50 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 14 / 18 ( 78 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 12 / 28 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 1 / 23 ( 4 % )   ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 153        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 154        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 147        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 148        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 137        ; 7        ; s_data_2_acu[15]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; data_from_acu[13]                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; data_from_acu[5]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; s_data_2_acu[8]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 122        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 150        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 138        ; 7        ; s_data_2_acu[9]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 130        ; 7        ; s_data_2_acu[7]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 156        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 151        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 145        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 146        ; 8        ; recover_fsm_n_ack                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 131        ; 7        ; write_strobe_from_acu                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; data_from_acu[2]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 126        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 117        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 118        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 115        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 139        ; 7        ; user_fsm_invalid                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; s_data_2_acu[1]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; s_data_2_acu[14]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 124        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 119        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 120        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 110        ; 6        ; s_data_2_acu[10]                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; s_data_2_acu[3]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; address_from_acu[1]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E16      ; 111        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; data_from_acu[7]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 112        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F17      ; 102        ; 6        ; recover_fsm_n                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; data_from_acu[14]                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; s_data_2_acu[0]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 104        ; 6        ; address_from_acu[15]                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; address_from_acu[14]                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; data_from_acu[4]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; s_data_2_acu[11]                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; data_from_acu[1]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; data_from_acu[12]                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; data_from_acu[6]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; data_from_acu[15]                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; s_data_2_acu[5]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; data_from_acu[10]                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; s_ready_2_acu                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 85         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; data_from_acu[9]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; raw_reset_n                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 48         ; 3A       ; clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; s_data_2_acu[4]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 87         ; 5        ; address_from_acu[7]                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 94         ; 5        ; data_from_acu[8]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 90         ; 5        ; address_from_acu[9]                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 89         ; 5        ; address_from_acu[8]                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P13      ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; address_from_acu[6]                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 46         ; 3        ; data_from_acu[11]                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; address_from_acu[4]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; data_from_acu[3]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 60         ; 4        ; data_from_acu[0]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 82         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 84         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 40         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 54         ; 4        ; address_from_acu[5]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; address_from_acu[0]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 63         ; 4        ; address_from_acu[13]                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 64         ; 4        ; address_from_acu[12]                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T18      ; 81         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; read_strobe_from_acu                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 51         ; 4        ; s_data_2_acu[6]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; address_from_acu[11]                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 66         ; 4        ; address_from_acu[10]                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 41         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 49         ; 4        ; address_from_acu[2]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 50         ; 4        ; address_from_acu[3]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 52         ; 4        ; s_data_2_acu[13]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 57         ; 4        ; s_data_2_acu[12]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 58         ; 4        ; s_data_2_acu[2]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |acu_stack                                       ; 352 (14)    ; 227 (4)                   ; 0 (0)         ; 672         ; 1    ; 0            ; 0       ; 0         ; 0         ; 56   ; 0            ; 125 (11)     ; 113 (1)           ; 114 (0)          ; |acu_stack                                                                                                                                ;              ;
;    |edac_protected_ram:MEM|                      ; 172 (12)    ; 157 (8)                   ; 0 (0)         ; 672         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (4)       ; 80 (0)            ; 77 (8)           ; |acu_stack|edac_protected_ram:MEM                                                                                                         ;              ;
;       |edac_memory_core:L_EDAC_PROTECTED_MEMORY| ; 160 (76)    ; 149 (75)                  ; 0 (0)         ; 672         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (1)       ; 80 (47)           ; 69 (28)          ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY                                                                ;              ;
;          |altsyncram:memory_content_rtl_0|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0                                ;              ;
;             |altsyncram_bfi1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated ;              ;
;          |edac_decoder:L_DECODER|                ; 43 (43)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 32 (32)          ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER                                         ;              ;
;          |edac_encoder:L_ENCODER|                ; 41 (41)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 28 (28)           ; 9 (9)            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER                                         ;              ;
;    |edac_protected_stack:L_USER_LOGIC|           ; 172 (172)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 99 (99)      ; 32 (32)           ; 41 (41)          ; |acu_stack|edac_protected_stack:L_USER_LOGIC                                                                                              ;              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; s_data_2_acu[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_data_2_acu[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_ready_2_acu         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; recover_fsm_n_ack     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; user_fsm_invalid      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_from_acu[2]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; address_from_acu[3]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; address_from_acu[4]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address_from_acu[5]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; address_from_acu[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[8]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[9]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; address_from_acu[10]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address_from_acu[11]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[12]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[13]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address_from_acu[14]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[15]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; address_from_acu[1]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address_from_acu[0]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; clk                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; raw_reset_n           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; recover_fsm_n         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; write_strobe_from_acu ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; read_strobe_from_acu  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[0]      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[10]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[6]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[9]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_from_acu[5]      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[8]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[4]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_from_acu[7]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_from_acu[1]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_from_acu[15]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_from_acu[3]      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[14]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_from_acu[2]      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[13]     ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[11]     ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_from_acu[12]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                     ;
+----------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------+-------------------+---------+
; address_from_acu[2]                                                  ;                   ;         ;
; address_from_acu[3]                                                  ;                   ;         ;
; address_from_acu[4]                                                  ;                   ;         ;
;      - Equal4~0                                                      ; 1                 ; 6       ;
; address_from_acu[5]                                                  ;                   ;         ;
;      - Equal4~0                                                      ; 0                 ; 6       ;
; address_from_acu[6]                                                  ;                   ;         ;
;      - Equal4~1                                                      ; 1                 ; 6       ;
; address_from_acu[7]                                                  ;                   ;         ;
;      - Equal4~1                                                      ; 0                 ; 6       ;
; address_from_acu[8]                                                  ;                   ;         ;
;      - Equal4~1                                                      ; 0                 ; 6       ;
; address_from_acu[9]                                                  ;                   ;         ;
;      - Equal4~1                                                      ; 1                 ; 6       ;
; address_from_acu[10]                                                 ;                   ;         ;
;      - Equal4~2                                                      ; 1                 ; 6       ;
; address_from_acu[11]                                                 ;                   ;         ;
;      - Equal4~2                                                      ; 0                 ; 6       ;
; address_from_acu[12]                                                 ;                   ;         ;
;      - Equal4~2                                                      ; 0                 ; 6       ;
; address_from_acu[13]                                                 ;                   ;         ;
;      - Equal4~2                                                      ; 1                 ; 6       ;
; address_from_acu[14]                                                 ;                   ;         ;
;      - Equal4~3                                                      ; 0                 ; 6       ;
; address_from_acu[15]                                                 ;                   ;         ;
;      - Equal4~3                                                      ; 1                 ; 6       ;
; address_from_acu[1]                                                  ;                   ;         ;
;      - cs                                                            ; 0                 ; 6       ;
;      - Equal5~0                                                      ; 0                 ; 6       ;
;      - Equal3~0                                                      ; 0                 ; 6       ;
;      - Equal4~5                                                      ; 0                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|Selector6~0                 ; 0                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|Selector6~15                ; 0                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~12             ; 0                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~13             ; 0                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~14             ; 0                 ; 6       ;
; address_from_acu[0]                                                  ;                   ;         ;
;      - cs                                                            ; 1                 ; 6       ;
;      - Equal5~0                                                      ; 1                 ; 6       ;
;      - Equal3~0                                                      ; 1                 ; 6       ;
;      - Equal4~5                                                      ; 1                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|Selector6~15                ; 1                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~12             ; 1                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~13             ; 1                 ; 6       ;
;      - edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~14             ; 1                 ; 6       ;
; clk                                                                  ;                   ;         ;
; raw_reset_n                                                          ;                   ;         ;
; recover_fsm_n                                                        ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|ff_recover_fsm_n~0          ; 0                 ; 6       ;
; write_strobe_from_acu                                                ;                   ;         ;
;      - ff_write_strobe_from_acu                                      ; 0                 ; 6       ;
; read_strobe_from_acu                                                 ;                   ;         ;
;      - ff_read_strobe_from_acu~feeder                                ; 0                 ; 6       ;
; data_from_acu[0]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[0]~reg0feeder  ; 0                 ; 6       ;
; data_from_acu[10]                                                    ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[10]~reg0       ; 0                 ; 6       ;
; data_from_acu[6]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[6]~reg0feeder  ; 0                 ; 6       ;
; data_from_acu[9]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[9]~reg0feeder  ; 1                 ; 6       ;
; data_from_acu[5]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[5]~reg0        ; 0                 ; 6       ;
; data_from_acu[8]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[8]~reg0feeder  ; 0                 ; 6       ;
; data_from_acu[4]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[4]~reg0        ; 1                 ; 6       ;
; data_from_acu[7]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[7]~reg0feeder  ; 1                 ; 6       ;
; data_from_acu[1]                                                     ;                   ;         ;
; data_from_acu[15]                                                    ;                   ;         ;
; data_from_acu[3]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[3]~reg0feeder  ; 0                 ; 6       ;
; data_from_acu[14]                                                    ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[14]~reg0       ; 1                 ; 6       ;
; data_from_acu[2]                                                     ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[2]~reg0feeder  ; 0                 ; 6       ;
; data_from_acu[13]                                                    ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[13]~reg0feeder ; 0                 ; 6       ;
; data_from_acu[11]                                                    ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[11]~reg0       ; 0                 ; 6       ;
; data_from_acu[12]                                                    ;                   ;         ;
;      - edac_protected_stack:L_USER_LOGIC|mem_data_out[12]~reg0feeder ; 0                 ; 6       ;
+----------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; clk                                                                               ; PIN_M10            ; 228     ; Clock         ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; cs                                                                                ; LCCOMB_X30_Y24_N14 ; 25      ; Output enable ; no     ; --                   ; --               ; --                        ;
; edac_protected_ram:MEM|Equal0~0                                                   ; LCCOMB_X30_Y23_N16 ; 19      ; Write enable  ; no     ; --                   ; --               ; --                        ;
; edac_protected_ram:MEM|Equal2~0                                                   ; LCCOMB_X32_Y24_N12 ; 39      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~53 ; LCCOMB_X31_Y21_N10 ; 21      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~55 ; LCCOMB_X35_Y22_N26 ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[7]~4                             ; LCCOMB_X31_Y24_N8  ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; edac_protected_stack:L_USER_LOGIC|as_reset_n                                      ; FF_X31_Y22_N1      ; 54      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~3                              ; LCCOMB_X32_Y23_N16 ; 18      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; edac_protected_stack:L_USER_LOGIC|state.idle                                      ; FF_X30_Y22_N3      ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; raw_reset_n                                                                       ; PIN_M9             ; 88      ; Async. clear  ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                   ;
+-------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name        ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk         ; PIN_M10  ; 228     ; 69                                   ; Global Clock         ; GCLK17           ; --                        ;
; raw_reset_n ; PIN_M9   ; 88      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                         ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; edac_protected_stack:L_USER_LOGIC|as_reset_n                                                                                                 ; 54      ;
; edac_protected_ram:MEM|Equal2~0                                                                                                              ; 39      ;
; edac_protected_stack:L_USER_LOGIC|state.idle                                                                                                 ; 33      ;
; cs                                                                                                                                           ; 25      ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~55                                                            ; 21      ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~53                                                            ; 21      ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~28                                                            ; 21      ;
; Equal3~0                                                                                                                                     ; 20      ;
; edac_protected_ram:MEM|Equal0~0                                                                                                              ; 19      ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~3                                                                                         ; 18      ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[7]~4                                                                                        ; 16      ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[3]~4                                   ; 15      ;
; edac_protected_stack:L_USER_LOGIC|stack_is_empty                                                                                             ; 15      ;
; Equal4~5                                                                                                                                     ; 15      ;
; edac_protected_stack:L_USER_LOGIC|state.pop_after_mem                                                                                        ; 14      ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[4]                                     ; 12      ;
; edac_protected_stack:L_USER_LOGIC|Selector5~0                                                                                                ; 12      ;
; edac_protected_stack:L_USER_LOGIC|state.push_before_mem                                                                                      ; 11      ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[0]                                                                                           ; 11      ;
; Equal5~0                                                                                                                                     ; 11      ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~12                                                                                            ; 10      ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~8                                                                                             ; 10      ;
; address_from_acu[1]~input                                                                                                                    ; 9       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[5]                                     ; 9       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[2]~9                                   ; 9       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[1]~7                                   ; 9       ;
; edac_protected_stack:L_USER_LOGIC|state.pop_before_mem                                                                                       ; 9       ;
; edac_protected_stack:L_USER_LOGIC|state.push_after_mem                                                                                       ; 9       ;
; Equal4~4                                                                                                                                     ; 9       ;
; address_from_acu[0]~input                                                                                                                    ; 8       ;
; edac_protected_stack:L_USER_LOGIC|state.push_after_mem2                                                                                      ; 8       ;
; edac_protected_stack:L_USER_LOGIC|state.top_after_mem                                                                                        ; 8       ;
; edac_protected_stack:L_USER_LOGIC|state.top_after_mem2                                                                                       ; 8       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~4                                                                                         ; 7       ;
; edac_protected_stack:L_USER_LOGIC|state.top_before_mem                                                                                       ; 7       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[1]                                                                                           ; 7       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]                                                                                           ; 7       ;
; ~QUARTUS_CREATED_GND~I                                                                                                                       ; 6       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[3]                                                                                           ; 6       ;
; read_strobe_from_acu_filtered                                                                                                                ; 6       ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~9                                                                                             ; 6       ;
; edac_protected_stack:L_USER_LOGIC|state.pop_after_mem2                                                                                       ; 6       ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~13                                                                                            ; 5       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~1                                                                                                 ; 5       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[4]~0                                   ; 5       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[4]                                                                                           ; 5       ;
; write_strobe_from_acu_filtered                                                                                                               ; 5       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[13]                                         ; 4       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[4]                                                                                                ; 4       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[0]                                                                                                ; 4       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[1]                                                                                                ; 4       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[2]                                                                                                ; 4       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[3]                                                                                                ; 4       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal2~0                                              ; 4       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[19]                                         ; 4       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[4]~1                                   ; 4       ;
; edac_protected_stack:L_USER_LOGIC|Selector2~2                                                                                                ; 4       ;
; edac_protected_stack:L_USER_LOGIC|state.top_calc_addr                                                                                        ; 4       ;
; edac_protected_stack:L_USER_LOGIC|state.pop_calc_addr                                                                                        ; 4       ;
; edac_protected_stack:L_USER_LOGIC|mem_we                                                                                                     ; 4       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~0                                                                                         ; 4       ;
; edac_protected_ram:MEM|re_hold_counter[1]                                                                                                    ; 4       ;
; edac_protected_ram:MEM|re_hold_counter[2]                                                                                                    ; 4       ;
; edac_protected_ram:MEM|re_hold_counter[0]                                                                                                    ; 4       ;
; edac_protected_ram:MEM|we_hold_counter[0]                                                                                                    ; 4       ;
; edac_protected_ram:MEM|we_hold_counter[1]                                                                                                    ; 4       ;
; edac_protected_ram:MEM|we_hold_counter[2]                                                                                                    ; 4       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[12]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[11]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[2]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[14]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[3]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[15]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[1]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[7]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[4]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[8]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[9]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[6]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[10]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[0]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[5]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[2]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[18]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[1]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[17]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[19]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[8]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[20]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[3]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[9]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[21]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[7]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[4]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[13]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[10]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[14]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[11]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[15]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[12]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[16]                                          ; 3       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~10                                                                                                ; 3       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~8                                                                                                 ; 3       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~6                                                                                                 ; 3       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~4                                                                                                 ; 3       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~2                                                                                                 ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[6]                                           ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal5~0                                              ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~7                                                                                               ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[18]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[17]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[8]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[20]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[9]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[21]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[7]                                          ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[13]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[10]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[14]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[15]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[12]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[16]                                         ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[6]                                          ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~5                                                                                               ; 3       ;
; edac_protected_stack:L_USER_LOGIC|adapt_re_ack~0                                                                                             ; 3       ;
; edac_protected_stack:L_USER_LOGIC|mem_re                                                                                                     ; 3       ;
; edac_protected_ram:MEM|re_hold_counter[1]~0                                                                                                  ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector10~0                                                                                               ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector5~1                                                                                                ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~15                                                                                               ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector23~0                                                                                               ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector2~0                                                                                                ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~3                                                                                               ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~2                                                                                               ; 3       ;
; edac_protected_ram:MEM|we_rising_edge                                                                                                        ; 3       ;
; edac_protected_stack:L_USER_LOGIC|adapt_we_ack~0                                                                                             ; 3       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~0                                                                                                ; 3       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor0~0                                            ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor1~0                                            ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|data_in_d[5]                                          ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal16~2                                             ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal4~0                                              ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~12                                                                                              ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[3]~2                                   ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[11]                                         ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~9                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~8                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector7~0                                                                                                ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Add0~1                                                                                                     ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Add0~0                                                                                                     ; 2       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~1                                                                                         ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~14                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~13                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~12                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~9                                                                                                ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~6                                                                                                ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~4                                                                                                ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~3                                                                                                ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~10                                                                                              ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector23~1                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~6                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~2                                                                                                ; 2       ;
; edac_protected_stack:L_USER_LOGIC|state.push_calc_addr                                                                                       ; 2       ;
; edac_protected_ram:MEM|we_d                                                                                                                  ; 2       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[7]~2                                                                                        ; 2       ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~11                                                                                            ; 2       ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~10                                                                                            ; 2       ;
; edac_protected_stack:L_USER_LOGIC|user_fsm_invalid                                                                                           ; 2       ;
; edac_protected_stack:L_USER_LOGIC|adapt_we_ack                                                                                               ; 2       ;
; edac_protected_stack:L_USER_LOGIC|adapt_re_ack                                                                                               ; 2       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~28feeder                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|ff_reset_n~feeder                                                                                          ; 1       ;
; data_from_acu[12]~input                                                                                                                      ; 1       ;
; data_from_acu[11]~input                                                                                                                      ; 1       ;
; data_from_acu[13]~input                                                                                                                      ; 1       ;
; data_from_acu[2]~input                                                                                                                       ; 1       ;
; data_from_acu[14]~input                                                                                                                      ; 1       ;
; data_from_acu[3]~input                                                                                                                       ; 1       ;
; data_from_acu[15]~input                                                                                                                      ; 1       ;
; data_from_acu[1]~input                                                                                                                       ; 1       ;
; data_from_acu[7]~input                                                                                                                       ; 1       ;
; data_from_acu[4]~input                                                                                                                       ; 1       ;
; data_from_acu[8]~input                                                                                                                       ; 1       ;
; data_from_acu[5]~input                                                                                                                       ; 1       ;
; data_from_acu[9]~input                                                                                                                       ; 1       ;
; data_from_acu[6]~input                                                                                                                       ; 1       ;
; data_from_acu[10]~input                                                                                                                      ; 1       ;
; data_from_acu[0]~input                                                                                                                       ; 1       ;
; read_strobe_from_acu~input                                                                                                                   ; 1       ;
; write_strobe_from_acu~input                                                                                                                  ; 1       ;
; recover_fsm_n~input                                                                                                                          ; 1       ;
; address_from_acu[15]~input                                                                                                                   ; 1       ;
; address_from_acu[14]~input                                                                                                                   ; 1       ;
; address_from_acu[13]~input                                                                                                                   ; 1       ;
; address_from_acu[12]~input                                                                                                                   ; 1       ;
; address_from_acu[11]~input                                                                                                                   ; 1       ;
; address_from_acu[10]~input                                                                                                                   ; 1       ;
; address_from_acu[9]~input                                                                                                                    ; 1       ;
; address_from_acu[8]~input                                                                                                                    ; 1       ;
; address_from_acu[7]~input                                                                                                                    ; 1       ;
; address_from_acu[6]~input                                                                                                                    ; 1       ;
; address_from_acu[5]~input                                                                                                                    ; 1       ;
; address_from_acu[4]~input                                                                                                                    ; 1       ;
; address_from_acu[3]~input                                                                                                                    ; 1       ;
; address_from_acu[2]~input                                                                                                                    ; 1       ;
; edac_protected_stack:L_USER_LOGIC|state.idle~_wirecell                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|ff_recover_fsm_n~0                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|L_USER_LOGIC~14                                                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal16~3                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[8]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[1]                                  ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~15                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~14                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~12                                                                                              ; 1       ;
; edac_protected_ram:MEM|we_hold_counter[0]~8                                                                                                  ; 1       ;
; edac_protected_ram:MEM|we_hold_counter[1]~7                                                                                                  ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[12]~reg0                                                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[11]~reg0                                                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[13]~reg0                                                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[2]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[14]~reg0                                                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[3]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[15]~reg0                                                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[1]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[7]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[4]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[8]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[5]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[9]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[6]~reg0                                                                                       ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[10]~reg0                                                                                      ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[0]~reg0                                                                                       ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor4                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor4~0                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor1~2                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor1~1                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor0~2                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor0~1                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor2                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor2~0                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|WideXor3                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~9                                                                                                 ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~7                                                                                                 ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~5                                                                                                 ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~3                                                                                                 ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_addr~0                                                                                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~54                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[15]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~33                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[12]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~30                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[28]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~46                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[11]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~29                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[27]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~45                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[29]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~47                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[18]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~36                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[30]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~48                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[13]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~31                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[19]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~37                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[31]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~49                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[17]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~35                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[14]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~32                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[23]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~41                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[20]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~38                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[24]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~42                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[21]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~39                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[25]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~43                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[22]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~40                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[26]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~44                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~52                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[10]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[9]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[0]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~51                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[6]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[8]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[7]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[5]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~50                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[2]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[4]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[3]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[1]                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[16]                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content~34                                                            ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector23~5                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector23~4                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector23~3                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector23~2                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector12~0                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector8~0                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector11~0                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector7~1                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector4~0                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~17                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~16                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_we~1                                                                                                   ; 1       ;
; edac_protected_stack:L_USER_LOGIC|mem_we~0                                                                                                   ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[15]                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[14]                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal19~0                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[13]                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[12]                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal17~0                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[11]                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[10]                                 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[9]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[7]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal11~0                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[6]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[5]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[4]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|Equal8~0                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[3]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[2]                                  ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector9~1                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector9~0                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~13                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~11                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~10                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~9                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~8                                                                                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message[0]                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[5]                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[5]~10                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[2]                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[2]~8                                   ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[1]~6                                   ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[1]                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[1]~5                                   ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|error_syndrome[3]~3                                   ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[3]                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[4]                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~11                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~10                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~7                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~6                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~4                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~3                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~2                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~1                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector15~0                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[4]~13                                                                                        ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[4]~12                                                                                        ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[0]~11                                                                                        ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[0]~10                                                                                        ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[1]~9                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[1]~8                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~7                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[2]~6                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[3]~5                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_pointer[3]~2                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector5~3                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector5~2                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|ff_reset_n                                                                                                 ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_is_empty~1                                                                                           ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_is_empty~0                                                                                           ; 1       ;
; ff_read_strobe_from_acu                                                                                                                      ; 1       ;
; edac_protected_ram:MEM|re_hold_counter[1]~4                                                                                                  ; 1       ;
; edac_protected_ram:MEM|re_hold_counter[2]~3                                                                                                  ; 1       ;
; edac_protected_ram:MEM|re_d                                                                                                                  ; 1       ;
; edac_protected_ram:MEM|re_hold_counter[2]~2                                                                                                  ; 1       ;
; edac_protected_ram:MEM|re_hold_counter[0]~1                                                                                                  ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector10~1                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector2~5                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector2~4                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector2~3                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector2~1                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~11                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~10                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~8                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~7                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~5                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~11                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~9                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~8                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~7                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~6                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector6~1                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~5                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~5                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector13~4                                                                                               ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector14~4                                                                                               ; 1       ;
; ff_write_strobe_from_acu                                                                                                                     ; 1       ;
; edac_protected_ram:MEM|we_hold_counter[2]~6                                                                                                  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[15]                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[14]                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[13]                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[12]                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[11]                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[10]                               ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[9]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[8]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[7]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[6]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[5]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[4]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[3]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[2]                                ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[1]                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[7]~3                                                                                        ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_message_d[0]                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|user_fsm_invalid~0                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|state.invalid                                                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|ff_recover_fsm_n                                                                                           ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector0~1                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector0~0                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~6                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~5                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~4                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~3                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~2                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~1                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Selector1~0                                                                                                ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[15]                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[14]                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[13]                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[12]                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[11]                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[10]                                                                                         ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[9]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[8]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[7]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[6]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[5]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[4]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[3]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[2]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[1]                                                                                          ; 1       ;
; Equal4~3                                                                                                                                     ; 1       ;
; Equal4~2                                                                                                                                     ; 1       ;
; Equal4~1                                                                                                                                     ; 1       ;
; Equal4~0                                                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|adapt_data_out[0]                                                                                          ; 1       ;
; edac_protected_stack:L_USER_LOGIC|recover_fsm_n_filtered                                                                                     ; 1       ;
; s_ready_2_acu~0                                                                                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[5]~20                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[2]~15                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[18]~11                                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[1]~10                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a1  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a2  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a3  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a4  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a6  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a7  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a8  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a9  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a10 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a11 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a12 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a13 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a14 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a15 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a16 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a17 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a18 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a19 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a20 ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a0  ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[17]~3                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[19]~2                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[8]~14                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[20]~16                                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[3]~18                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[9]~8                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[21]~1                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[7]~9                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[4]~19                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[13]~17                                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[10]~7                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[14]~5                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[11]~13                                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[15]~12                                                          ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[12]~6                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[16]~4                                                           ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[6]~0                                                            ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[5]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[2]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[18]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[1]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[17]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[19]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[8]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[20]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[3]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[9]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[21]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[7]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[4]                                                              ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[13]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[10]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[14]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[11]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[15]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[12]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[16]                                                             ; 1       ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[6]                                                              ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~8                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~7                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~6                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~5                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~4                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~3                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~2                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~1                                                                                                     ; 1       ;
; edac_protected_stack:L_USER_LOGIC|Add1~0                                                                                                     ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 21           ; 32           ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 672  ; 32                          ; 21                          ; 32                          ; 21                          ; 672                 ; 1    ; None ; M9K_X33_Y22_N0 ; Old data             ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 581 / 88,936 ( < 1 % ) ;
; C16 interconnects                 ; 37 / 2,912 ( 1 % )     ;
; C4 interconnects                  ; 294 / 54,912 ( < 1 % ) ;
; Direct links                      ; 103 / 88,936 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 175 / 29,440 ( < 1 % ) ;
; R24 interconnects                 ; 22 / 3,040 ( < 1 % )   ;
; R4 interconnects                  ; 314 / 76,160 ( < 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.14) ; Number of LABs  (Total = 29) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 4                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 1                            ;
; 16                                          ; 14                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.07) ; Number of LABs  (Total = 29) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 19                           ;
; 1 Clock                            ; 24                           ;
; 1 Clock enable                     ; 10                           ;
; 1 Sync. load                       ; 3                            ;
; 2 Async. clears                    ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.41) ; Number of LABs  (Total = 29) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 4                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 1                            ;
; 32                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.66) ; Number of LABs  (Total = 29) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 4                            ;
; 8                                               ; 3                            ;
; 9                                               ; 1                            ;
; 10                                              ; 3                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 2                            ;
; 14                                              ; 0                            ;
; 15                                              ; 2                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 3                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 16.69) ; Number of LABs  (Total = 29) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 3                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 4                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass            ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ; 56        ; 56        ; 0            ; 19           ; 0            ; 0            ; 53           ; 0            ; 19           ; 53           ; 0            ; 0            ; 0            ; 19           ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable    ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ; 0         ; 0         ; 56           ; 37           ; 56           ; 56           ; 3            ; 56           ; 37           ; 3            ; 56           ; 56           ; 56           ; 37           ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; s_data_2_acu[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_data_2_acu[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_ready_2_acu         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; recover_fsm_n_ack     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_fsm_invalid      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_from_acu[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; raw_reset_n           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; recover_fsm_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_strobe_from_acu ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_strobe_from_acu  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_acu[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                    ; Destination Register                                                                                                                                           ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[1] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a0~porta_datain_reg0  ; 0.207             ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[3] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a2~porta_datain_reg0  ; 0.207             ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[6] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5~porta_datain_reg0  ; 0.201             ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[1]                                                      ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5~porta_address_reg0 ; 0.013             ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[3]                                                      ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5~porta_address_reg0 ; 0.013             ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[0]                                                      ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5~porta_address_reg0 ; 0.013             ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[2]                                                      ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5~porta_address_reg0 ; 0.013             ;
; edac_protected_stack:L_USER_LOGIC|mem_addr[4]                                                      ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ram_block1a5~porta_address_reg0 ; 0.013             ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119004): Automatically selected device EP4CGX22CF19C6 for design acu_stack
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 56 pins of 56 total pins
    Info (169086): Pin s_data_2_acu[0] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[1] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[2] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[3] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[4] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[5] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[6] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[7] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[8] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[9] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[10] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[11] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[12] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[13] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[14] not assigned to an exact location on the device
    Info (169086): Pin s_data_2_acu[15] not assigned to an exact location on the device
    Info (169086): Pin s_ready_2_acu not assigned to an exact location on the device
    Info (169086): Pin recover_fsm_n_ack not assigned to an exact location on the device
    Info (169086): Pin user_fsm_invalid not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[2] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[3] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[4] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[5] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[6] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[7] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[8] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[9] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[10] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[11] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[12] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[13] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[14] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[15] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[1] not assigned to an exact location on the device
    Info (169086): Pin address_from_acu[0] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin raw_reset_n not assigned to an exact location on the device
    Info (169086): Pin recover_fsm_n not assigned to an exact location on the device
    Info (169086): Pin write_strobe_from_acu not assigned to an exact location on the device
    Info (169086): Pin read_strobe_from_acu not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[0] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[10] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[6] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[9] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[5] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[8] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[4] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[7] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[1] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[15] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[3] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[14] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[2] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[13] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[11] not assigned to an exact location on the device
    Info (169086): Pin data_from_acu[12] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'acu_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node raw_reset_n~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 35 input, 19 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.78 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 2.5 V at M10
    Info (169178): Pin raw_reset_n uses I/O standard 2.5 V at M9
Info (144001): Generated suppressed messages file /home/labor/acu_stack/rtl/output_files/acu_stack.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 616 megabytes
    Info: Processing ended: Wed May  8 17:37:41 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/labor/acu_stack/rtl/output_files/acu_stack.fit.smsg.


