// Seed: 1244302512
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  logic id_4;
  ;
  id_5 :
  assert property (@(posedge id_3) -1)
  else $clog2(20);
  ;
endmodule
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    output supply1 module_1,
    output tri id_4,
    input supply1 id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    output uwire id_0
    , id_22,
    output wire id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input wor id_8,
    input tri1 id_9,
    output supply0 id_10,
    input uwire id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    output wand id_16,
    input wire id_17,
    input wire id_18,
    output wand id_19,
    input tri0 id_20
);
  logic id_23;
  ;
  xnor primCall (
      id_19,
      id_13,
      id_11,
      id_20,
      id_23,
      id_9,
      id_15,
      id_8,
      id_2,
      id_22,
      id_6,
      id_18,
      id_14,
      id_4,
      id_17
  );
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23
  );
endmodule
