[{"DBLP title": "XBERT: Xilinx Logical-Level Bitstream Embedded RAM Transfusion.", "DBLP authors": ["Matthew Hofmann", "Zhiyao Tang", "Jonathan Orgill", "Jonathan Nelson", "David Glanzman", "Brent Nelson", "Andr\u00e9 DeHon"], "year": 2021, "MAG papers": [{"PaperId": 3166409213, "PaperTitle": "xbert xilinx logical level bitstream embedded ram transfusion", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brigham young university": 3.0, "university of pennsylvania": 3.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "A Safari through FPGA-based Neural Network Compilation and Design Automation Flows.", "DBLP authors": ["Patrick Plagwitz", "Frank Hannig", "Martin Str\u00f6bel", "Christoph Strohmeyer", "J\u00fcrgen Teich"], "year": 2021, "MAG papers": [{"PaperId": 3166991719, "PaperTitle": "a safari through fpga based neural network compilation and design automation flows", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Flexible Instrumentation for Live On-Chip Debug of Machine Learning Training on FPGAs.", "DBLP authors": ["Daniel Holanda Noronha", "Zhiqiang Que", "Wayne Luk", "Steven J. E. Wilton"], "year": 2021, "MAG papers": [{"PaperId": 3166670648, "PaperTitle": "flexible instrumentation for live on chip debug of machine learning training on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 2.0, "university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "BoostGCN: A Framework for Optimizing GCN Inference on FPGA.", "DBLP authors": ["Bingyi Zhang", "Rajgopal Kannan", "Viktor K. Prasanna"], "year": 2021, "MAG papers": [{"PaperId": 3172512547, "PaperTitle": "boostgcn a framework for optimizing gcn inference on fpga", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 2.0, "united states army research laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "FA-LAMP: FPGA-Accelerated Learned Approximate Matrix Profile for Time Series Similarity Prediction.", "DBLP authors": ["Amin Kalantar", "Zachary Zimmerman", "Philip Brisk"], "year": 2021, "MAG papers": [{"PaperId": 3172352127, "PaperTitle": "fa lamp fpga accelerated learned approximate matrix profile for time series similarity prediction", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "HAO: Hardware-aware Neural Architecture Optimization for Efficient Inference.", "DBLP authors": ["Zhen Dong", "Yizhao Gao", "Qijing Huang", "John Wawrzynek", "Hayden K. H. So", "Kurt Keutzer"], "year": 2021, "MAG papers": [{"PaperId": 3168376295, "PaperTitle": "hao hardware aware neural architecture optimization for efficient inference", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california berkeley": 6.0}}, {"PaperId": 3159118816, "PaperTitle": "hao hardware aware neural architecture optimization for efficient inference", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 6.0}}], "source": "ES"}, {"DBLP title": "GAME: Gaussian Mixture Model Mapping and Navigation Engine on Embedded FPGA.", "DBLP authors": ["Yuanfan Xu", "Zhaoliang Zhang", "Jincheng Yu", "Jianfei Cao", "Haolin Dong", "Zhengfeng Huang", "Yu Wang", "Huazhong Yang"], "year": 2021, "MAG papers": [{"PaperId": 3169784495, "PaperTitle": "game gaussian mixture model mapping and navigation engine on embedded fpga", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hefei university of technology": 2.0, "tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "Systematically migrating an operational microphysics parameterisation to FPGA technology.", "DBLP authors": ["James Stanley Targett", "Wayne Luk", "Michael Lange", "Olivier Marsden"], "year": 2021, "MAG papers": [{"PaperId": 3166324985, "PaperTitle": "systematically migrating an operational microphysics parameterisation to fpga technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 2.0, "european centre for medium range weather forecasts": 2.0}}], "source": "ES"}, {"DBLP title": "Solving Large Top-K Graph Eigenproblems with a Memory and Compute-optimized FPGA Design.", "DBLP authors": ["Francesco Sgherzi", "Alberto Parravicini", "Marco Siracusa", "Marco D. Santambrogio"], "year": 2021, "MAG papers": [{"PaperId": 3170921841, "PaperTitle": "solving large top k graph eigenproblems with a memory and compute optimized fpga design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of milan": 4.0}}, {"PaperId": 3136453270, "PaperTitle": "solving large top k graph eigenproblems with a memory and compute optimized fpga design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Compute-Capable Block RAMs for Efficient Deep Learning Acceleration on FPGAs.", "DBLP authors": ["Xiaowei Wang", "Vidushi Goyal", "Jiecao Yu", "Valeria Bertacco", "Andrew Boutros", "Eriko Nurvitadhi", "Charles Augustine", "Ravi R. Iyer", "Reetuparna Das"], "year": 2021, "MAG papers": [{"PaperId": 3167428684, "PaperTitle": "compute capable block rams for efficient deep learning acceleration on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 9.0}}], "source": "ES"}, {"DBLP title": "GORDON: Benchmarking Optane DC Persistent Memory Modules on FPGAs.", "DBLP authors": ["Jialiang Zhang", "Nicholas Beckwith", "Jing Jane Li"], "year": 2021, "MAG papers": [{"PaperId": 3172183896, "PaperTitle": "gordon benchmarking optane dc persistent memory modules on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "FANS: FPGA-Accelerated Near-Storage Sorting.", "DBLP authors": ["Weikang Qiao", "Jihun Oh", "Licheng Guo", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2021, "MAG papers": [{"PaperId": 3155985958, "PaperTitle": "fans fpga accelerated near storage sorting", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Mocarabe: High-Performance Time-Multiplexed Overlays for FPGAs.", "DBLP authors": ["Frederick Tombs", "Alireza Mellat", "Nachiket Kapre"], "year": 2021, "MAG papers": [{"PaperId": 3171710073, "PaperTitle": "mocarabe high performance time multiplexed overlays for fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "HEDAcc: FPGA-based Accelerator for High-order Epistasis Detection.", "DBLP authors": ["Gaspar Ribeiro", "Nuno Neves", "Sergio Santander-Jim\u00e9nez", "Aleksandar Ilic"], "year": 2021, "MAG papers": [{"PaperId": 3171195945, "PaperTitle": "hedacc fpga based accelerator for high order epistasis detection", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"inesc id": 3.0, "university of extremadura": 1.0}}], "source": "ES"}, {"DBLP title": "The Importance of Being X-Drop: High Performance Genome Alignment on Reconfigurable Hardware.", "DBLP authors": ["Alberto Zeni", "Guido Walter Di Donato", "Lorenzo Di Tucci", "Marco Rabozzi", "Marco D. Santambrogio"], "year": 2021, "MAG papers": [{"PaperId": 3167680374, "PaperTitle": "the importance of being x drop high performance genome alignment on reconfigurable hardware", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Upgrade of FPGA Range-Limited Molecular Dynamics to Handle Hundreds of Processors.", "DBLP authors": ["Chunshu Wu", "Tong Geng", "Sahan Bandara", "Chen Yang", "Vipin Sachdeva", "Woody Sherman", "Martin C. Herbordt"], "year": 2021, "MAG papers": [{"PaperId": 3171927315, "PaperTitle": "upgrade of fpga range limited molecular dynamics to handle hundreds of processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"boston university": 5.0}}], "source": "ES"}, {"DBLP title": "FPGA-accelerated Iterative Reconstruction for Transmission Electron Tomography.", "DBLP authors": ["Linjun Qiao", "Guojie Luo", "Wentai Zhang", "Ming Jiang"], "year": 2021, "MAG papers": [{"PaperId": 3166405244, "PaperTitle": "fpga accelerated iterative reconstruction for transmission electron tomography", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimized FPGA-based Deep Learning Accelerator for Sparse CNN using High Bandwidth Memory.", "DBLP authors": ["Chao Jiang", "David Ojika", "Bhavesh Patel", "Herman Lam"], "year": 2021, "MAG papers": [{"PaperId": 3169326189, "PaperTitle": "optimized fpga based deep learning accelerator for sparse cnn using high bandwidth memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation.", "DBLP authors": ["Stylianos I. Venieris", "Javier Fern\u00e1ndez-Marqu\u00e9s", "Nicholas D. Lane"], "year": 2021, "MAG papers": [{"PaperId": 3167824842, "PaperTitle": "unzipfpga enhancing fpga based cnn engines with on the fly weights generation", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"samsung": 2.0, "university of oxford": 1.0}}, {"PaperId": 3133606938, "PaperTitle": "unzipfpga enhancing fpga based cnn engines with on the fly weights generation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 2.0, "university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "ESCA: Event-Based Split-CNN Architecture with Data-Level Parallelism on UltraScale+ FPGA.", "DBLP authors": ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Joel Mandebi Mbongue", "Christophe Bobda"], "year": 2021, "MAG papers": [{"PaperId": 3172129070, "PaperTitle": "esca event based split cnn architecture with data level parallelism on ultrascale fpga", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "3D-VNPU: A Flexible Accelerator for 2D/3D CNNs on FPGA.", "DBLP authors": ["Huipeng Deng", "Jian Wang", "Huafeng Ye", "Shanlin Xiao", "Xiangyu Meng", "Zhiyi Yu"], "year": 2021, "MAG papers": [{"PaperId": 3171251238, "PaperTitle": "3d vnpu a flexible accelerator for 2d 3d cnns on fpga", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sun yat sen university": 6.0}}], "source": "ES"}, {"DBLP title": "Clockwork: Resource-Efficient Static Scheduling for Multi-Rate Image Processing Applications on FPGAs.", "DBLP authors": ["Dillon Huff", "Steve Dai", "Pat Hanrahan"], "year": 2021, "MAG papers": [{"PaperId": 3169788481, "PaperTitle": "clockwork resource efficient static scheduling for multi rate image processing applications on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0, "nvidia": 1.0}}, {"PaperId": 3133340775, "PaperTitle": "clockwork resource efficient static scheduling for multi rate image processing applications on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Scheduling in High-Level Synthesis.", "DBLP authors": ["Jianyi Cheng", "John Wickerson", "George A. Constantinides"], "year": 2021, "MAG papers": [{"PaperId": 3170941602, "PaperTitle": "probabilistic scheduling in high level synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Extending High-Level Synthesis for Task-Parallel Programs.", "DBLP authors": ["Yuze Chi", "Licheng Guo", "Jason Lau", "Young-kyu Choi", "Jie Wang", "Jason Cong"], "year": 2021, "MAG papers": [{"PaperId": 3130309348, "PaperTitle": "extending high level synthesis for task parallel programs", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california los angeles": 6.0}}], "source": "ES"}, {"DBLP title": "HLS-Compatible, Embedded-Processor Stream Links.", "DBLP authors": ["Eric Micallef", "Yuanlong Xiao", "Andr\u00e9 DeHon"], "year": 2021, "MAG papers": [{"PaperId": 3173123226, "PaperTitle": "hls compatible embedded processor stream links", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "An Empirical Study of the Reliability of High-Level Synthesis Tools.", "DBLP authors": ["Yann Herklotz", "Zewei Du", "Nadesh Ramanathan", "John Wickerson"], "year": 2021, "MAG papers": [{"PaperId": 3172669705, "PaperTitle": "an empirical study of the reliability of high level synthesis tools", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Cloud FPGA Cartography using PCIe Contention.", "DBLP authors": ["Shanquan Tian", "Ilias Giechaskiel", "Wenjie Xiong", "Jakub Szefer"], "year": 2021, "MAG papers": [{"PaperId": 3171753110, "PaperTitle": "cloud fpga cartography using pcie contention", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yale university": 3.0}}], "source": "ES"}, {"DBLP title": "Trusted Configuration in Cloud FPGAs.", "DBLP authors": ["Shaza Zeitouni", "Jo Vliegen", "Tommaso Frassetto", "Dirk Koch", "Ahmad-Reza Sadeghi", "Nele Mentens"], "year": 2021, "MAG papers": [{"PaperId": 3172633794, "PaperTitle": "trusted configuration in cloud fpgas", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"katholieke universiteit leuven": 2.0, "technische universitat darmstadt": 3.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Remote Power Attacks on the Versatile Tensor Accelerator in Multi-Tenant FPGAs.", "DBLP authors": ["Shanquan Tian", "Shayan Moini", "Adam Wolnikowski", "Daniel E. Holcomb", "Russell Tessier", "Jakub Szefer"], "year": 2021, "MAG papers": [{"PaperId": 3166251174, "PaperTitle": "remote power attacks on the versatile tensor accelerator in multi tenant fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yale university": 3.0, "university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Runtime Detection of Probing/Tampering on Interconnecting Buses.", "DBLP authors": ["Zhenyu Xu", "Thomas Mauldin", "Qing Yang", "Tao Wei"], "year": 2021, "MAG papers": [{"PaperId": 3170969852, "PaperTitle": "runtime detection of probing tampering on interconnecting buses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rhode island": 4.0}}], "source": "ES"}]