Warning (10268): Verilog HDL information at RegFile.sv(54): always construct contains both blocking and non-blocking assignments File: C:/Users/Wesley/Documents/141L/encrypt_proj/RegFile.sv Line: 54
