
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcl8.5/tzdata/UTC can't be opened.
INFO: [HLS 200-10] For user 'user' on host 'egl' (Linux_x86_64 version 5.10.187.release.2.9.0r4-amd64) on Tue Jan 30 21:15:11 UTC 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-1510] Running: open_project alveo_hls4ml 
INFO: [HLS 200-10] Creating and opening project '/home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-1510] Running: set_top alveo_hls4ml 
INFO: [HLS 200-1510] Running: add_files /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp -cflags  -D MYPROJ=ereg_v1 -D IS_DENSE -I /home/ayvol/accelerator_wrapper/src -I /home/ayvol/accelerator_wrapper/src -I /home/ayvol/accelerator_wrapper/src/weights -I /home/ayvol/accelerator_wrapper/src/nnet_utils -std=c++11 
INFO: [HLS 200-10] Adding design file '/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/ayvol/accelerator_wrapper/src/ereg_v1.cpp -cflags  -D MYPROJ=ereg_v1 -D IS_DENSE -I /home/ayvol/accelerator_wrapper/src -I /home/ayvol/accelerator_wrapper/src -I /home/ayvol/accelerator_wrapper/src/weights -I /home/ayvol/accelerator_wrapper/src/nnet_utils -std=c++11 
INFO: [HLS 200-10] Adding design file '/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname alveo_hls4ml 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=true 
INFO: [HLS 200-1510] Running: config_interface -m_axi_offset slave 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.246 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'product', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:132:34)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:155:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'product', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:168:34)
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_large.h:271:26)
WARNING: [HLS 207-5506] the pragma is not supported and will be ignored (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_compressed.h:56:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv.h:110:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:126:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:242:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:71:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'pool_op', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:141:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'pool_op', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:192:34)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:64:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:76:9)
WARNING: [HLS 207-5559] Only for/while loops support the 'Unroll ' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:82:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:83:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:124:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:151:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:162:9)
WARNING: [HLS 207-5559] Only for/while loops support the 'Unroll ' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:178:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:186:9)
WARNING: [HLS 207-5559] Only for/while loops support the 'Unroll ' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:197:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:74:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:80:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:76:9)
Resolution: For help on HLS 214-104 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-104.html
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:151:9)
Resolution: For help on HLS 214-104 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-104.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/ayvol/accelerator_wrapper/src/ereg_v1.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file '/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'product', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:132:34)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:155:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'product', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:168:34)
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_large.h:271:26)
WARNING: [HLS 207-5506] the pragma is not supported and will be ignored (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_compressed.h:56:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv.h:110:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:126:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:242:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:71:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'pool_op', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:141:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'pool_op', expects function/operation (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:192:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:60:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:42:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.44 seconds. CPU system time: 1.6 seconds. Elapsed time: 80.35 seconds; current allocated memory: 763.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_5' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_2' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:113:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:109:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:105:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:101:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:97:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:93:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:89:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:85:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:81:11)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:195:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:184:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:188:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:176:17)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:160:15)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:165:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:115:32)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:114:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:78:22)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:80:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:67:19) in function 'alveo_hls4ml' completely with a factor of 1 (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52:19) in function 'alveo_hls4ml' completely with a factor of 18 (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:113:15) in function 'ereg_v1' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:109:14) in function 'ereg_v1' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:105:14) in function 'ereg_v1' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:101:14) in function 'ereg_v1' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:97:14) in function 'ereg_v1' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:93:14) in function 'ereg_v1' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:89:14) in function 'ereg_v1' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:85:14) in function 'ereg_v1' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:81:11) in function 'ereg_v1' completely with a factor of 18 (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:195:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:184:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:188:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:176:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:160:15) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:165:19) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:115:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:114:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:78:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:72:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:195:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:184:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:188:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:176:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:160:15) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:165:19) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:115:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 3 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:114:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 33 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:80:13) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:78:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:72:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:195:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:184:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:188:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:176:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:160:15) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:165:19) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:115:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 11 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:114:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 341 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:80:13) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:78:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:72:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:195:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:184:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 18 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:188:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:176:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:160:15) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 18 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:165:19) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:115:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 31 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:114:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 558 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:80:13) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 18 (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:54:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(config6::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(config9::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:112:0)
INFO: [HLS 214-178] Inlining function 'void nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' into 'ereg_v1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'void nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::scale_t*, config8::bias_t*)' into 'ereg_v1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'void nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'ereg_v1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'ereg_v1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/weights/b6.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/weights/b5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 's5': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/weights/s5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:114:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:81:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:85:14)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:89:14)
INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:93:14)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:97:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:101:14)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:105:14)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:109:14)
INFO: [HLS 214-248] Applying array_reshape to 'in_buf': Complete reshaping on dimension 2. (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:44:10)
INFO: [HLS 214-248] Applying array_reshape to 'out_buf': Complete reshaping on dimension 2. (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:45:19)
INFO: [HLS 214-115] Multiple burst reads of length 294912 and bit width 16 in loop 'VITIS_LOOP_50_1'(/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:24)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 16 in loop 'VITIS_LOOP_65_4'(/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.83 seconds. CPU system time: 0.79 seconds. Elapsed time: 33.68 seconds; current allocated memory: 765.504 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 765.504 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 825.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' into 'ereg_v1' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:103) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 895.301 MB.
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' into 'ereg_v1' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' into 'ereg_v1' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'ereg_v1' (/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp:111) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_59_3 (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:61)  of function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_50_1' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_59_3' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:61)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_65_4' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:67)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_59_3' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:60:10), detected/extracted 1 process function(s): 
	 'ereg_v1'.
INFO: [XFORM 203-712] Applying dataflow to function 'alveo_hls4ml' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:40:3), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'VITIS_LOOP_50_1_proc'
	 'VITIS_LOOP_59_3_proc'
	 'VITIS_LOOP_65_4_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:171:1)...341 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:171:23)...558 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ereg_v1' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:49:10)...69 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.38 seconds; current allocated memory: 990.199 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf.V' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf.V' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:200:19)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_59_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>' to 'product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>' to 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) and bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 20, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_50_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.69 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ereg_v1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'ereg_v1'.
INFO: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('in_buf_V_load', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:61) on array 'in_buf_V' within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
Resolution: For help on HLS 200-876 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-876.html
INFO: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('in_buf_V_load', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:61) on array 'in_buf_V' within the first cycle (II = 2). Simulation mismatch may occur if the input data is modified before this operation completes.
Resolution: For help on HLS 200-876 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-876.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 42, function 'ereg_v1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.19 seconds. CPU system time: 0 seconds. Elapsed time: 3.42 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_59_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.02 seconds. CPU system time: 0 seconds. Elapsed time: 3.39 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.52 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_65_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.3 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_50_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_50_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_50_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_17ns_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_18ns_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_18s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_19s_26_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_20s_26_4_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_21s_26_4_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_22s_26_4_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_16ns_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_18ns_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_20s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_22s_26_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_17ns_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_19s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_21s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.11 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ereg_v1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ereg_v1' pipeline 'ereg_v1' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ereg_v1' in module 'ereg_v1'. Estimated max control fanout for pipeline is 45691.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_22s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_24s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_14ns_16ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_14ns_19s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_14ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_15ns_18ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_19ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11ns_21s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_20s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_21s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_20s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_20s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_13ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ereg_v1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.41 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_59_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_59_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.72 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4' pipeline 'VITIS_LOOP_65_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.28 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_65_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_65_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_in_buf_V_RAM_AUTO_2R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_in_buf_V_RAM_AUTO_2R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_out_buf_V_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_out_buf_V_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(alveo_hls4ml_fifo_w64_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.41 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 12.82 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.83 seconds; current allocated memory: 1.283 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97.55 seconds. CPU system time: 3.06 seconds. Elapsed time: 225.32 seconds; current allocated memory: 559.230 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1790.055 ; gain = 85.023 ; free physical = 197028 ; free virtual = 460325
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Running package_xo -xo_path /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/export.xo -kernel_name alveo_hls4ml -kernel_xml /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/ip/../kernel/kernel.xml -kernel_files {/home/ayvol/accelerator_wrapper/src/ereg_v1.cpp /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp} -ip_directory /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/ip/ip_unzip_dir -design_xml /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/.autopilot/db/alveo_hls4ml.design.xml -debug_directory /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/.debug -hls_directory /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 21:33:39 2024...
INFO: [HLS 200-802] Generated output file alveo_hls4ml/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 115.3 seconds. CPU system time: 2.26 seconds. Elapsed time: 529.45 seconds; current allocated memory: 37.438 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 215.81 seconds. Total CPU system time: 5.89 seconds. Total elapsed time: 1196.53 seconds; peak allocated memory: 1.319 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jan 30 21:33:52 2024...
