{"vcs1":{"timestamp_begin":1741173890.786612040, "rt":3.94, "ut":3.70, "st":0.20}}
{"vcselab":{"timestamp_begin":1741173894.810982942, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741173895.148878007, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741173890.475108445}
{"VCS_COMP_START_TIME": 1741173890.475108445}
{"VCS_COMP_END_TIME": 1741173895.468363397}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 354132}}
{"vcselab": {"peak_mem": 174892}}
