$date
	Tue Apr  7 22:19:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AndTB $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module DUT $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ! Out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#5
0!
0$
0'
0#
0&
0"
0%
#10
1#
1&
#15
1!
1$
1'
1"
1%
#20
0!
0$
0'
0#
0&
#25
1$
1'
#30
1!
1#
1&
#35
0!
0$
0'
0"
0%
#40
1$
1'
0#
0&
#45
1"
1%
#50
1!
1#
1&
#55
