library IEEE;
use IEEE.std_logic_1164.all;

entity mac is 
    -- perform ab + c --
    port(
        a, b: in std_logic_vector(15 downto 0);
        c: in std_logic_vector(31 downto 0);
        s: out std_logic_vector(31 downto 0);
        cout: out std_logic
    );
end entity;

architecture behave of mac is
	 component andgate is
        port (a, b: in std_logic;
        prod: out std_logic);
    end component;

    component fa is 
        port(
            a,b,cin: in std_logic;
            s,cout: out std_logic
        );
    end component;

    component ha is
        port(
            a,b: in std_logic;
            s, c: out std_logic
        );
    end component;

    component brentkung is
        port(
            a,b: in std_logic_vector(31 downto 0);
            s: out std_logic_vector(31 downto 0);
            cout: out std_logic;
            cin: in std_logic
        );
    end component;
