# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_0/sim/bd_021b_microblaze_I_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_1/sim/bd_021b_rst_0_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_2/sim/bd_021b_ilmb_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_3/sim/bd_021b_dlmb_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_4/sim/bd_021b_dlmb_cntlr_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_5/sim/bd_021b_ilmb_cntlr_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_7/sim/bd_021b_second_dlmb_cntlr_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_8/sim/bd_021b_second_ilmb_cntlr_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_10/sim/bd_021b_iomodule_0_0.vhd" \
"../../../../mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_axi_cdma_0_0/sim/memory_system_axi_cdma_0_0.vhd" \

# Do not sort compile order
nosort
