// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/02/2018 14:20:18"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SISTEMA_FINAL (
	clk,
	saida,
	saidaResto,
	contador,
	SaidaAlu,
	ffald,
	FimB);
input 	clk;
output 	[15:0] saida;
output 	[15:0] saidaResto;
output 	[7:0] contador;
output 	[15:0] SaidaAlu;
output 	[15:0] ffald;
output 	FimB;

// Design Ports Information
// saida[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[3]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[4]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[7]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[8]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[9]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[10]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[11]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[12]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[13]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[14]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[15]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[1]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[5]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[8]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[10]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[11]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[12]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[13]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[14]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaResto[15]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[1]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[6]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[0]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[1]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[2]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[3]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[4]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[5]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[6]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[7]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[8]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[9]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[10]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[12]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[13]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[14]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SaidaAlu[15]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[0]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[3]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[4]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[6]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[7]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[8]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[9]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[10]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[11]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[12]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[13]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[14]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ffald[15]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FimB	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu|alu1|Add0~2_combout ;
wire \alu|alu1|Add0~6_combout ;
wire \SaidaMuxD[1]~1_combout ;
wire \SaidaMuxM[2]~2_combout ;
wire \SaidaMuxD[3]~3_combout ;
wire \SaidaMuxM[4]~4_combout ;
wire \SaidaMuxD[5]~5_combout ;
wire \SaidaMuxD[7]~7_combout ;
wire \SaidaMuxD[8]~8_combout ;
wire \alu|alu2|Add0~5_combout ;
wire \alu|alu2|Add0~8_combout ;
wire \SaidaMuxD[11]~11_combout ;
wire \alu|alu2|Add0~14_combout ;
wire \alu|alu2|Add0~17_combout ;
wire \alu|alu2|Add0~20_combout ;
wire \controle|Equal1~1_combout ;
wire \controle|Equal2~1_combout ;
wire \controle|EnResto~1_combout ;
wire \controle|Endereco~0_combout ;
wire \antiloop|saidaA~42_combout ;
wire \antiloop|saidaA~44_combout ;
wire \antiloop|saidaA~45_combout ;
wire \controle|EnB~6_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \rega|FimA~regout ;
wire \controle|Endereco~1_combout ;
wire \controle|EnA~regout ;
wire \controle|Endereco~4_combout ;
wire \controle|Endereco[1]~3_combout ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a3 ;
wire \controle|Equal1~0_combout ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a7 ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a6 ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a5 ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a4 ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a1 ;
wire \controle|LessThan1~1_cout ;
wire \controle|LessThan1~3_cout ;
wire \controle|LessThan1~5_cout ;
wire \controle|LessThan1~7_cout ;
wire \controle|LessThan1~9_cout ;
wire \controle|LessThan1~11_cout ;
wire \controle|LessThan1~13_cout ;
wire \controle|LessThan1~14_combout ;
wire \controle|multp~2_combout ;
wire \controle|DIV~1_combout ;
wire \controle|DIV~regout ;
wire \controle|multp~3_combout ;
wire \controle|EnB~4_combout ;
wire \controle|Equal2~0_combout ;
wire \controle|Equal2~2_combout ;
wire \controle|EnC~0_combout ;
wire \controle|multp~5_combout ;
wire \SaidaMuxD[9]~9_combout ;
wire \controle|Add0~9 ;
wire \controle|Add0~10_combout ;
wire \controle|contador[5]~5_combout ;
wire \controle|Add0~0_combout ;
wire \controle|contador[0]~0_combout ;
wire \controle|contador~10_combout ;
wire \controle|Add1~0_combout ;
wire \controle|contador~9_combout ;
wire \controle|contador~11_combout ;
wire \controle|contador[0]~12_combout ;
wire \controle|contador[0]~13_combout ;
wire \controle|Add1~1 ;
wire \controle|Add1~3 ;
wire \controle|Add1~5 ;
wire \controle|Add1~7 ;
wire \controle|Add1~9 ;
wire \controle|Add1~10_combout ;
wire \controle|contador[5]~16_combout ;
wire \controle|contador~8_combout ;
wire \antiloop|saidaA~37_combout ;
wire \SaidaMuxM[5]~5_combout ;
wire \SaidaMuxD[4]~4_combout ;
wire \SaidaMuxM[0]~0_combout ;
wire \alu|alu1|Add2~1 ;
wire \alu|alu1|Add2~2_combout ;
wire \regResto|saidaResto[1]~1_combout ;
wire \antiloop|saidaA~33_combout ;
wire \SaidaMuxM[1]~1_combout ;
wire \alu|alu1|Add0~0_combout ;
wire \alu|alu1|Add2~0_combout ;
wire \regResto|saidaResto[0]~0_combout ;
wire \SaidaMuxD[0]~0_combout ;
wire \alu|alu1|Add0~1 ;
wire \alu|alu1|Add0~3 ;
wire \alu|alu1|Add0~4_combout ;
wire \regResto|saidaResto[2]~2_combout ;
wire \SaidaMuxD[2]~2_combout ;
wire \alu|alu1|Add2~3 ;
wire \alu|alu1|Add2~5 ;
wire \alu|alu1|Add2~6_combout ;
wire \regResto|saidaResto[3]~3_combout ;
wire \antiloop|saidaA~35_combout ;
wire \SaidaMuxM[3]~3_combout ;
wire \alu|alu1|Add2~7 ;
wire \alu|alu1|Add2~9 ;
wire \alu|alu1|Add2~10_combout ;
wire \alu|alu1|Add0~5 ;
wire \alu|alu1|Add0~7 ;
wire \alu|alu1|Add0~9 ;
wire \alu|alu1|Add0~10_combout ;
wire \regResto|saidaResto[5]~5_combout ;
wire \alu|alu1|Add2~8_combout ;
wire \alu|alu1|Add0~8_combout ;
wire \regResto|saidaResto[4]~4_combout ;
wire \controle|LessThan3~3_cout ;
wire \controle|LessThan3~5_cout ;
wire \controle|LessThan3~7_cout ;
wire \controle|LessThan3~9_cout ;
wire \controle|LessThan3~11_cout ;
wire \controle|LessThan3~13_cout ;
wire \controle|LessThan3~15_cout ;
wire \controle|LessThan3~16_combout ;
wire \controle|contador[2]~17_combout ;
wire \controle|contador[2]~18_combout ;
wire \controle|contador[2]~19_combout ;
wire \controle|Add0~11 ;
wire \controle|Add0~12_combout ;
wire \controle|contador[6]~6_combout ;
wire \controle|Add1~11 ;
wire \controle|Add1~12_combout ;
wire \controle|Add0~13 ;
wire \controle|Add0~14_combout ;
wire \controle|contador[7]~7_combout ;
wire \controle|Add1~13 ;
wire \controle|Add1~14_combout ;
wire \antiloop|Equal0~1_combout ;
wire \antiloop|saidaA~38_combout ;
wire \SaidaMuxM[6]~6_combout ;
wire \alu|alu1|Add2~11 ;
wire \alu|alu1|Add2~12_combout ;
wire \alu|alu1|Add0~11 ;
wire \alu|alu1|Add0~12_combout ;
wire \regResto|saidaResto[6]~6_combout ;
wire \SaidaMuxD[6]~6_combout ;
wire \alu|alu1|Add0~13 ;
wire \alu|alu1|Add0~14_combout ;
wire \regResto|saidaResto[7]~7_combout ;
wire \antiloop|saidaA~39_combout ;
wire \SaidaMuxM[7]~7_combout ;
wire \alu|alu1|Add2~13 ;
wire \alu|alu1|Add2~15 ;
wire \alu|alu1|Add2~16_combout ;
wire \alu|alu1|Add0~15 ;
wire \alu|alu1|Add0~16_combout ;
wire \alu|alu1|Add0~18_combout ;
wire \alu|alu2|Add0~2_cout ;
wire \alu|alu2|Add0~3_combout ;
wire \antiloop|saidaA~40_combout ;
wire \alu|alu2|Add0~0_combout ;
wire \alu|alu2|Add0~4 ;
wire \alu|alu2|Add0~6_combout ;
wire \SaidaMuxD[10]~10_combout ;
wire \alu|alu2|Add0~7 ;
wire \alu|alu2|Add0~9_combout ;
wire \antiloop|saidaA~43_combout ;
wire \alu|alu2|Add0~11_combout ;
wire \alu|alu2|Add0~10 ;
wire \alu|alu2|Add0~12_combout ;
wire \controle|LessThan3~0_combout ;
wire \controle|LessThan3~18_combout ;
wire \controle|LessThan2~1_cout ;
wire \controle|LessThan2~3_cout ;
wire \controle|LessThan2~5_cout ;
wire \controle|LessThan2~7_cout ;
wire \controle|LessThan2~9_cout ;
wire \controle|LessThan2~11_cout ;
wire \controle|LessThan2~13_cout ;
wire \controle|LessThan2~14_combout ;
wire \controle|always1~0_combout ;
wire \controle|EnResto~2_combout ;
wire \controle|multp~4_combout ;
wire \controle|multp~regout ;
wire \controle|EnResto~0_combout ;
wire \controle|EnResto~3_combout ;
wire \controle|EnResto~regout ;
wire \regResto|FimResto~regout ;
wire \controle|SELD~2_combout ;
wire \controle|SELD~3_combout ;
wire \controle|SELD~regout ;
wire \SaidaMuxD[13]~13_combout ;
wire \alu|alu2|Add0~13 ;
wire \alu|alu2|Add0~15_combout ;
wire \SaidaMuxD[12]~12_combout ;
wire \alu|alu2|Add0~16 ;
wire \alu|alu2|Add0~18_combout ;
wire \SaidaMuxD[14]~14_combout ;
wire \alu|alu2|Add0~19 ;
wire \alu|alu2|Add0~21_combout ;
wire \antiloop|saidaA~47_combout ;
wire \alu|alu2|Add0~23_combout ;
wire \SaidaMuxD[15]~15_combout ;
wire \alu|alu2|Add0~22 ;
wire \alu|alu2|Add0~24_combout ;
wire \controle|LessThan3~1_combout ;
wire \controle|EnB~2_combout ;
wire \controle|EnB~3_combout ;
wire \controle|EnB~5_combout ;
wire \controle|EnB~regout ;
wire \regb|FimA~regout ;
wire \controle|always1~1_combout ;
wire \controle|EnC~1_combout ;
wire \controle|EnC~2_combout ;
wire \controle|EnC~regout ;
wire \regc|FimC~regout ;
wire \controle|state~10_combout ;
wire \controle|DIV~0_combout ;
wire \controle|state.s2~regout ;
wire \controle|state~12_combout ;
wire \controle|state.s3~regout ;
wire \controle|state~13_combout ;
wire \controle|state.s4~regout ;
wire \controle|state~11_combout ;
wire \controle|state.s1~regout ;
wire \controle|Endereco~2_combout ;
wire \rom|temp_rtl_0|auto_generated|ram_block1a2 ;
wire \controle|Add0~1 ;
wire \controle|Add0~3 ;
wire \controle|Add0~4_combout ;
wire \controle|contador[2]~2_combout ;
wire \controle|Add1~4_combout ;
wire \controle|Add0~5 ;
wire \controle|Add0~7 ;
wire \controle|Add0~8_combout ;
wire \controle|contador[4]~4_combout ;
wire \controle|Add1~8_combout ;
wire \controle|Add0~2_combout ;
wire \controle|contador[1]~1_combout ;
wire \controle|Add1~2_combout ;
wire \controle|contador~14_combout ;
wire \controle|contador~15_combout ;
wire \antiloop|Equal0~0_combout ;
wire \antiloop|saidaA~32_combout ;
wire \resultado[0]~0_combout ;
wire \resultado[1]~1_combout ;
wire \antiloop|saidaA~34_combout ;
wire \alu|alu1|Add2~4_combout ;
wire \resultado[2]~2_combout ;
wire \resultado[3]~3_combout ;
wire \controle|Add0~6_combout ;
wire \controle|contador[3]~3_combout ;
wire \controle|Add1~6_combout ;
wire \antiloop|saidaA~36_combout ;
wire \resultado[4]~4_combout ;
wire \resultado[5]~5_combout ;
wire \resultado[6]~6_combout ;
wire \alu|alu1|Add2~14_combout ;
wire \resultado[7]~7_combout ;
wire \resultado[8]~8_combout ;
wire \antiloop|saidaA~41_combout ;
wire \resultado[9]~9_combout ;
wire \resultado[10]~10_combout ;
wire \resultado[11]~11_combout ;
wire \resultado[12]~12_combout ;
wire \resultado[13]~13_combout ;
wire \antiloop|saidaA~46_combout ;
wire \resultado[14]~14_combout ;
wire \resultado[15]~15_combout ;
wire \regResto|saidaResto[0]~feeder_combout ;
wire \controle|menor~0_combout ;
wire \controle|menor~1_combout ;
wire \controle|menor~regout ;
wire \regResto|saidaResto[1]~feeder_combout ;
wire \regResto|saidaResto[2]~feeder_combout ;
wire \regResto|saidaResto[5]~feeder_combout ;
wire \regResto|saidaResto[6]~feeder_combout ;
wire [8:0] \controle|Endereco ;
wire [15:0] \antiloop|saidaA ;
wire [7:0] \controle|contador ;
wire [15:0] \rega|saidaA ;
wire [15:0] \regb|saidaA ;
wire [15:0] \regc|saidaC ;
wire [15:0] \regResto|saidaResto ;
wire [15:0] \antiloopd|saidaA ;

wire [7:0] \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|temp_rtl_0|auto_generated|ram_block1a0~portadataout  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|temp_rtl_0|auto_generated|ram_block1a1  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|temp_rtl_0|auto_generated|ram_block1a2  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|temp_rtl_0|auto_generated|ram_block1a3  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|temp_rtl_0|auto_generated|ram_block1a4  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|temp_rtl_0|auto_generated|ram_block1a5  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|temp_rtl_0|auto_generated|ram_block1a6  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|temp_rtl_0|auto_generated|ram_block1a7  = \rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X47_Y23_N16
cycloneii_lcell_comb \alu|alu1|Add0~2 (
// Equation(s):
// \alu|alu1|Add0~2_combout  = (\SaidaMuxD[1]~1_combout  & ((\SaidaMuxM[1]~1_combout  & (\alu|alu1|Add0~1  & VCC)) # (!\SaidaMuxM[1]~1_combout  & (!\alu|alu1|Add0~1 )))) # (!\SaidaMuxD[1]~1_combout  & ((\SaidaMuxM[1]~1_combout  & (!\alu|alu1|Add0~1 )) # 
// (!\SaidaMuxM[1]~1_combout  & ((\alu|alu1|Add0~1 ) # (GND)))))
// \alu|alu1|Add0~3  = CARRY((\SaidaMuxD[1]~1_combout  & (!\SaidaMuxM[1]~1_combout  & !\alu|alu1|Add0~1 )) # (!\SaidaMuxD[1]~1_combout  & ((!\alu|alu1|Add0~1 ) # (!\SaidaMuxM[1]~1_combout ))))

	.dataa(\SaidaMuxD[1]~1_combout ),
	.datab(\SaidaMuxM[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~1 ),
	.combout(\alu|alu1|Add0~2_combout ),
	.cout(\alu|alu1|Add0~3 ));
// synopsys translate_off
defparam \alu|alu1|Add0~2 .lut_mask = 16'h9617;
defparam \alu|alu1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N20
cycloneii_lcell_comb \alu|alu1|Add0~6 (
// Equation(s):
// \alu|alu1|Add0~6_combout  = (\SaidaMuxD[3]~3_combout  & ((\SaidaMuxM[3]~3_combout  & (\alu|alu1|Add0~5  & VCC)) # (!\SaidaMuxM[3]~3_combout  & (!\alu|alu1|Add0~5 )))) # (!\SaidaMuxD[3]~3_combout  & ((\SaidaMuxM[3]~3_combout  & (!\alu|alu1|Add0~5 )) # 
// (!\SaidaMuxM[3]~3_combout  & ((\alu|alu1|Add0~5 ) # (GND)))))
// \alu|alu1|Add0~7  = CARRY((\SaidaMuxD[3]~3_combout  & (!\SaidaMuxM[3]~3_combout  & !\alu|alu1|Add0~5 )) # (!\SaidaMuxD[3]~3_combout  & ((!\alu|alu1|Add0~5 ) # (!\SaidaMuxM[3]~3_combout ))))

	.dataa(\SaidaMuxD[3]~3_combout ),
	.datab(\SaidaMuxM[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~5 ),
	.combout(\alu|alu1|Add0~6_combout ),
	.cout(\alu|alu1|Add0~7 ));
// synopsys translate_off
defparam \alu|alu1|Add0~6 .lut_mask = 16'h9617;
defparam \alu|alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
cycloneii_lcell_comb \SaidaMuxD[1]~1 (
// Equation(s):
// \SaidaMuxD[1]~1_combout  = (\controle|SELD~regout  & ((\antiloopd|saidaA [1]))) # (!\controle|SELD~regout  & (\rega|saidaA [1]))

	.dataa(\controle|SELD~regout ),
	.datab(\rega|saidaA [1]),
	.datac(\antiloopd|saidaA [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\SaidaMuxD[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[1]~1 .lut_mask = 16'hE4E4;
defparam \SaidaMuxD[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
cycloneii_lcell_comb \SaidaMuxM[2]~2 (
// Equation(s):
// \SaidaMuxM[2]~2_combout  = (\controle|DIV~regout  & ((\regb|saidaA [2]))) # (!\controle|DIV~regout  & (\antiloop|saidaA [2]))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\antiloop|saidaA [2]),
	.datad(\regb|saidaA [2]),
	.cin(gnd),
	.combout(\SaidaMuxM[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[2]~2 .lut_mask = 16'hFC30;
defparam \SaidaMuxM[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N4
cycloneii_lcell_comb \SaidaMuxD[3]~3 (
// Equation(s):
// \SaidaMuxD[3]~3_combout  = (\controle|SELD~regout  & (\antiloopd|saidaA [3])) # (!\controle|SELD~regout  & ((\rega|saidaA [3])))

	.dataa(\controle|SELD~regout ),
	.datab(\antiloopd|saidaA [3]),
	.datac(vcc),
	.datad(\rega|saidaA [3]),
	.cin(gnd),
	.combout(\SaidaMuxD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[3]~3 .lut_mask = 16'hDD88;
defparam \SaidaMuxD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \SaidaMuxM[4]~4 (
// Equation(s):
// \SaidaMuxM[4]~4_combout  = (\controle|DIV~regout  & (\regb|saidaA [4])) # (!\controle|DIV~regout  & ((\antiloop|saidaA [4])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\regb|saidaA [4]),
	.datad(\antiloop|saidaA [4]),
	.cin(gnd),
	.combout(\SaidaMuxM[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[4]~4 .lut_mask = 16'hF3C0;
defparam \SaidaMuxM[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N30
cycloneii_lcell_comb \SaidaMuxD[5]~5 (
// Equation(s):
// \SaidaMuxD[5]~5_combout  = (\controle|SELD~regout  & ((\antiloopd|saidaA [5]))) # (!\controle|SELD~regout  & (\rega|saidaA [5]))

	.dataa(vcc),
	.datab(\controle|SELD~regout ),
	.datac(\rega|saidaA [5]),
	.datad(\antiloopd|saidaA [5]),
	.cin(gnd),
	.combout(\SaidaMuxD[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[5]~5 .lut_mask = 16'hFC30;
defparam \SaidaMuxD[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
cycloneii_lcell_comb \SaidaMuxD[7]~7 (
// Equation(s):
// \SaidaMuxD[7]~7_combout  = (\controle|SELD~regout  & ((\antiloopd|saidaA [7]))) # (!\controle|SELD~regout  & (\rega|saidaA [7]))

	.dataa(\controle|SELD~regout ),
	.datab(vcc),
	.datac(\rega|saidaA [7]),
	.datad(\antiloopd|saidaA [7]),
	.cin(gnd),
	.combout(\SaidaMuxD[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[7]~7 .lut_mask = 16'hFA50;
defparam \SaidaMuxD[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneii_lcell_comb \SaidaMuxD[8]~8 (
// Equation(s):
// \SaidaMuxD[8]~8_combout  = (\controle|SELD~regout  & \antiloopd|saidaA [8])

	.dataa(\controle|SELD~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\antiloopd|saidaA [8]),
	.cin(gnd),
	.combout(\SaidaMuxD[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[8]~8 .lut_mask = 16'hAA00;
defparam \SaidaMuxD[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneii_lcell_comb \alu|alu2|Add0~5 (
// Equation(s):
// \alu|alu2|Add0~5_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [9])

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\antiloop|saidaA [9]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~5 .lut_mask = 16'hFFCC;
defparam \alu|alu2|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N9
cycloneii_lcell_ff \antiloop|saidaA[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [10]));

// Location: LCCOMB_X46_Y24_N30
cycloneii_lcell_comb \alu|alu2|Add0~8 (
// Equation(s):
// \alu|alu2|Add0~8_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|DIV~regout ),
	.datad(\antiloop|saidaA [10]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~8 .lut_mask = 16'hFFF0;
defparam \alu|alu2|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \SaidaMuxD[11]~11 (
// Equation(s):
// \SaidaMuxD[11]~11_combout  = (\controle|SELD~regout  & \antiloopd|saidaA [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|SELD~regout ),
	.datad(\antiloopd|saidaA [11]),
	.cin(gnd),
	.combout(\SaidaMuxD[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[11]~11 .lut_mask = 16'hF000;
defparam \SaidaMuxD[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N25
cycloneii_lcell_ff \antiloop|saidaA[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [12]));

// Location: LCCOMB_X43_Y24_N24
cycloneii_lcell_comb \alu|alu2|Add0~14 (
// Equation(s):
// \alu|alu2|Add0~14_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|DIV~regout ),
	.datad(\antiloop|saidaA [12]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~14 .lut_mask = 16'hFFF0;
defparam \alu|alu2|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N7
cycloneii_lcell_ff \antiloop|saidaA[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [13]));

// Location: LCCOMB_X44_Y24_N4
cycloneii_lcell_comb \alu|alu2|Add0~17 (
// Equation(s):
// \alu|alu2|Add0~17_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [13])

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\antiloop|saidaA [13]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~17 .lut_mask = 16'hFFCC;
defparam \alu|alu2|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneii_lcell_comb \alu|alu2|Add0~20 (
// Equation(s):
// \alu|alu2|Add0~20_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [14])

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\antiloop|saidaA [14]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~20 .lut_mask = 16'hFFCC;
defparam \alu|alu2|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N8
cycloneii_lcell_comb \controle|Equal1~1 (
// Equation(s):
// \controle|Equal1~1_combout  = (!\rega|saidaA [4] & (!\rega|saidaA [7] & (!\rega|saidaA [5] & !\rega|saidaA [6])))

	.dataa(\rega|saidaA [4]),
	.datab(\rega|saidaA [7]),
	.datac(\rega|saidaA [5]),
	.datad(\rega|saidaA [6]),
	.cin(gnd),
	.combout(\controle|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Equal1~1 .lut_mask = 16'h0001;
defparam \controle|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
cycloneii_lcell_comb \controle|Equal2~1 (
// Equation(s):
// \controle|Equal2~1_combout  = (\regb|saidaA [5]) # ((\regb|saidaA [6]) # ((\regb|saidaA [7]) # (\regb|saidaA [4])))

	.dataa(\regb|saidaA [5]),
	.datab(\regb|saidaA [6]),
	.datac(\regb|saidaA [7]),
	.datad(\regb|saidaA [4]),
	.cin(gnd),
	.combout(\controle|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Equal2~1 .lut_mask = 16'hFFFE;
defparam \controle|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneii_lcell_comb \controle|EnResto~1 (
// Equation(s):
// \controle|EnResto~1_combout  = (\controle|EnResto~0_combout  & (\controle|always1~1_combout  & ((\controle|EnResto~regout ) # (!\controle|multp~2_combout )))) # (!\controle|EnResto~0_combout  & (\controle|EnResto~regout ))

	.dataa(\controle|EnResto~regout ),
	.datab(\controle|multp~2_combout ),
	.datac(\controle|EnResto~0_combout ),
	.datad(\controle|always1~1_combout ),
	.cin(gnd),
	.combout(\controle|EnResto~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnResto~1 .lut_mask = 16'hBA0A;
defparam \controle|EnResto~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneii_lcell_comb \controle|Endereco~0 (
// Equation(s):
// \controle|Endereco~0_combout  = (!\controle|multp~regout  & (!\regb|FimA~regout  & (\regc|FimC~regout  & !\regResto|FimResto~regout )))

	.dataa(\controle|multp~regout ),
	.datab(\regb|FimA~regout ),
	.datac(\regc|FimC~regout ),
	.datad(\regResto|FimResto~regout ),
	.cin(gnd),
	.combout(\controle|Endereco~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Endereco~0 .lut_mask = 16'h0010;
defparam \controle|Endereco~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
cycloneii_lcell_comb \antiloop|saidaA~42 (
// Equation(s):
// \antiloop|saidaA~42_combout  = (\alu|alu2|Add0~9_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\alu|alu2|Add0~9_combout ),
	.datad(\antiloop|Equal0~1_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~42_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~42 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneii_lcell_comb \antiloop|saidaA~44 (
// Equation(s):
// \antiloop|saidaA~44_combout  = (\alu|alu2|Add0~15_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~0_combout ) # (!\antiloop|Equal0~1_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~1_combout ),
	.datac(\alu|alu2|Add0~15_combout ),
	.datad(\antiloop|Equal0~0_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~44_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~44 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneii_lcell_comb \antiloop|saidaA~45 (
// Equation(s):
// \antiloop|saidaA~45_combout  = (\alu|alu2|Add0~18_combout  & (((\controle|contador [0]) # (!\antiloop|Equal0~0_combout )) # (!\antiloop|Equal0~1_combout )))

	.dataa(\antiloop|Equal0~1_combout ),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\controle|contador [0]),
	.datad(\alu|alu2|Add0~18_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~45_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~45 .lut_mask = 16'hF700;
defparam \antiloop|saidaA~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
cycloneii_lcell_comb \controle|EnB~6 (
// Equation(s):
// \controle|EnB~6_combout  = (\controle|multp~regout  & (((!\antiloop|Equal0~0_combout )) # (!\antiloop|Equal0~1_combout ))) # (!\controle|multp~regout  & (((!\regb|FimA~regout ))))

	.dataa(\antiloop|Equal0~1_combout ),
	.datab(\controle|multp~regout ),
	.datac(\antiloop|Equal0~0_combout ),
	.datad(\regb|FimA~regout ),
	.cin(gnd),
	.combout(\controle|EnB~6_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnB~6 .lut_mask = 16'h4C7F;
defparam \controle|EnB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X47_Y23_N31
cycloneii_lcell_ff \rega|FimA (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controle|EnA~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|FimA~regout ));

// Location: LCCOMB_X45_Y24_N22
cycloneii_lcell_comb \controle|Endereco~1 (
// Equation(s):
// \controle|Endereco~1_combout  = (!\rega|FimA~regout  & ((\controle|Endereco~0_combout ) # (\controle|EnA~regout )))

	.dataa(\controle|Endereco~0_combout ),
	.datab(vcc),
	.datac(\controle|EnA~regout ),
	.datad(\rega|FimA~regout ),
	.cin(gnd),
	.combout(\controle|Endereco~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Endereco~1 .lut_mask = 16'h00FA;
defparam \controle|Endereco~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N23
cycloneii_lcell_ff \controle|EnA (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|Endereco~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|EnA~regout ));

// Location: LCFF_X47_Y23_N25
cycloneii_lcell_ff \rega|saidaA[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [2]));

// Location: LCCOMB_X42_Y24_N8
cycloneii_lcell_comb \controle|Endereco~4 (
// Equation(s):
// \controle|Endereco~4_combout  = (\controle|state.s1~regout  & !\controle|state.s2~regout )

	.dataa(vcc),
	.datab(\controle|state.s1~regout ),
	.datac(vcc),
	.datad(\controle|state.s2~regout ),
	.cin(gnd),
	.combout(\controle|Endereco~4_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Endereco~4 .lut_mask = 16'h00CC;
defparam \controle|Endereco~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneii_lcell_comb \controle|Endereco[1]~3 (
// Equation(s):
// \controle|Endereco[1]~3_combout  = (\controle|Endereco~0_combout ) # (\rega|FimA~regout )

	.dataa(\controle|Endereco~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rega|FimA~regout ),
	.cin(gnd),
	.combout(\controle|Endereco[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Endereco[1]~3 .lut_mask = 16'hFFAA;
defparam \controle|Endereco[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N9
cycloneii_lcell_ff \controle|Endereco[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|Endereco~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Endereco[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|Endereco [2]));

// Location: M4K_X41_Y23
cycloneii_ram_block \rom|temp_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\controle|Endereco [2],\controle|Endereco [1],\controle|EnA~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .init_file = "db/SISTEMA_FINAL.ram0_ROM_16bd8.hdl.mif";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ROM:rom|altsyncram:temp_rtl_0|altsyncram_2q61:auto_generated|ALTSYNCRAM";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rom|temp_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 64'h32FF0F0705030705;
// synopsys translate_on

// Location: LCFF_X48_Y23_N7
cycloneii_lcell_ff \rega|saidaA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [0]));

// Location: LCFF_X47_Y23_N27
cycloneii_lcell_ff \rega|saidaA[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [3]));

// Location: LCCOMB_X48_Y23_N6
cycloneii_lcell_comb \controle|Equal1~0 (
// Equation(s):
// \controle|Equal1~0_combout  = (!\rega|saidaA [1] & (!\rega|saidaA [2] & (!\rega|saidaA [0] & !\rega|saidaA [3])))

	.dataa(\rega|saidaA [1]),
	.datab(\rega|saidaA [2]),
	.datac(\rega|saidaA [0]),
	.datad(\rega|saidaA [3]),
	.cin(gnd),
	.combout(\controle|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Equal1~0 .lut_mask = 16'h0001;
defparam \controle|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N23
cycloneii_lcell_ff \regb|saidaA[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [7]));

// Location: LCFF_X47_Y23_N13
cycloneii_lcell_ff \rega|saidaA[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [7]));

// Location: LCFF_X42_Y23_N5
cycloneii_lcell_ff \regb|saidaA[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [6]));

// Location: LCFF_X42_Y23_N25
cycloneii_lcell_ff \regb|saidaA[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [5]));

// Location: LCFF_X42_Y23_N1
cycloneii_lcell_ff \regb|saidaA[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [4]));

// Location: LCFF_X46_Y23_N27
cycloneii_lcell_ff \regb|saidaA[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [1]));

// Location: LCFF_X46_Y23_N1
cycloneii_lcell_ff \regb|saidaA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [0]));

// Location: LCCOMB_X48_Y23_N14
cycloneii_lcell_comb \controle|LessThan1~1 (
// Equation(s):
// \controle|LessThan1~1_cout  = CARRY((!\rega|saidaA [0] & \regb|saidaA [0]))

	.dataa(\rega|saidaA [0]),
	.datab(\regb|saidaA [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\controle|LessThan1~1_cout ));
// synopsys translate_off
defparam \controle|LessThan1~1 .lut_mask = 16'h0044;
defparam \controle|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneii_lcell_comb \controle|LessThan1~3 (
// Equation(s):
// \controle|LessThan1~3_cout  = CARRY((\rega|saidaA [1] & ((!\controle|LessThan1~1_cout ) # (!\regb|saidaA [1]))) # (!\rega|saidaA [1] & (!\regb|saidaA [1] & !\controle|LessThan1~1_cout )))

	.dataa(\rega|saidaA [1]),
	.datab(\regb|saidaA [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan1~1_cout ),
	.combout(),
	.cout(\controle|LessThan1~3_cout ));
// synopsys translate_off
defparam \controle|LessThan1~3 .lut_mask = 16'h002B;
defparam \controle|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N18
cycloneii_lcell_comb \controle|LessThan1~5 (
// Equation(s):
// \controle|LessThan1~5_cout  = CARRY((\regb|saidaA [2] & ((!\controle|LessThan1~3_cout ) # (!\rega|saidaA [2]))) # (!\regb|saidaA [2] & (!\rega|saidaA [2] & !\controle|LessThan1~3_cout )))

	.dataa(\regb|saidaA [2]),
	.datab(\rega|saidaA [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan1~3_cout ),
	.combout(),
	.cout(\controle|LessThan1~5_cout ));
// synopsys translate_off
defparam \controle|LessThan1~5 .lut_mask = 16'h002B;
defparam \controle|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N20
cycloneii_lcell_comb \controle|LessThan1~7 (
// Equation(s):
// \controle|LessThan1~7_cout  = CARRY((\regb|saidaA [3] & (\rega|saidaA [3] & !\controle|LessThan1~5_cout )) # (!\regb|saidaA [3] & ((\rega|saidaA [3]) # (!\controle|LessThan1~5_cout ))))

	.dataa(\regb|saidaA [3]),
	.datab(\rega|saidaA [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan1~5_cout ),
	.combout(),
	.cout(\controle|LessThan1~7_cout ));
// synopsys translate_off
defparam \controle|LessThan1~7 .lut_mask = 16'h004D;
defparam \controle|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N22
cycloneii_lcell_comb \controle|LessThan1~9 (
// Equation(s):
// \controle|LessThan1~9_cout  = CARRY((\rega|saidaA [4] & (\regb|saidaA [4] & !\controle|LessThan1~7_cout )) # (!\rega|saidaA [4] & ((\regb|saidaA [4]) # (!\controle|LessThan1~7_cout ))))

	.dataa(\rega|saidaA [4]),
	.datab(\regb|saidaA [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan1~7_cout ),
	.combout(),
	.cout(\controle|LessThan1~9_cout ));
// synopsys translate_off
defparam \controle|LessThan1~9 .lut_mask = 16'h004D;
defparam \controle|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneii_lcell_comb \controle|LessThan1~11 (
// Equation(s):
// \controle|LessThan1~11_cout  = CARRY((\rega|saidaA [5] & ((!\controle|LessThan1~9_cout ) # (!\regb|saidaA [5]))) # (!\rega|saidaA [5] & (!\regb|saidaA [5] & !\controle|LessThan1~9_cout )))

	.dataa(\rega|saidaA [5]),
	.datab(\regb|saidaA [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan1~9_cout ),
	.combout(),
	.cout(\controle|LessThan1~11_cout ));
// synopsys translate_off
defparam \controle|LessThan1~11 .lut_mask = 16'h002B;
defparam \controle|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N26
cycloneii_lcell_comb \controle|LessThan1~13 (
// Equation(s):
// \controle|LessThan1~13_cout  = CARRY((\rega|saidaA [6] & (\regb|saidaA [6] & !\controle|LessThan1~11_cout )) # (!\rega|saidaA [6] & ((\regb|saidaA [6]) # (!\controle|LessThan1~11_cout ))))

	.dataa(\rega|saidaA [6]),
	.datab(\regb|saidaA [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan1~11_cout ),
	.combout(),
	.cout(\controle|LessThan1~13_cout ));
// synopsys translate_off
defparam \controle|LessThan1~13 .lut_mask = 16'h004D;
defparam \controle|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneii_lcell_comb \controle|LessThan1~14 (
// Equation(s):
// \controle|LessThan1~14_combout  = (\regb|saidaA [7] & ((\controle|LessThan1~13_cout ) # (!\rega|saidaA [7]))) # (!\regb|saidaA [7] & (\controle|LessThan1~13_cout  & !\rega|saidaA [7]))

	.dataa(vcc),
	.datab(\regb|saidaA [7]),
	.datac(vcc),
	.datad(\rega|saidaA [7]),
	.cin(\controle|LessThan1~13_cout ),
	.combout(\controle|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \controle|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \controle|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N4
cycloneii_lcell_comb \controle|multp~2 (
// Equation(s):
// \controle|multp~2_combout  = (!\controle|LessThan1~14_combout  & ((!\controle|Equal1~0_combout ) # (!\controle|Equal1~1_combout )))

	.dataa(\controle|Equal1~1_combout ),
	.datab(\controle|Equal1~0_combout ),
	.datac(vcc),
	.datad(\controle|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\controle|multp~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|multp~2 .lut_mask = 16'h0077;
defparam \controle|multp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneii_lcell_comb \controle|DIV~1 (
// Equation(s):
// \controle|DIV~1_combout  = (\controle|DIV~0_combout  & ((\regc|FimC~regout  & (!\controle|state.s2~regout )) # (!\regc|FimC~regout  & ((\controle|DIV~regout ))))) # (!\controle|DIV~0_combout  & (((\controle|DIV~regout ))))

	.dataa(\controle|DIV~0_combout ),
	.datab(\controle|state.s2~regout ),
	.datac(\controle|DIV~regout ),
	.datad(\regc|FimC~regout ),
	.cin(gnd),
	.combout(\controle|DIV~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|DIV~1 .lut_mask = 16'h72F0;
defparam \controle|DIV~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N17
cycloneii_lcell_ff \controle|DIV (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|DIV~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|DIV~regout ));

// Location: LCCOMB_X45_Y24_N8
cycloneii_lcell_comb \controle|multp~3 (
// Equation(s):
// \controle|multp~3_combout  = (\controle|DIV~regout  & ((\controle|multp~regout ) # (\regb|FimA~regout )))

	.dataa(\controle|multp~regout ),
	.datab(\regb|FimA~regout ),
	.datac(vcc),
	.datad(\controle|DIV~regout ),
	.cin(gnd),
	.combout(\controle|multp~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|multp~3 .lut_mask = 16'hEE00;
defparam \controle|multp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneii_lcell_comb \controle|EnB~4 (
// Equation(s):
// \controle|EnB~4_combout  = (\controle|EnB~regout  & (((\controle|multp~regout  & \controle|multp~2_combout )) # (!\controle|multp~3_combout )))

	.dataa(\controle|multp~regout ),
	.datab(\controle|EnB~regout ),
	.datac(\controle|multp~2_combout ),
	.datad(\controle|multp~3_combout ),
	.cin(gnd),
	.combout(\controle|EnB~4_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnB~4 .lut_mask = 16'h80CC;
defparam \controle|EnB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N27
cycloneii_lcell_ff \antiloopd|saidaA[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [13]));

// Location: LCFF_X46_Y23_N5
cycloneii_lcell_ff \regb|saidaA[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [3]));

// Location: LCCOMB_X46_Y24_N0
cycloneii_lcell_comb \controle|Equal2~0 (
// Equation(s):
// \controle|Equal2~0_combout  = (\regb|saidaA [1]) # ((\regb|saidaA [3]) # ((\regb|saidaA [2]) # (\regb|saidaA [0])))

	.dataa(\regb|saidaA [1]),
	.datab(\regb|saidaA [3]),
	.datac(\regb|saidaA [2]),
	.datad(\regb|saidaA [0]),
	.cin(gnd),
	.combout(\controle|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Equal2~0 .lut_mask = 16'hFFFE;
defparam \controle|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneii_lcell_comb \controle|Equal2~2 (
// Equation(s):
// \controle|Equal2~2_combout  = (\controle|Equal2~1_combout ) # (\controle|Equal2~0_combout )

	.dataa(\controle|Equal2~1_combout ),
	.datab(vcc),
	.datac(\controle|Equal2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controle|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Equal2~2 .lut_mask = 16'hFAFA;
defparam \controle|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
cycloneii_lcell_comb \controle|EnC~0 (
// Equation(s):
// \controle|EnC~0_combout  = (\controle|multp~regout  & (\antiloop|Equal0~1_combout  & (\antiloop|Equal0~0_combout ))) # (!\controle|multp~regout  & (((!\controle|Equal2~2_combout ))))

	.dataa(\antiloop|Equal0~1_combout ),
	.datab(\controle|multp~regout ),
	.datac(\antiloop|Equal0~0_combout ),
	.datad(\controle|Equal2~2_combout ),
	.cin(gnd),
	.combout(\controle|EnC~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnC~0 .lut_mask = 16'h80B3;
defparam \controle|EnC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
cycloneii_lcell_comb \controle|multp~5 (
// Equation(s):
// \controle|multp~5_combout  = (!\controle|DIV~regout  & (!\controle|EnC~0_combout  & ((\controle|multp~regout ) # (\regb|FimA~regout ))))

	.dataa(\controle|DIV~regout ),
	.datab(\controle|multp~regout ),
	.datac(\controle|EnC~0_combout ),
	.datad(\regb|FimA~regout ),
	.cin(gnd),
	.combout(\controle|multp~5_combout ),
	.cout());
// synopsys translate_off
defparam \controle|multp~5 .lut_mask = 16'h0504;
defparam \controle|multp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N19
cycloneii_lcell_ff \antiloopd|saidaA[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [9]));

// Location: LCCOMB_X45_Y23_N0
cycloneii_lcell_comb \SaidaMuxD[9]~9 (
// Equation(s):
// \SaidaMuxD[9]~9_combout  = (\antiloopd|saidaA [9] & \controle|SELD~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\antiloopd|saidaA [9]),
	.datad(\controle|SELD~regout ),
	.cin(gnd),
	.combout(\SaidaMuxD[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[9]~9 .lut_mask = 16'hF000;
defparam \SaidaMuxD[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N3
cycloneii_lcell_ff \rega|saidaA[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [6]));

// Location: LCCOMB_X39_Y23_N22
cycloneii_lcell_comb \controle|Add0~8 (
// Equation(s):
// \controle|Add0~8_combout  = (\controle|contador [4] & ((GND) # (!\controle|Add0~7 ))) # (!\controle|contador [4] & (\controle|Add0~7  $ (GND)))
// \controle|Add0~9  = CARRY((\controle|contador [4]) # (!\controle|Add0~7 ))

	.dataa(vcc),
	.datab(\controle|contador [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~7 ),
	.combout(\controle|Add0~8_combout ),
	.cout(\controle|Add0~9 ));
// synopsys translate_off
defparam \controle|Add0~8 .lut_mask = 16'h3CCF;
defparam \controle|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneii_lcell_comb \controle|Add0~10 (
// Equation(s):
// \controle|Add0~10_combout  = (\controle|contador [5] & (\controle|Add0~9  & VCC)) # (!\controle|contador [5] & (!\controle|Add0~9 ))
// \controle|Add0~11  = CARRY((!\controle|contador [5] & !\controle|Add0~9 ))

	.dataa(vcc),
	.datab(\controle|contador [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~9 ),
	.combout(\controle|Add0~10_combout ),
	.cout(\controle|Add0~11 ));
// synopsys translate_off
defparam \controle|Add0~10 .lut_mask = 16'hC303;
defparam \controle|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneii_lcell_comb \controle|contador[5]~5 (
// Equation(s):
// \controle|contador[5]~5_combout  = (\controle|multp~regout  & ((\controle|Add0~10_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [5]))

	.dataa(\regb|saidaA [5]),
	.datab(\controle|multp~regout ),
	.datac(vcc),
	.datad(\controle|Add0~10_combout ),
	.cin(gnd),
	.combout(\controle|contador[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[5]~5 .lut_mask = 16'hEE22;
defparam \controle|contador[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneii_lcell_comb \controle|Add0~0 (
// Equation(s):
// \controle|Add0~0_combout  = \controle|contador [0] $ (VCC)
// \controle|Add0~1  = CARRY(\controle|contador [0])

	.dataa(\controle|contador [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controle|Add0~0_combout ),
	.cout(\controle|Add0~1 ));
// synopsys translate_off
defparam \controle|Add0~0 .lut_mask = 16'h55AA;
defparam \controle|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneii_lcell_comb \controle|contador[0]~0 (
// Equation(s):
// \controle|contador[0]~0_combout  = (\controle|multp~regout  & ((\controle|Add0~0_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [0]))

	.dataa(\controle|multp~regout ),
	.datab(\regb|saidaA [0]),
	.datac(vcc),
	.datad(\controle|Add0~0_combout ),
	.cin(gnd),
	.combout(\controle|contador[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[0]~0 .lut_mask = 16'hEE44;
defparam \controle|contador[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneii_lcell_comb \controle|contador~10 (
// Equation(s):
// \controle|contador~10_combout  = (\controle|LessThan2~14_combout ) # (((!\controle|LessThan3~1_combout ) # (!\controle|LessThan3~0_combout )) # (!\controle|Equal2~2_combout ))

	.dataa(\controle|LessThan2~14_combout ),
	.datab(\controle|Equal2~2_combout ),
	.datac(\controle|LessThan3~0_combout ),
	.datad(\controle|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\controle|contador~10_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador~10 .lut_mask = 16'hBFFF;
defparam \controle|contador~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \controle|Add1~0 (
// Equation(s):
// \controle|Add1~0_combout  = \controle|contador [0] $ (VCC)
// \controle|Add1~1  = CARRY(\controle|contador [0])

	.dataa(vcc),
	.datab(\controle|contador [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controle|Add1~0_combout ),
	.cout(\controle|Add1~1 ));
// synopsys translate_off
defparam \controle|Add1~0 .lut_mask = 16'h33CC;
defparam \controle|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneii_lcell_comb \controle|contador~9 (
// Equation(s):
// \controle|contador~9_combout  = (\controle|contador~8_combout  & ((\controle|LessThan3~18_combout  & ((\controle|contador [0]))) # (!\controle|LessThan3~18_combout  & (\controle|Add1~0_combout ))))

	.dataa(\controle|contador~8_combout ),
	.datab(\controle|Add1~0_combout ),
	.datac(\controle|LessThan3~18_combout ),
	.datad(\controle|contador [0]),
	.cin(gnd),
	.combout(\controle|contador~9_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador~9 .lut_mask = 16'hA808;
defparam \controle|contador~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneii_lcell_comb \controle|contador~11 (
// Equation(s):
// \controle|contador~11_combout  = (\controle|contador~9_combout ) # ((\controle|multp~2_combout  & (!\controle|multp~regout  & !\controle|contador~10_combout )))

	.dataa(\controle|multp~2_combout ),
	.datab(\controle|multp~regout ),
	.datac(\controle|contador~10_combout ),
	.datad(\controle|contador~9_combout ),
	.cin(gnd),
	.combout(\controle|contador~11_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador~11 .lut_mask = 16'hFF02;
defparam \controle|contador~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneii_lcell_comb \controle|contador[0]~12 (
// Equation(s):
// \controle|contador[0]~12_combout  = (!\rega|FimA~regout  & ((\regb|FimA~regout ) # (\controle|multp~regout )))

	.dataa(vcc),
	.datab(\regb|FimA~regout ),
	.datac(\controle|multp~regout ),
	.datad(\rega|FimA~regout ),
	.cin(gnd),
	.combout(\controle|contador[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[0]~12 .lut_mask = 16'h00FC;
defparam \controle|contador[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneii_lcell_comb \controle|contador[0]~13 (
// Equation(s):
// \controle|contador[0]~13_combout  = (\controle|contador[0]~12_combout  & ((\controle|multp~regout ) # ((\controle|DIV~regout ) # (\controle|Equal2~2_combout ))))

	.dataa(\controle|multp~regout ),
	.datab(\controle|DIV~regout ),
	.datac(\controle|Equal2~2_combout ),
	.datad(\controle|contador[0]~12_combout ),
	.cin(gnd),
	.combout(\controle|contador[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[0]~13 .lut_mask = 16'hFE00;
defparam \controle|contador[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N5
cycloneii_lcell_ff \controle|contador[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[0]~0_combout ),
	.sdata(\controle|contador~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [0]));

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \controle|Add1~2 (
// Equation(s):
// \controle|Add1~2_combout  = (\controle|contador [1] & (!\controle|Add1~1 )) # (!\controle|contador [1] & ((\controle|Add1~1 ) # (GND)))
// \controle|Add1~3  = CARRY((!\controle|Add1~1 ) # (!\controle|contador [1]))

	.dataa(\controle|contador [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~1 ),
	.combout(\controle|Add1~2_combout ),
	.cout(\controle|Add1~3 ));
// synopsys translate_off
defparam \controle|Add1~2 .lut_mask = 16'h5A5F;
defparam \controle|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \controle|Add1~4 (
// Equation(s):
// \controle|Add1~4_combout  = (\controle|contador [2] & (\controle|Add1~3  $ (GND))) # (!\controle|contador [2] & (!\controle|Add1~3  & VCC))
// \controle|Add1~5  = CARRY((\controle|contador [2] & !\controle|Add1~3 ))

	.dataa(\controle|contador [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~3 ),
	.combout(\controle|Add1~4_combout ),
	.cout(\controle|Add1~5 ));
// synopsys translate_off
defparam \controle|Add1~4 .lut_mask = 16'hA50A;
defparam \controle|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \controle|Add1~6 (
// Equation(s):
// \controle|Add1~6_combout  = (\controle|contador [3] & (!\controle|Add1~5 )) # (!\controle|contador [3] & ((\controle|Add1~5 ) # (GND)))
// \controle|Add1~7  = CARRY((!\controle|Add1~5 ) # (!\controle|contador [3]))

	.dataa(\controle|contador [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~5 ),
	.combout(\controle|Add1~6_combout ),
	.cout(\controle|Add1~7 ));
// synopsys translate_off
defparam \controle|Add1~6 .lut_mask = 16'h5A5F;
defparam \controle|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \controle|Add1~8 (
// Equation(s):
// \controle|Add1~8_combout  = (\controle|contador [4] & (\controle|Add1~7  $ (GND))) # (!\controle|contador [4] & (!\controle|Add1~7  & VCC))
// \controle|Add1~9  = CARRY((\controle|contador [4] & !\controle|Add1~7 ))

	.dataa(vcc),
	.datab(\controle|contador [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~7 ),
	.combout(\controle|Add1~8_combout ),
	.cout(\controle|Add1~9 ));
// synopsys translate_off
defparam \controle|Add1~8 .lut_mask = 16'hC30C;
defparam \controle|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \controle|Add1~10 (
// Equation(s):
// \controle|Add1~10_combout  = (\controle|contador [5] & (!\controle|Add1~9 )) # (!\controle|contador [5] & ((\controle|Add1~9 ) # (GND)))
// \controle|Add1~11  = CARRY((!\controle|Add1~9 ) # (!\controle|contador [5]))

	.dataa(\controle|contador [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~9 ),
	.combout(\controle|Add1~10_combout ),
	.cout(\controle|Add1~11 ));
// synopsys translate_off
defparam \controle|Add1~10 .lut_mask = 16'h5A5F;
defparam \controle|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneii_lcell_comb \controle|contador[5]~16 (
// Equation(s):
// \controle|contador[5]~16_combout  = (\controle|DIV~regout  & ((!\controle|multp~2_combout ) # (!\controle|multp~regout )))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\controle|multp~regout ),
	.datad(\controle|multp~2_combout ),
	.cin(gnd),
	.combout(\controle|contador[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[5]~16 .lut_mask = 16'h0CCC;
defparam \controle|contador[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N2
cycloneii_lcell_comb \controle|contador~8 (
// Equation(s):
// \controle|contador~8_combout  = (\controle|multp~regout  & (!\controle|LessThan1~14_combout  & ((!\controle|Equal1~0_combout ) # (!\controle|Equal1~1_combout ))))

	.dataa(\controle|Equal1~1_combout ),
	.datab(\controle|multp~regout ),
	.datac(\controle|Equal1~0_combout ),
	.datad(\controle|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\controle|contador~8_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador~8 .lut_mask = 16'h004C;
defparam \controle|contador~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \antiloop|saidaA~37 (
// Equation(s):
// \antiloop|saidaA~37_combout  = (\regResto|saidaResto[5]~5_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~0_combout ) # (!\antiloop|Equal0~1_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\regResto|saidaResto[5]~5_combout ),
	.datac(\antiloop|Equal0~1_combout ),
	.datad(\antiloop|Equal0~0_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~37_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~37 .lut_mask = 16'h8CCC;
defparam \antiloop|saidaA~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N7
cycloneii_lcell_ff \antiloop|saidaA[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [5]));

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \SaidaMuxM[5]~5 (
// Equation(s):
// \SaidaMuxM[5]~5_combout  = (\controle|DIV~regout  & (\regb|saidaA [5])) # (!\controle|DIV~regout  & ((\antiloop|saidaA [5])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\regb|saidaA [5]),
	.datad(\antiloop|saidaA [5]),
	.cin(gnd),
	.combout(\SaidaMuxM[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[5]~5 .lut_mask = 16'hF3C0;
defparam \SaidaMuxM[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N1
cycloneii_lcell_ff \rega|saidaA[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [4]));

// Location: LCCOMB_X47_Y23_N0
cycloneii_lcell_comb \SaidaMuxD[4]~4 (
// Equation(s):
// \SaidaMuxD[4]~4_combout  = (\controle|SELD~regout  & (\antiloopd|saidaA [4])) # (!\controle|SELD~regout  & ((\rega|saidaA [4])))

	.dataa(\antiloopd|saidaA [4]),
	.datab(vcc),
	.datac(\rega|saidaA [4]),
	.datad(\controle|SELD~regout ),
	.cin(gnd),
	.combout(\SaidaMuxD[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[4]~4 .lut_mask = 16'hAAF0;
defparam \SaidaMuxD[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneii_lcell_comb \SaidaMuxM[0]~0 (
// Equation(s):
// \SaidaMuxM[0]~0_combout  = (\controle|DIV~regout  & (\regb|saidaA [0])) # (!\controle|DIV~regout  & ((\antiloop|saidaA [0])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\regb|saidaA [0]),
	.datad(\antiloop|saidaA [0]),
	.cin(gnd),
	.combout(\SaidaMuxM[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[0]~0 .lut_mask = 16'hF3C0;
defparam \SaidaMuxM[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneii_lcell_comb \alu|alu1|Add2~0 (
// Equation(s):
// \alu|alu1|Add2~0_combout  = (\SaidaMuxD[0]~0_combout  & ((GND) # (!\SaidaMuxM[0]~0_combout ))) # (!\SaidaMuxD[0]~0_combout  & (\SaidaMuxM[0]~0_combout  $ (GND)))
// \alu|alu1|Add2~1  = CARRY((\SaidaMuxD[0]~0_combout ) # (!\SaidaMuxM[0]~0_combout ))

	.dataa(\SaidaMuxD[0]~0_combout ),
	.datab(\SaidaMuxM[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|alu1|Add2~0_combout ),
	.cout(\alu|alu1|Add2~1 ));
// synopsys translate_off
defparam \alu|alu1|Add2~0 .lut_mask = 16'h66BB;
defparam \alu|alu1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneii_lcell_comb \alu|alu1|Add2~2 (
// Equation(s):
// \alu|alu1|Add2~2_combout  = (\SaidaMuxD[1]~1_combout  & ((\SaidaMuxM[1]~1_combout  & (!\alu|alu1|Add2~1 )) # (!\SaidaMuxM[1]~1_combout  & (\alu|alu1|Add2~1  & VCC)))) # (!\SaidaMuxD[1]~1_combout  & ((\SaidaMuxM[1]~1_combout  & ((\alu|alu1|Add2~1 ) # 
// (GND))) # (!\SaidaMuxM[1]~1_combout  & (!\alu|alu1|Add2~1 ))))
// \alu|alu1|Add2~3  = CARRY((\SaidaMuxD[1]~1_combout  & (\SaidaMuxM[1]~1_combout  & !\alu|alu1|Add2~1 )) # (!\SaidaMuxD[1]~1_combout  & ((\SaidaMuxM[1]~1_combout ) # (!\alu|alu1|Add2~1 ))))

	.dataa(\SaidaMuxD[1]~1_combout ),
	.datab(\SaidaMuxM[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~1 ),
	.combout(\alu|alu1|Add2~2_combout ),
	.cout(\alu|alu1|Add2~3 ));
// synopsys translate_off
defparam \alu|alu1|Add2~2 .lut_mask = 16'h694D;
defparam \alu|alu1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
cycloneii_lcell_comb \regResto|saidaResto[1]~1 (
// Equation(s):
// \regResto|saidaResto[1]~1_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~2_combout ))) # (!\controle|DIV~regout  & (\alu|alu1|Add0~2_combout ))

	.dataa(\alu|alu1|Add0~2_combout ),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\alu|alu1|Add2~2_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[1]~1 .lut_mask = 16'hEE22;
defparam \regResto|saidaResto[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneii_lcell_comb \antiloop|saidaA~33 (
// Equation(s):
// \antiloop|saidaA~33_combout  = (\regResto|saidaResto[1]~1_combout  & (((\controle|contador [0]) # (!\antiloop|Equal0~1_combout )) # (!\antiloop|Equal0~0_combout )))

	.dataa(\antiloop|Equal0~0_combout ),
	.datab(\antiloop|Equal0~1_combout ),
	.datac(\regResto|saidaResto[1]~1_combout ),
	.datad(\controle|contador [0]),
	.cin(gnd),
	.combout(\antiloop|saidaA~33_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~33 .lut_mask = 16'hF070;
defparam \antiloop|saidaA~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N3
cycloneii_lcell_ff \antiloop|saidaA[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [1]));

// Location: LCCOMB_X46_Y23_N26
cycloneii_lcell_comb \SaidaMuxM[1]~1 (
// Equation(s):
// \SaidaMuxM[1]~1_combout  = (\controle|DIV~regout  & (\regb|saidaA [1])) # (!\controle|DIV~regout  & ((\antiloop|saidaA [1])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\regb|saidaA [1]),
	.datad(\antiloop|saidaA [1]),
	.cin(gnd),
	.combout(\SaidaMuxM[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[1]~1 .lut_mask = 16'hF3C0;
defparam \SaidaMuxM[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N14
cycloneii_lcell_comb \alu|alu1|Add0~0 (
// Equation(s):
// \alu|alu1|Add0~0_combout  = (\SaidaMuxM[0]~0_combout  & (\SaidaMuxD[0]~0_combout  $ (VCC))) # (!\SaidaMuxM[0]~0_combout  & (\SaidaMuxD[0]~0_combout  & VCC))
// \alu|alu1|Add0~1  = CARRY((\SaidaMuxM[0]~0_combout  & \SaidaMuxD[0]~0_combout ))

	.dataa(\SaidaMuxM[0]~0_combout ),
	.datab(\SaidaMuxD[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|alu1|Add0~0_combout ),
	.cout(\alu|alu1|Add0~1 ));
// synopsys translate_off
defparam \alu|alu1|Add0~0 .lut_mask = 16'h6688;
defparam \alu|alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneii_lcell_comb \regResto|saidaResto[0]~0 (
// Equation(s):
// \regResto|saidaResto[0]~0_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~0_combout ))) # (!\controle|DIV~regout  & (\alu|alu1|Add0~0_combout ))

	.dataa(\controle|DIV~regout ),
	.datab(\alu|alu1|Add0~0_combout ),
	.datac(vcc),
	.datad(\alu|alu1|Add2~0_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[0]~0 .lut_mask = 16'hEE44;
defparam \regResto|saidaResto[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N5
cycloneii_lcell_ff \antiloopd|saidaA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [0]));

// Location: LCCOMB_X48_Y23_N0
cycloneii_lcell_comb \SaidaMuxD[0]~0 (
// Equation(s):
// \SaidaMuxD[0]~0_combout  = (\controle|SELD~regout  & (\antiloopd|saidaA [0])) # (!\controle|SELD~regout  & ((\rega|saidaA [0])))

	.dataa(vcc),
	.datab(\controle|SELD~regout ),
	.datac(\antiloopd|saidaA [0]),
	.datad(\rega|saidaA [0]),
	.cin(gnd),
	.combout(\SaidaMuxD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[0]~0 .lut_mask = 16'hF3C0;
defparam \SaidaMuxD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N18
cycloneii_lcell_comb \alu|alu1|Add0~4 (
// Equation(s):
// \alu|alu1|Add0~4_combout  = ((\SaidaMuxM[2]~2_combout  $ (\SaidaMuxD[2]~2_combout  $ (!\alu|alu1|Add0~3 )))) # (GND)
// \alu|alu1|Add0~5  = CARRY((\SaidaMuxM[2]~2_combout  & ((\SaidaMuxD[2]~2_combout ) # (!\alu|alu1|Add0~3 ))) # (!\SaidaMuxM[2]~2_combout  & (\SaidaMuxD[2]~2_combout  & !\alu|alu1|Add0~3 )))

	.dataa(\SaidaMuxM[2]~2_combout ),
	.datab(\SaidaMuxD[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~3 ),
	.combout(\alu|alu1|Add0~4_combout ),
	.cout(\alu|alu1|Add0~5 ));
// synopsys translate_off
defparam \alu|alu1|Add0~4 .lut_mask = 16'h698E;
defparam \alu|alu1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneii_lcell_comb \regResto|saidaResto[2]~2 (
// Equation(s):
// \regResto|saidaResto[2]~2_combout  = (\controle|DIV~regout  & (\alu|alu1|Add2~4_combout )) # (!\controle|DIV~regout  & ((\alu|alu1|Add0~4_combout )))

	.dataa(\alu|alu1|Add2~4_combout ),
	.datab(vcc),
	.datac(\controle|DIV~regout ),
	.datad(\alu|alu1|Add0~4_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[2]~2 .lut_mask = 16'hAFA0;
defparam \regResto|saidaResto[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N11
cycloneii_lcell_ff \antiloopd|saidaA[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [2]));

// Location: LCCOMB_X47_Y23_N10
cycloneii_lcell_comb \SaidaMuxD[2]~2 (
// Equation(s):
// \SaidaMuxD[2]~2_combout  = (\controle|SELD~regout  & ((\antiloopd|saidaA [2]))) # (!\controle|SELD~regout  & (\rega|saidaA [2]))

	.dataa(\rega|saidaA [2]),
	.datab(vcc),
	.datac(\antiloopd|saidaA [2]),
	.datad(\controle|SELD~regout ),
	.cin(gnd),
	.combout(\SaidaMuxD[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[2]~2 .lut_mask = 16'hF0AA;
defparam \SaidaMuxD[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneii_lcell_comb \alu|alu1|Add2~4 (
// Equation(s):
// \alu|alu1|Add2~4_combout  = ((\SaidaMuxM[2]~2_combout  $ (\SaidaMuxD[2]~2_combout  $ (\alu|alu1|Add2~3 )))) # (GND)
// \alu|alu1|Add2~5  = CARRY((\SaidaMuxM[2]~2_combout  & (\SaidaMuxD[2]~2_combout  & !\alu|alu1|Add2~3 )) # (!\SaidaMuxM[2]~2_combout  & ((\SaidaMuxD[2]~2_combout ) # (!\alu|alu1|Add2~3 ))))

	.dataa(\SaidaMuxM[2]~2_combout ),
	.datab(\SaidaMuxD[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~3 ),
	.combout(\alu|alu1|Add2~4_combout ),
	.cout(\alu|alu1|Add2~5 ));
// synopsys translate_off
defparam \alu|alu1|Add2~4 .lut_mask = 16'h964D;
defparam \alu|alu1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneii_lcell_comb \alu|alu1|Add2~6 (
// Equation(s):
// \alu|alu1|Add2~6_combout  = (\SaidaMuxD[3]~3_combout  & ((\SaidaMuxM[3]~3_combout  & (!\alu|alu1|Add2~5 )) # (!\SaidaMuxM[3]~3_combout  & (\alu|alu1|Add2~5  & VCC)))) # (!\SaidaMuxD[3]~3_combout  & ((\SaidaMuxM[3]~3_combout  & ((\alu|alu1|Add2~5 ) # 
// (GND))) # (!\SaidaMuxM[3]~3_combout  & (!\alu|alu1|Add2~5 ))))
// \alu|alu1|Add2~7  = CARRY((\SaidaMuxD[3]~3_combout  & (\SaidaMuxM[3]~3_combout  & !\alu|alu1|Add2~5 )) # (!\SaidaMuxD[3]~3_combout  & ((\SaidaMuxM[3]~3_combout ) # (!\alu|alu1|Add2~5 ))))

	.dataa(\SaidaMuxD[3]~3_combout ),
	.datab(\SaidaMuxM[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~5 ),
	.combout(\alu|alu1|Add2~6_combout ),
	.cout(\alu|alu1|Add2~7 ));
// synopsys translate_off
defparam \alu|alu1|Add2~6 .lut_mask = 16'h694D;
defparam \alu|alu1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneii_lcell_comb \regResto|saidaResto[3]~3 (
// Equation(s):
// \regResto|saidaResto[3]~3_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~6_combout ))) # (!\controle|DIV~regout  & (\alu|alu1|Add0~6_combout ))

	.dataa(\alu|alu1|Add0~6_combout ),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\alu|alu1|Add2~6_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[3]~3 .lut_mask = 16'hEE22;
defparam \regResto|saidaResto[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \antiloop|saidaA~35 (
// Equation(s):
// \antiloop|saidaA~35_combout  = (\regResto|saidaResto[3]~3_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~0_combout ) # (!\antiloop|Equal0~1_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\regResto|saidaResto[3]~3_combout ),
	.datac(\antiloop|Equal0~1_combout ),
	.datad(\antiloop|Equal0~0_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~35_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~35 .lut_mask = 16'h8CCC;
defparam \antiloop|saidaA~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N27
cycloneii_lcell_ff \antiloop|saidaA[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [3]));

// Location: LCCOMB_X46_Y23_N4
cycloneii_lcell_comb \SaidaMuxM[3]~3 (
// Equation(s):
// \SaidaMuxM[3]~3_combout  = (\controle|DIV~regout  & (\regb|saidaA [3])) # (!\controle|DIV~regout  & ((\antiloop|saidaA [3])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\regb|saidaA [3]),
	.datad(\antiloop|saidaA [3]),
	.cin(gnd),
	.combout(\SaidaMuxM[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[3]~3 .lut_mask = 16'hF3C0;
defparam \SaidaMuxM[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneii_lcell_comb \alu|alu1|Add2~8 (
// Equation(s):
// \alu|alu1|Add2~8_combout  = ((\SaidaMuxM[4]~4_combout  $ (\SaidaMuxD[4]~4_combout  $ (\alu|alu1|Add2~7 )))) # (GND)
// \alu|alu1|Add2~9  = CARRY((\SaidaMuxM[4]~4_combout  & (\SaidaMuxD[4]~4_combout  & !\alu|alu1|Add2~7 )) # (!\SaidaMuxM[4]~4_combout  & ((\SaidaMuxD[4]~4_combout ) # (!\alu|alu1|Add2~7 ))))

	.dataa(\SaidaMuxM[4]~4_combout ),
	.datab(\SaidaMuxD[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~7 ),
	.combout(\alu|alu1|Add2~8_combout ),
	.cout(\alu|alu1|Add2~9 ));
// synopsys translate_off
defparam \alu|alu1|Add2~8 .lut_mask = 16'h964D;
defparam \alu|alu1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneii_lcell_comb \alu|alu1|Add2~10 (
// Equation(s):
// \alu|alu1|Add2~10_combout  = (\SaidaMuxD[5]~5_combout  & ((\SaidaMuxM[5]~5_combout  & (!\alu|alu1|Add2~9 )) # (!\SaidaMuxM[5]~5_combout  & (\alu|alu1|Add2~9  & VCC)))) # (!\SaidaMuxD[5]~5_combout  & ((\SaidaMuxM[5]~5_combout  & ((\alu|alu1|Add2~9 ) # 
// (GND))) # (!\SaidaMuxM[5]~5_combout  & (!\alu|alu1|Add2~9 ))))
// \alu|alu1|Add2~11  = CARRY((\SaidaMuxD[5]~5_combout  & (\SaidaMuxM[5]~5_combout  & !\alu|alu1|Add2~9 )) # (!\SaidaMuxD[5]~5_combout  & ((\SaidaMuxM[5]~5_combout ) # (!\alu|alu1|Add2~9 ))))

	.dataa(\SaidaMuxD[5]~5_combout ),
	.datab(\SaidaMuxM[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~9 ),
	.combout(\alu|alu1|Add2~10_combout ),
	.cout(\alu|alu1|Add2~11 ));
// synopsys translate_off
defparam \alu|alu1|Add2~10 .lut_mask = 16'h694D;
defparam \alu|alu1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
cycloneii_lcell_comb \alu|alu1|Add0~8 (
// Equation(s):
// \alu|alu1|Add0~8_combout  = ((\SaidaMuxM[4]~4_combout  $ (\SaidaMuxD[4]~4_combout  $ (!\alu|alu1|Add0~7 )))) # (GND)
// \alu|alu1|Add0~9  = CARRY((\SaidaMuxM[4]~4_combout  & ((\SaidaMuxD[4]~4_combout ) # (!\alu|alu1|Add0~7 ))) # (!\SaidaMuxM[4]~4_combout  & (\SaidaMuxD[4]~4_combout  & !\alu|alu1|Add0~7 )))

	.dataa(\SaidaMuxM[4]~4_combout ),
	.datab(\SaidaMuxD[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~7 ),
	.combout(\alu|alu1|Add0~8_combout ),
	.cout(\alu|alu1|Add0~9 ));
// synopsys translate_off
defparam \alu|alu1|Add0~8 .lut_mask = 16'h698E;
defparam \alu|alu1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
cycloneii_lcell_comb \alu|alu1|Add0~10 (
// Equation(s):
// \alu|alu1|Add0~10_combout  = (\SaidaMuxD[5]~5_combout  & ((\SaidaMuxM[5]~5_combout  & (\alu|alu1|Add0~9  & VCC)) # (!\SaidaMuxM[5]~5_combout  & (!\alu|alu1|Add0~9 )))) # (!\SaidaMuxD[5]~5_combout  & ((\SaidaMuxM[5]~5_combout  & (!\alu|alu1|Add0~9 )) # 
// (!\SaidaMuxM[5]~5_combout  & ((\alu|alu1|Add0~9 ) # (GND)))))
// \alu|alu1|Add0~11  = CARRY((\SaidaMuxD[5]~5_combout  & (!\SaidaMuxM[5]~5_combout  & !\alu|alu1|Add0~9 )) # (!\SaidaMuxD[5]~5_combout  & ((!\alu|alu1|Add0~9 ) # (!\SaidaMuxM[5]~5_combout ))))

	.dataa(\SaidaMuxD[5]~5_combout ),
	.datab(\SaidaMuxM[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~9 ),
	.combout(\alu|alu1|Add0~10_combout ),
	.cout(\alu|alu1|Add0~11 ));
// synopsys translate_off
defparam \alu|alu1|Add0~10 .lut_mask = 16'h9617;
defparam \alu|alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \regResto|saidaResto[5]~5 (
// Equation(s):
// \regResto|saidaResto[5]~5_combout  = (\controle|DIV~regout  & (\alu|alu1|Add2~10_combout )) # (!\controle|DIV~regout  & ((\alu|alu1|Add0~10_combout )))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\alu|alu1|Add2~10_combout ),
	.datad(\alu|alu1|Add0~10_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[5]~5 .lut_mask = 16'hF3C0;
defparam \regResto|saidaResto[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \regResto|saidaResto[4]~4 (
// Equation(s):
// \regResto|saidaResto[4]~4_combout  = (\controle|DIV~regout  & (\alu|alu1|Add2~8_combout )) # (!\controle|DIV~regout  & ((\alu|alu1|Add0~8_combout )))

	.dataa(\controle|DIV~regout ),
	.datab(\alu|alu1|Add2~8_combout ),
	.datac(vcc),
	.datad(\alu|alu1|Add0~8_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[4]~4 .lut_mask = 16'hDD88;
defparam \regResto|saidaResto[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneii_lcell_comb \controle|LessThan3~3 (
// Equation(s):
// \controle|LessThan3~3_cout  = CARRY((!\regResto|saidaResto[0]~0_combout  & \regb|saidaA [0]))

	.dataa(\regResto|saidaResto[0]~0_combout ),
	.datab(\regb|saidaA [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\controle|LessThan3~3_cout ));
// synopsys translate_off
defparam \controle|LessThan3~3 .lut_mask = 16'h0044;
defparam \controle|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneii_lcell_comb \controle|LessThan3~5 (
// Equation(s):
// \controle|LessThan3~5_cout  = CARRY((\regb|saidaA [1] & (\regResto|saidaResto[1]~1_combout  & !\controle|LessThan3~3_cout )) # (!\regb|saidaA [1] & ((\regResto|saidaResto[1]~1_combout ) # (!\controle|LessThan3~3_cout ))))

	.dataa(\regb|saidaA [1]),
	.datab(\regResto|saidaResto[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~3_cout ),
	.combout(),
	.cout(\controle|LessThan3~5_cout ));
// synopsys translate_off
defparam \controle|LessThan3~5 .lut_mask = 16'h004D;
defparam \controle|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneii_lcell_comb \controle|LessThan3~7 (
// Equation(s):
// \controle|LessThan3~7_cout  = CARRY((\regb|saidaA [2] & ((!\controle|LessThan3~5_cout ) # (!\regResto|saidaResto[2]~2_combout ))) # (!\regb|saidaA [2] & (!\regResto|saidaResto[2]~2_combout  & !\controle|LessThan3~5_cout )))

	.dataa(\regb|saidaA [2]),
	.datab(\regResto|saidaResto[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~5_cout ),
	.combout(),
	.cout(\controle|LessThan3~7_cout ));
// synopsys translate_off
defparam \controle|LessThan3~7 .lut_mask = 16'h002B;
defparam \controle|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneii_lcell_comb \controle|LessThan3~9 (
// Equation(s):
// \controle|LessThan3~9_cout  = CARRY((\regb|saidaA [3] & (\regResto|saidaResto[3]~3_combout  & !\controle|LessThan3~7_cout )) # (!\regb|saidaA [3] & ((\regResto|saidaResto[3]~3_combout ) # (!\controle|LessThan3~7_cout ))))

	.dataa(\regb|saidaA [3]),
	.datab(\regResto|saidaResto[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~7_cout ),
	.combout(),
	.cout(\controle|LessThan3~9_cout ));
// synopsys translate_off
defparam \controle|LessThan3~9 .lut_mask = 16'h004D;
defparam \controle|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneii_lcell_comb \controle|LessThan3~11 (
// Equation(s):
// \controle|LessThan3~11_cout  = CARRY((\regb|saidaA [4] & ((!\controle|LessThan3~9_cout ) # (!\regResto|saidaResto[4]~4_combout ))) # (!\regb|saidaA [4] & (!\regResto|saidaResto[4]~4_combout  & !\controle|LessThan3~9_cout )))

	.dataa(\regb|saidaA [4]),
	.datab(\regResto|saidaResto[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~9_cout ),
	.combout(),
	.cout(\controle|LessThan3~11_cout ));
// synopsys translate_off
defparam \controle|LessThan3~11 .lut_mask = 16'h002B;
defparam \controle|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneii_lcell_comb \controle|LessThan3~13 (
// Equation(s):
// \controle|LessThan3~13_cout  = CARRY((\regb|saidaA [5] & (\regResto|saidaResto[5]~5_combout  & !\controle|LessThan3~11_cout )) # (!\regb|saidaA [5] & ((\regResto|saidaResto[5]~5_combout ) # (!\controle|LessThan3~11_cout ))))

	.dataa(\regb|saidaA [5]),
	.datab(\regResto|saidaResto[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~11_cout ),
	.combout(),
	.cout(\controle|LessThan3~13_cout ));
// synopsys translate_off
defparam \controle|LessThan3~13 .lut_mask = 16'h004D;
defparam \controle|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \controle|LessThan3~15 (
// Equation(s):
// \controle|LessThan3~15_cout  = CARRY((\regb|saidaA [6] & ((!\controle|LessThan3~13_cout ) # (!\regResto|saidaResto[6]~6_combout ))) # (!\regb|saidaA [6] & (!\regResto|saidaResto[6]~6_combout  & !\controle|LessThan3~13_cout )))

	.dataa(\regb|saidaA [6]),
	.datab(\regResto|saidaResto[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~13_cout ),
	.combout(),
	.cout(\controle|LessThan3~15_cout ));
// synopsys translate_off
defparam \controle|LessThan3~15 .lut_mask = 16'h002B;
defparam \controle|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \controle|LessThan3~16 (
// Equation(s):
// \controle|LessThan3~16_combout  = (\regb|saidaA [7] & ((\controle|LessThan3~15_cout ) # (!\regResto|saidaResto[7]~7_combout ))) # (!\regb|saidaA [7] & (!\regResto|saidaResto[7]~7_combout  & \controle|LessThan3~15_cout ))

	.dataa(\regb|saidaA [7]),
	.datab(\regResto|saidaResto[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan3~15_cout ),
	.combout(\controle|LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \controle|LessThan3~16 .lut_mask = 16'hB2B2;
defparam \controle|LessThan3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneii_lcell_comb \controle|contador[2]~17 (
// Equation(s):
// \controle|contador[2]~17_combout  = (\controle|multp~regout  & (((!\controle|DIV~regout ) # (!\controle|LessThan3~16_combout )))) # (!\controle|multp~regout  & (\controle|Equal2~2_combout ))

	.dataa(\controle|multp~regout ),
	.datab(\controle|Equal2~2_combout ),
	.datac(\controle|LessThan3~16_combout ),
	.datad(\controle|DIV~regout ),
	.cin(gnd),
	.combout(\controle|contador[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[2]~17 .lut_mask = 16'h4EEE;
defparam \controle|contador[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneii_lcell_comb \controle|contador[2]~18 (
// Equation(s):
// \controle|contador[2]~18_combout  = (\controle|contador[2]~17_combout ) # ((\controle|multp~regout  & ((!\controle|LessThan3~1_combout ) # (!\controle|LessThan3~0_combout ))))

	.dataa(\controle|multp~regout ),
	.datab(\controle|LessThan3~0_combout ),
	.datac(\controle|LessThan3~1_combout ),
	.datad(\controle|contador[2]~17_combout ),
	.cin(gnd),
	.combout(\controle|contador[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[2]~18 .lut_mask = 16'hFF2A;
defparam \controle|contador[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneii_lcell_comb \controle|contador[2]~19 (
// Equation(s):
// \controle|contador[2]~19_combout  = (\controle|contador[0]~12_combout  & ((\controle|contador[2]~18_combout ) # ((\controle|DIV~regout  & !\controle|contador~8_combout ))))

	.dataa(\controle|DIV~regout ),
	.datab(\controle|contador[0]~12_combout ),
	.datac(\controle|contador~8_combout ),
	.datad(\controle|contador[2]~18_combout ),
	.cin(gnd),
	.combout(\controle|contador[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[2]~19 .lut_mask = 16'hCC08;
defparam \controle|contador[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N9
cycloneii_lcell_ff \controle|contador[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[5]~5_combout ),
	.sdata(\controle|Add1~10_combout ),
	.aclr(gnd),
	.sclr(\controle|contador[5]~16_combout ),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [5]));

// Location: LCCOMB_X39_Y23_N26
cycloneii_lcell_comb \controle|Add0~12 (
// Equation(s):
// \controle|Add0~12_combout  = (\controle|contador [6] & ((GND) # (!\controle|Add0~11 ))) # (!\controle|contador [6] & (\controle|Add0~11  $ (GND)))
// \controle|Add0~13  = CARRY((\controle|contador [6]) # (!\controle|Add0~11 ))

	.dataa(vcc),
	.datab(\controle|contador [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~11 ),
	.combout(\controle|Add0~12_combout ),
	.cout(\controle|Add0~13 ));
// synopsys translate_off
defparam \controle|Add0~12 .lut_mask = 16'h3CCF;
defparam \controle|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \controle|contador[6]~6 (
// Equation(s):
// \controle|contador[6]~6_combout  = (\controle|multp~regout  & ((\controle|Add0~12_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [6]))

	.dataa(\regb|saidaA [6]),
	.datab(\controle|Add0~12_combout ),
	.datac(vcc),
	.datad(\controle|multp~regout ),
	.cin(gnd),
	.combout(\controle|contador[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[6]~6 .lut_mask = 16'hCCAA;
defparam \controle|contador[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \controle|Add1~12 (
// Equation(s):
// \controle|Add1~12_combout  = (\controle|contador [6] & (\controle|Add1~11  $ (GND))) # (!\controle|contador [6] & (!\controle|Add1~11  & VCC))
// \controle|Add1~13  = CARRY((\controle|contador [6] & !\controle|Add1~11 ))

	.dataa(\controle|contador [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~11 ),
	.combout(\controle|Add1~12_combout ),
	.cout(\controle|Add1~13 ));
// synopsys translate_off
defparam \controle|Add1~12 .lut_mask = 16'hA50A;
defparam \controle|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y23_N11
cycloneii_lcell_ff \controle|contador[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[6]~6_combout ),
	.sdata(\controle|Add1~12_combout ),
	.aclr(gnd),
	.sclr(\controle|contador[5]~16_combout ),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [6]));

// Location: LCCOMB_X39_Y23_N28
cycloneii_lcell_comb \controle|Add0~14 (
// Equation(s):
// \controle|Add0~14_combout  = \controle|contador [7] $ (!\controle|Add0~13 )

	.dataa(\controle|contador [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~13 ),
	.combout(\controle|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Add0~14 .lut_mask = 16'hA5A5;
defparam \controle|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \controle|contador[7]~7 (
// Equation(s):
// \controle|contador[7]~7_combout  = (\controle|multp~regout  & ((\controle|Add0~14_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [7]))

	.dataa(\controle|multp~regout ),
	.datab(\regb|saidaA [7]),
	.datac(vcc),
	.datad(\controle|Add0~14_combout ),
	.cin(gnd),
	.combout(\controle|contador[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[7]~7 .lut_mask = 16'hEE44;
defparam \controle|contador[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \controle|Add1~14 (
// Equation(s):
// \controle|Add1~14_combout  = \controle|contador [7] $ (\controle|Add1~13 )

	.dataa(vcc),
	.datab(\controle|contador [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add1~13 ),
	.combout(\controle|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Add1~14 .lut_mask = 16'h3C3C;
defparam \controle|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \controle|contador[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[7]~7_combout ),
	.sdata(\controle|Add1~14_combout ),
	.aclr(gnd),
	.sclr(\controle|contador[5]~16_combout ),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [7]));

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \antiloop|Equal0~1 (
// Equation(s):
// \antiloop|Equal0~1_combout  = (!\controle|contador [6] & (!\controle|contador [7] & !\controle|contador [5]))

	.dataa(\controle|contador [6]),
	.datab(vcc),
	.datac(\controle|contador [7]),
	.datad(\controle|contador [5]),
	.cin(gnd),
	.combout(\antiloop|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|Equal0~1 .lut_mask = 16'h0005;
defparam \antiloop|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \antiloop|saidaA~38 (
// Equation(s):
// \antiloop|saidaA~38_combout  = (\regResto|saidaResto[6]~6_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\antiloop|Equal0~1_combout ),
	.datad(\regResto|saidaResto[6]~6_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~38_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~38 .lut_mask = 16'hBF00;
defparam \antiloop|saidaA~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N3
cycloneii_lcell_ff \antiloop|saidaA[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [6]));

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \SaidaMuxM[6]~6 (
// Equation(s):
// \SaidaMuxM[6]~6_combout  = (\controle|DIV~regout  & (\regb|saidaA [6])) # (!\controle|DIV~regout  & ((\antiloop|saidaA [6])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\regb|saidaA [6]),
	.datad(\antiloop|saidaA [6]),
	.cin(gnd),
	.combout(\SaidaMuxM[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[6]~6 .lut_mask = 16'hF3C0;
defparam \SaidaMuxM[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneii_lcell_comb \alu|alu1|Add2~12 (
// Equation(s):
// \alu|alu1|Add2~12_combout  = ((\SaidaMuxD[6]~6_combout  $ (\SaidaMuxM[6]~6_combout  $ (\alu|alu1|Add2~11 )))) # (GND)
// \alu|alu1|Add2~13  = CARRY((\SaidaMuxD[6]~6_combout  & ((!\alu|alu1|Add2~11 ) # (!\SaidaMuxM[6]~6_combout ))) # (!\SaidaMuxD[6]~6_combout  & (!\SaidaMuxM[6]~6_combout  & !\alu|alu1|Add2~11 )))

	.dataa(\SaidaMuxD[6]~6_combout ),
	.datab(\SaidaMuxM[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~11 ),
	.combout(\alu|alu1|Add2~12_combout ),
	.cout(\alu|alu1|Add2~13 ));
// synopsys translate_off
defparam \alu|alu1|Add2~12 .lut_mask = 16'h962B;
defparam \alu|alu1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N26
cycloneii_lcell_comb \alu|alu1|Add0~12 (
// Equation(s):
// \alu|alu1|Add0~12_combout  = ((\SaidaMuxM[6]~6_combout  $ (\SaidaMuxD[6]~6_combout  $ (!\alu|alu1|Add0~11 )))) # (GND)
// \alu|alu1|Add0~13  = CARRY((\SaidaMuxM[6]~6_combout  & ((\SaidaMuxD[6]~6_combout ) # (!\alu|alu1|Add0~11 ))) # (!\SaidaMuxM[6]~6_combout  & (\SaidaMuxD[6]~6_combout  & !\alu|alu1|Add0~11 )))

	.dataa(\SaidaMuxM[6]~6_combout ),
	.datab(\SaidaMuxD[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~11 ),
	.combout(\alu|alu1|Add0~12_combout ),
	.cout(\alu|alu1|Add0~13 ));
// synopsys translate_off
defparam \alu|alu1|Add0~12 .lut_mask = 16'h698E;
defparam \alu|alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \regResto|saidaResto[6]~6 (
// Equation(s):
// \regResto|saidaResto[6]~6_combout  = (\controle|DIV~regout  & (\alu|alu1|Add2~12_combout )) # (!\controle|DIV~regout  & ((\alu|alu1|Add0~12_combout )))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\alu|alu1|Add2~12_combout ),
	.datad(\alu|alu1|Add0~12_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[6]~6 .lut_mask = 16'hF3C0;
defparam \regResto|saidaResto[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N17
cycloneii_lcell_ff \antiloopd|saidaA[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [6]));

// Location: LCCOMB_X47_Y23_N2
cycloneii_lcell_comb \SaidaMuxD[6]~6 (
// Equation(s):
// \SaidaMuxD[6]~6_combout  = (\controle|SELD~regout  & ((\antiloopd|saidaA [6]))) # (!\controle|SELD~regout  & (\rega|saidaA [6]))

	.dataa(\controle|SELD~regout ),
	.datab(vcc),
	.datac(\rega|saidaA [6]),
	.datad(\antiloopd|saidaA [6]),
	.cin(gnd),
	.combout(\SaidaMuxD[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[6]~6 .lut_mask = 16'hFA50;
defparam \SaidaMuxD[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
cycloneii_lcell_comb \alu|alu1|Add0~14 (
// Equation(s):
// \alu|alu1|Add0~14_combout  = (\SaidaMuxD[7]~7_combout  & ((\SaidaMuxM[7]~7_combout  & (\alu|alu1|Add0~13  & VCC)) # (!\SaidaMuxM[7]~7_combout  & (!\alu|alu1|Add0~13 )))) # (!\SaidaMuxD[7]~7_combout  & ((\SaidaMuxM[7]~7_combout  & (!\alu|alu1|Add0~13 )) # 
// (!\SaidaMuxM[7]~7_combout  & ((\alu|alu1|Add0~13 ) # (GND)))))
// \alu|alu1|Add0~15  = CARRY((\SaidaMuxD[7]~7_combout  & (!\SaidaMuxM[7]~7_combout  & !\alu|alu1|Add0~13 )) # (!\SaidaMuxD[7]~7_combout  & ((!\alu|alu1|Add0~13 ) # (!\SaidaMuxM[7]~7_combout ))))

	.dataa(\SaidaMuxD[7]~7_combout ),
	.datab(\SaidaMuxM[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~13 ),
	.combout(\alu|alu1|Add0~14_combout ),
	.cout(\alu|alu1|Add0~15 ));
// synopsys translate_off
defparam \alu|alu1|Add0~14 .lut_mask = 16'h9617;
defparam \alu|alu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneii_lcell_comb \regResto|saidaResto[7]~7 (
// Equation(s):
// \regResto|saidaResto[7]~7_combout  = (\controle|DIV~regout  & (\alu|alu1|Add2~14_combout )) # (!\controle|DIV~regout  & ((\alu|alu1|Add0~14_combout )))

	.dataa(\alu|alu1|Add2~14_combout ),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\alu|alu1|Add0~14_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[7]~7 .lut_mask = 16'hBB88;
defparam \regResto|saidaResto[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
cycloneii_lcell_comb \antiloop|saidaA~39 (
// Equation(s):
// \antiloop|saidaA~39_combout  = (\regResto|saidaResto[7]~7_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\regResto|saidaResto[7]~7_combout ),
	.datad(\antiloop|Equal0~1_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~39_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~39 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N21
cycloneii_lcell_ff \antiloop|saidaA[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [7]));

// Location: LCCOMB_X46_Y24_N2
cycloneii_lcell_comb \SaidaMuxM[7]~7 (
// Equation(s):
// \SaidaMuxM[7]~7_combout  = (\controle|DIV~regout  & ((\regb|saidaA [7]))) # (!\controle|DIV~regout  & (\antiloop|saidaA [7]))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\antiloop|saidaA [7]),
	.datad(\regb|saidaA [7]),
	.cin(gnd),
	.combout(\SaidaMuxM[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxM[7]~7 .lut_mask = 16'hFC30;
defparam \SaidaMuxM[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneii_lcell_comb \alu|alu1|Add2~14 (
// Equation(s):
// \alu|alu1|Add2~14_combout  = (\SaidaMuxD[7]~7_combout  & ((\SaidaMuxM[7]~7_combout  & (!\alu|alu1|Add2~13 )) # (!\SaidaMuxM[7]~7_combout  & (\alu|alu1|Add2~13  & VCC)))) # (!\SaidaMuxD[7]~7_combout  & ((\SaidaMuxM[7]~7_combout  & ((\alu|alu1|Add2~13 ) # 
// (GND))) # (!\SaidaMuxM[7]~7_combout  & (!\alu|alu1|Add2~13 ))))
// \alu|alu1|Add2~15  = CARRY((\SaidaMuxD[7]~7_combout  & (\SaidaMuxM[7]~7_combout  & !\alu|alu1|Add2~13 )) # (!\SaidaMuxD[7]~7_combout  & ((\SaidaMuxM[7]~7_combout ) # (!\alu|alu1|Add2~13 ))))

	.dataa(\SaidaMuxD[7]~7_combout ),
	.datab(\SaidaMuxM[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~13 ),
	.combout(\alu|alu1|Add2~14_combout ),
	.cout(\alu|alu1|Add2~15 ));
// synopsys translate_off
defparam \alu|alu1|Add2~14 .lut_mask = 16'h694D;
defparam \alu|alu1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneii_lcell_comb \alu|alu1|Add2~16 (
// Equation(s):
// \alu|alu1|Add2~16_combout  = !\alu|alu1|Add2~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add2~15 ),
	.combout(\alu|alu1|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu1|Add2~16 .lut_mask = 16'h0F0F;
defparam \alu|alu1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
cycloneii_lcell_comb \alu|alu1|Add0~16 (
// Equation(s):
// \alu|alu1|Add0~16_combout  = !\alu|alu1|Add0~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu1|Add0~15 ),
	.combout(\alu|alu1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu1|Add0~16 .lut_mask = 16'h0F0F;
defparam \alu|alu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneii_lcell_comb \alu|alu1|Add0~18 (
// Equation(s):
// \alu|alu1|Add0~18_combout  = (\controle|DIV~regout  & (\alu|alu1|Add2~16_combout )) # (!\controle|DIV~regout  & ((\alu|alu1|Add0~16_combout )))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\alu|alu1|Add2~16_combout ),
	.datad(\alu|alu1|Add0~16_combout ),
	.cin(gnd),
	.combout(\alu|alu1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu1|Add0~18 .lut_mask = 16'hF3C0;
defparam \alu|alu1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
cycloneii_lcell_comb \alu|alu2|Add0~2 (
// Equation(s):
// \alu|alu2|Add0~2_cout  = CARRY(\alu|alu1|Add0~18_combout )

	.dataa(vcc),
	.datab(\alu|alu1|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|alu2|Add0~2_cout ));
// synopsys translate_off
defparam \alu|alu2|Add0~2 .lut_mask = 16'h00CC;
defparam \alu|alu2|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneii_lcell_comb \alu|alu2|Add0~3 (
// Equation(s):
// \alu|alu2|Add0~3_combout  = (\SaidaMuxD[8]~8_combout  & ((\alu|alu2|Add0~0_combout  & (\alu|alu2|Add0~2_cout  & VCC)) # (!\alu|alu2|Add0~0_combout  & (!\alu|alu2|Add0~2_cout )))) # (!\SaidaMuxD[8]~8_combout  & ((\alu|alu2|Add0~0_combout  & 
// (!\alu|alu2|Add0~2_cout )) # (!\alu|alu2|Add0~0_combout  & ((\alu|alu2|Add0~2_cout ) # (GND)))))
// \alu|alu2|Add0~4  = CARRY((\SaidaMuxD[8]~8_combout  & (!\alu|alu2|Add0~0_combout  & !\alu|alu2|Add0~2_cout )) # (!\SaidaMuxD[8]~8_combout  & ((!\alu|alu2|Add0~2_cout ) # (!\alu|alu2|Add0~0_combout ))))

	.dataa(\SaidaMuxD[8]~8_combout ),
	.datab(\alu|alu2|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~2_cout ),
	.combout(\alu|alu2|Add0~3_combout ),
	.cout(\alu|alu2|Add0~4 ));
// synopsys translate_off
defparam \alu|alu2|Add0~3 .lut_mask = 16'h9617;
defparam \alu|alu2|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
cycloneii_lcell_comb \antiloop|saidaA~40 (
// Equation(s):
// \antiloop|saidaA~40_combout  = (\alu|alu2|Add0~3_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\alu|alu2|Add0~3_combout ),
	.datad(\antiloop|Equal0~1_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~40_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~40 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N29
cycloneii_lcell_ff \antiloop|saidaA[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [8]));

// Location: LCCOMB_X46_Y24_N6
cycloneii_lcell_comb \alu|alu2|Add0~0 (
// Equation(s):
// \alu|alu2|Add0~0_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|DIV~regout ),
	.datad(\antiloop|saidaA [8]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~0 .lut_mask = 16'hFFF0;
defparam \alu|alu2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneii_lcell_comb \alu|alu2|Add0~6 (
// Equation(s):
// \alu|alu2|Add0~6_combout  = ((\alu|alu2|Add0~5_combout  $ (\SaidaMuxD[9]~9_combout  $ (!\alu|alu2|Add0~4 )))) # (GND)
// \alu|alu2|Add0~7  = CARRY((\alu|alu2|Add0~5_combout  & ((\SaidaMuxD[9]~9_combout ) # (!\alu|alu2|Add0~4 ))) # (!\alu|alu2|Add0~5_combout  & (\SaidaMuxD[9]~9_combout  & !\alu|alu2|Add0~4 )))

	.dataa(\alu|alu2|Add0~5_combout ),
	.datab(\SaidaMuxD[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~4 ),
	.combout(\alu|alu2|Add0~6_combout ),
	.cout(\alu|alu2|Add0~7 ));
// synopsys translate_off
defparam \alu|alu2|Add0~6 .lut_mask = 16'h698E;
defparam \alu|alu2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y23_N21
cycloneii_lcell_ff \antiloopd|saidaA[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [10]));

// Location: LCCOMB_X45_Y23_N2
cycloneii_lcell_comb \SaidaMuxD[10]~10 (
// Equation(s):
// \SaidaMuxD[10]~10_combout  = (\controle|SELD~regout  & \antiloopd|saidaA [10])

	.dataa(\controle|SELD~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\antiloopd|saidaA [10]),
	.cin(gnd),
	.combout(\SaidaMuxD[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[10]~10 .lut_mask = 16'hAA00;
defparam \SaidaMuxD[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneii_lcell_comb \alu|alu2|Add0~9 (
// Equation(s):
// \alu|alu2|Add0~9_combout  = (\alu|alu2|Add0~8_combout  & ((\SaidaMuxD[10]~10_combout  & (\alu|alu2|Add0~7  & VCC)) # (!\SaidaMuxD[10]~10_combout  & (!\alu|alu2|Add0~7 )))) # (!\alu|alu2|Add0~8_combout  & ((\SaidaMuxD[10]~10_combout  & (!\alu|alu2|Add0~7 
// )) # (!\SaidaMuxD[10]~10_combout  & ((\alu|alu2|Add0~7 ) # (GND)))))
// \alu|alu2|Add0~10  = CARRY((\alu|alu2|Add0~8_combout  & (!\SaidaMuxD[10]~10_combout  & !\alu|alu2|Add0~7 )) # (!\alu|alu2|Add0~8_combout  & ((!\alu|alu2|Add0~7 ) # (!\SaidaMuxD[10]~10_combout ))))

	.dataa(\alu|alu2|Add0~8_combout ),
	.datab(\SaidaMuxD[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~7 ),
	.combout(\alu|alu2|Add0~9_combout ),
	.cout(\alu|alu2|Add0~10 ));
// synopsys translate_off
defparam \alu|alu2|Add0~9 .lut_mask = 16'h9617;
defparam \alu|alu2|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneii_lcell_comb \antiloop|saidaA~43 (
// Equation(s):
// \antiloop|saidaA~43_combout  = (\alu|alu2|Add0~12_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\alu|alu2|Add0~12_combout ),
	.datad(\antiloop|Equal0~1_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~43_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~43 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N23
cycloneii_lcell_ff \antiloop|saidaA[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [11]));

// Location: LCCOMB_X43_Y24_N22
cycloneii_lcell_comb \alu|alu2|Add0~11 (
// Equation(s):
// \alu|alu2|Add0~11_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|DIV~regout ),
	.datad(\antiloop|saidaA [11]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~11 .lut_mask = 16'hFFF0;
defparam \alu|alu2|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneii_lcell_comb \alu|alu2|Add0~12 (
// Equation(s):
// \alu|alu2|Add0~12_combout  = ((\SaidaMuxD[11]~11_combout  $ (\alu|alu2|Add0~11_combout  $ (!\alu|alu2|Add0~10 )))) # (GND)
// \alu|alu2|Add0~13  = CARRY((\SaidaMuxD[11]~11_combout  & ((\alu|alu2|Add0~11_combout ) # (!\alu|alu2|Add0~10 ))) # (!\SaidaMuxD[11]~11_combout  & (\alu|alu2|Add0~11_combout  & !\alu|alu2|Add0~10 )))

	.dataa(\SaidaMuxD[11]~11_combout ),
	.datab(\alu|alu2|Add0~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~10 ),
	.combout(\alu|alu2|Add0~12_combout ),
	.cout(\alu|alu2|Add0~13 ));
// synopsys translate_off
defparam \alu|alu2|Add0~12 .lut_mask = 16'h698E;
defparam \alu|alu2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneii_lcell_comb \controle|LessThan3~0 (
// Equation(s):
// \controle|LessThan3~0_combout  = (!\alu|alu2|Add0~3_combout  & (!\alu|alu2|Add0~6_combout  & (!\alu|alu2|Add0~9_combout  & !\alu|alu2|Add0~12_combout )))

	.dataa(\alu|alu2|Add0~3_combout ),
	.datab(\alu|alu2|Add0~6_combout ),
	.datac(\alu|alu2|Add0~9_combout ),
	.datad(\alu|alu2|Add0~12_combout ),
	.cin(gnd),
	.combout(\controle|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|LessThan3~0 .lut_mask = 16'h0001;
defparam \controle|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneii_lcell_comb \controle|LessThan3~18 (
// Equation(s):
// \controle|LessThan3~18_combout  = (\controle|LessThan3~16_combout  & (\controle|LessThan3~0_combout  & \controle|LessThan3~1_combout ))

	.dataa(\controle|LessThan3~16_combout ),
	.datab(\controle|LessThan3~0_combout ),
	.datac(\controle|LessThan3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controle|LessThan3~18_combout ),
	.cout());
// synopsys translate_off
defparam \controle|LessThan3~18 .lut_mask = 16'h8080;
defparam \controle|LessThan3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \controle|LessThan2~1 (
// Equation(s):
// \controle|LessThan2~1_cout  = CARRY((\regResto|saidaResto[0]~0_combout  & !\regb|saidaA [0]))

	.dataa(\regResto|saidaResto[0]~0_combout ),
	.datab(\regb|saidaA [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\controle|LessThan2~1_cout ));
// synopsys translate_off
defparam \controle|LessThan2~1 .lut_mask = 16'h0022;
defparam \controle|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneii_lcell_comb \controle|LessThan2~3 (
// Equation(s):
// \controle|LessThan2~3_cout  = CARRY((\regb|saidaA [1] & ((!\controle|LessThan2~1_cout ) # (!\regResto|saidaResto[1]~1_combout ))) # (!\regb|saidaA [1] & (!\regResto|saidaResto[1]~1_combout  & !\controle|LessThan2~1_cout )))

	.dataa(\regb|saidaA [1]),
	.datab(\regResto|saidaResto[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan2~1_cout ),
	.combout(),
	.cout(\controle|LessThan2~3_cout ));
// synopsys translate_off
defparam \controle|LessThan2~3 .lut_mask = 16'h002B;
defparam \controle|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \controle|LessThan2~5 (
// Equation(s):
// \controle|LessThan2~5_cout  = CARRY((\regb|saidaA [2] & (\regResto|saidaResto[2]~2_combout  & !\controle|LessThan2~3_cout )) # (!\regb|saidaA [2] & ((\regResto|saidaResto[2]~2_combout ) # (!\controle|LessThan2~3_cout ))))

	.dataa(\regb|saidaA [2]),
	.datab(\regResto|saidaResto[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan2~3_cout ),
	.combout(),
	.cout(\controle|LessThan2~5_cout ));
// synopsys translate_off
defparam \controle|LessThan2~5 .lut_mask = 16'h004D;
defparam \controle|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \controle|LessThan2~7 (
// Equation(s):
// \controle|LessThan2~7_cout  = CARRY((\regb|saidaA [3] & ((!\controle|LessThan2~5_cout ) # (!\regResto|saidaResto[3]~3_combout ))) # (!\regb|saidaA [3] & (!\regResto|saidaResto[3]~3_combout  & !\controle|LessThan2~5_cout )))

	.dataa(\regb|saidaA [3]),
	.datab(\regResto|saidaResto[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan2~5_cout ),
	.combout(),
	.cout(\controle|LessThan2~7_cout ));
// synopsys translate_off
defparam \controle|LessThan2~7 .lut_mask = 16'h002B;
defparam \controle|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \controle|LessThan2~9 (
// Equation(s):
// \controle|LessThan2~9_cout  = CARRY((\regb|saidaA [4] & (\regResto|saidaResto[4]~4_combout  & !\controle|LessThan2~7_cout )) # (!\regb|saidaA [4] & ((\regResto|saidaResto[4]~4_combout ) # (!\controle|LessThan2~7_cout ))))

	.dataa(\regb|saidaA [4]),
	.datab(\regResto|saidaResto[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan2~7_cout ),
	.combout(),
	.cout(\controle|LessThan2~9_cout ));
// synopsys translate_off
defparam \controle|LessThan2~9 .lut_mask = 16'h004D;
defparam \controle|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneii_lcell_comb \controle|LessThan2~11 (
// Equation(s):
// \controle|LessThan2~11_cout  = CARRY((\regb|saidaA [5] & ((!\controle|LessThan2~9_cout ) # (!\regResto|saidaResto[5]~5_combout ))) # (!\regb|saidaA [5] & (!\regResto|saidaResto[5]~5_combout  & !\controle|LessThan2~9_cout )))

	.dataa(\regb|saidaA [5]),
	.datab(\regResto|saidaResto[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan2~9_cout ),
	.combout(),
	.cout(\controle|LessThan2~11_cout ));
// synopsys translate_off
defparam \controle|LessThan2~11 .lut_mask = 16'h002B;
defparam \controle|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \controle|LessThan2~13 (
// Equation(s):
// \controle|LessThan2~13_cout  = CARRY((\regResto|saidaResto[6]~6_combout  & ((!\controle|LessThan2~11_cout ) # (!\regb|saidaA [6]))) # (!\regResto|saidaResto[6]~6_combout  & (!\regb|saidaA [6] & !\controle|LessThan2~11_cout )))

	.dataa(\regResto|saidaResto[6]~6_combout ),
	.datab(\regb|saidaA [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|LessThan2~11_cout ),
	.combout(),
	.cout(\controle|LessThan2~13_cout ));
// synopsys translate_off
defparam \controle|LessThan2~13 .lut_mask = 16'h002B;
defparam \controle|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneii_lcell_comb \controle|LessThan2~14 (
// Equation(s):
// \controle|LessThan2~14_combout  = (\regb|saidaA [7] & (\controle|LessThan2~13_cout  & \regResto|saidaResto[7]~7_combout )) # (!\regb|saidaA [7] & ((\controle|LessThan2~13_cout ) # (\regResto|saidaResto[7]~7_combout )))

	.dataa(\regb|saidaA [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\regResto|saidaResto[7]~7_combout ),
	.cin(\controle|LessThan2~13_cout ),
	.combout(\controle|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \controle|LessThan2~14 .lut_mask = 16'hF550;
defparam \controle|LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneii_lcell_comb \controle|always1~0 (
// Equation(s):
// \controle|always1~0_combout  = ((\controle|LessThan3~0_combout  & (!\controle|LessThan2~14_combout  & \controle|LessThan3~1_combout ))) # (!\controle|Equal2~2_combout )

	.dataa(\controle|Equal2~2_combout ),
	.datab(\controle|LessThan3~0_combout ),
	.datac(\controle|LessThan2~14_combout ),
	.datad(\controle|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\controle|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|always1~0 .lut_mask = 16'h5D55;
defparam \controle|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneii_lcell_comb \controle|EnResto~2 (
// Equation(s):
// \controle|EnResto~2_combout  = (\controle|multp~regout  & (\controle|LessThan3~18_combout )) # (!\controle|multp~regout  & ((\controle|always1~0_combout )))

	.dataa(\controle|multp~regout ),
	.datab(vcc),
	.datac(\controle|LessThan3~18_combout ),
	.datad(\controle|always1~0_combout ),
	.cin(gnd),
	.combout(\controle|EnResto~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnResto~2 .lut_mask = 16'hF5A0;
defparam \controle|EnResto~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneii_lcell_comb \controle|multp~4 (
// Equation(s):
// \controle|multp~4_combout  = (\controle|multp~5_combout ) # ((\controle|multp~2_combout  & (\controle|multp~3_combout  & !\controle|EnResto~2_combout )))

	.dataa(\controle|multp~2_combout ),
	.datab(\controle|multp~3_combout ),
	.datac(\controle|multp~5_combout ),
	.datad(\controle|EnResto~2_combout ),
	.cin(gnd),
	.combout(\controle|multp~4_combout ),
	.cout());
// synopsys translate_off
defparam \controle|multp~4 .lut_mask = 16'hF0F8;
defparam \controle|multp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N7
cycloneii_lcell_ff \controle|multp (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|multp~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rega|FimA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|multp~regout ));

// Location: LCCOMB_X45_Y24_N28
cycloneii_lcell_comb \controle|EnResto~0 (
// Equation(s):
// \controle|EnResto~0_combout  = (!\rega|FimA~regout  & ((\controle|always1~1_combout  & (\controle|DIV~regout )) # (!\controle|always1~1_combout  & ((\regResto|FimResto~regout )))))

	.dataa(\controle|DIV~regout ),
	.datab(\controle|always1~1_combout ),
	.datac(\regResto|FimResto~regout ),
	.datad(\rega|FimA~regout ),
	.cin(gnd),
	.combout(\controle|EnResto~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnResto~0 .lut_mask = 16'h00B8;
defparam \controle|EnResto~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneii_lcell_comb \controle|EnResto~3 (
// Equation(s):
// \controle|EnResto~3_combout  = (\controle|EnResto~1_combout ) # ((\controle|always1~1_combout  & (\controle|EnResto~0_combout  & \controle|EnResto~2_combout )))

	.dataa(\controle|EnResto~1_combout ),
	.datab(\controle|always1~1_combout ),
	.datac(\controle|EnResto~0_combout ),
	.datad(\controle|EnResto~2_combout ),
	.cin(gnd),
	.combout(\controle|EnResto~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnResto~3 .lut_mask = 16'hEAAA;
defparam \controle|EnResto~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N13
cycloneii_lcell_ff \controle|EnResto (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|EnResto~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|EnResto~regout ));

// Location: LCFF_X45_Y24_N29
cycloneii_lcell_ff \regResto|FimResto (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controle|EnResto~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|FimResto~regout ));

// Location: LCCOMB_X47_Y24_N10
cycloneii_lcell_comb \controle|SELD~2 (
// Equation(s):
// \controle|SELD~2_combout  = (\controle|SELD~regout ) # ((\controle|DIV~regout  & ((\controle|multp~regout ) # (!\controle|multp~2_combout ))))

	.dataa(\controle|SELD~regout ),
	.datab(\controle|multp~regout ),
	.datac(\controle|multp~2_combout ),
	.datad(\controle|DIV~regout ),
	.cin(gnd),
	.combout(\controle|SELD~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|SELD~2 .lut_mask = 16'hEFAA;
defparam \controle|SELD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
cycloneii_lcell_comb \controle|SELD~3 (
// Equation(s):
// \controle|SELD~3_combout  = (\regb|FimA~regout  & (((\controle|SELD~2_combout )))) # (!\regb|FimA~regout  & ((\controle|multp~regout  & ((\controle|SELD~2_combout ))) # (!\controle|multp~regout  & (\regResto|FimResto~regout ))))

	.dataa(\regb|FimA~regout ),
	.datab(\controle|multp~regout ),
	.datac(\regResto|FimResto~regout ),
	.datad(\controle|SELD~2_combout ),
	.cin(gnd),
	.combout(\controle|SELD~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|SELD~3 .lut_mask = 16'hFE10;
defparam \controle|SELD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N19
cycloneii_lcell_ff \controle|SELD (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|SELD~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rega|FimA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|SELD~regout ));

// Location: LCCOMB_X45_Y23_N4
cycloneii_lcell_comb \SaidaMuxD[13]~13 (
// Equation(s):
// \SaidaMuxD[13]~13_combout  = (\antiloopd|saidaA [13] & \controle|SELD~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\antiloopd|saidaA [13]),
	.datad(\controle|SELD~regout ),
	.cin(gnd),
	.combout(\SaidaMuxD[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[13]~13 .lut_mask = 16'hF000;
defparam \SaidaMuxD[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneii_lcell_comb \alu|alu2|Add0~15 (
// Equation(s):
// \alu|alu2|Add0~15_combout  = (\alu|alu2|Add0~14_combout  & ((\SaidaMuxD[12]~12_combout  & (\alu|alu2|Add0~13  & VCC)) # (!\SaidaMuxD[12]~12_combout  & (!\alu|alu2|Add0~13 )))) # (!\alu|alu2|Add0~14_combout  & ((\SaidaMuxD[12]~12_combout  & 
// (!\alu|alu2|Add0~13 )) # (!\SaidaMuxD[12]~12_combout  & ((\alu|alu2|Add0~13 ) # (GND)))))
// \alu|alu2|Add0~16  = CARRY((\alu|alu2|Add0~14_combout  & (!\SaidaMuxD[12]~12_combout  & !\alu|alu2|Add0~13 )) # (!\alu|alu2|Add0~14_combout  & ((!\alu|alu2|Add0~13 ) # (!\SaidaMuxD[12]~12_combout ))))

	.dataa(\alu|alu2|Add0~14_combout ),
	.datab(\SaidaMuxD[12]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~13 ),
	.combout(\alu|alu2|Add0~15_combout ),
	.cout(\alu|alu2|Add0~16 ));
// synopsys translate_off
defparam \alu|alu2|Add0~15 .lut_mask = 16'h9617;
defparam \alu|alu2|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y23_N25
cycloneii_lcell_ff \antiloopd|saidaA[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [12]));

// Location: LCCOMB_X48_Y23_N12
cycloneii_lcell_comb \SaidaMuxD[12]~12 (
// Equation(s):
// \SaidaMuxD[12]~12_combout  = (\controle|SELD~regout  & \antiloopd|saidaA [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|SELD~regout ),
	.datad(\antiloopd|saidaA [12]),
	.cin(gnd),
	.combout(\SaidaMuxD[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[12]~12 .lut_mask = 16'hF000;
defparam \SaidaMuxD[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneii_lcell_comb \alu|alu2|Add0~18 (
// Equation(s):
// \alu|alu2|Add0~18_combout  = ((\alu|alu2|Add0~17_combout  $ (\SaidaMuxD[13]~13_combout  $ (!\alu|alu2|Add0~16 )))) # (GND)
// \alu|alu2|Add0~19  = CARRY((\alu|alu2|Add0~17_combout  & ((\SaidaMuxD[13]~13_combout ) # (!\alu|alu2|Add0~16 ))) # (!\alu|alu2|Add0~17_combout  & (\SaidaMuxD[13]~13_combout  & !\alu|alu2|Add0~16 )))

	.dataa(\alu|alu2|Add0~17_combout ),
	.datab(\SaidaMuxD[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~16 ),
	.combout(\alu|alu2|Add0~18_combout ),
	.cout(\alu|alu2|Add0~19 ));
// synopsys translate_off
defparam \alu|alu2|Add0~18 .lut_mask = 16'h698E;
defparam \alu|alu2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y23_N29
cycloneii_lcell_ff \antiloopd|saidaA[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [14]));

// Location: LCCOMB_X44_Y23_N16
cycloneii_lcell_comb \SaidaMuxD[14]~14 (
// Equation(s):
// \SaidaMuxD[14]~14_combout  = (\controle|SELD~regout  & \antiloopd|saidaA [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|SELD~regout ),
	.datad(\antiloopd|saidaA [14]),
	.cin(gnd),
	.combout(\SaidaMuxD[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[14]~14 .lut_mask = 16'hF000;
defparam \SaidaMuxD[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneii_lcell_comb \alu|alu2|Add0~21 (
// Equation(s):
// \alu|alu2|Add0~21_combout  = (\alu|alu2|Add0~20_combout  & ((\SaidaMuxD[14]~14_combout  & (\alu|alu2|Add0~19  & VCC)) # (!\SaidaMuxD[14]~14_combout  & (!\alu|alu2|Add0~19 )))) # (!\alu|alu2|Add0~20_combout  & ((\SaidaMuxD[14]~14_combout  & 
// (!\alu|alu2|Add0~19 )) # (!\SaidaMuxD[14]~14_combout  & ((\alu|alu2|Add0~19 ) # (GND)))))
// \alu|alu2|Add0~22  = CARRY((\alu|alu2|Add0~20_combout  & (!\SaidaMuxD[14]~14_combout  & !\alu|alu2|Add0~19 )) # (!\alu|alu2|Add0~20_combout  & ((!\alu|alu2|Add0~19 ) # (!\SaidaMuxD[14]~14_combout ))))

	.dataa(\alu|alu2|Add0~20_combout ),
	.datab(\SaidaMuxD[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|alu2|Add0~19 ),
	.combout(\alu|alu2|Add0~21_combout ),
	.cout(\alu|alu2|Add0~22 ));
// synopsys translate_off
defparam \alu|alu2|Add0~21 .lut_mask = 16'h9617;
defparam \alu|alu2|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneii_lcell_comb \antiloop|saidaA~47 (
// Equation(s):
// \antiloop|saidaA~47_combout  = (\alu|alu2|Add0~24_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~0_combout ) # (!\antiloop|Equal0~1_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~1_combout ),
	.datac(\alu|alu2|Add0~24_combout ),
	.datad(\antiloop|Equal0~0_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~47_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~47 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N29
cycloneii_lcell_ff \antiloop|saidaA[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [15]));

// Location: LCCOMB_X43_Y24_N26
cycloneii_lcell_comb \alu|alu2|Add0~23 (
// Equation(s):
// \alu|alu2|Add0~23_combout  = (\controle|DIV~regout ) # (\antiloop|saidaA [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controle|DIV~regout ),
	.datad(\antiloop|saidaA [15]),
	.cin(gnd),
	.combout(\alu|alu2|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~23 .lut_mask = 16'hFFF0;
defparam \alu|alu2|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N31
cycloneii_lcell_ff \antiloopd|saidaA[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [15]));

// Location: LCCOMB_X48_Y23_N10
cycloneii_lcell_comb \SaidaMuxD[15]~15 (
// Equation(s):
// \SaidaMuxD[15]~15_combout  = (\controle|SELD~regout  & \antiloopd|saidaA [15])

	.dataa(vcc),
	.datab(\controle|SELD~regout ),
	.datac(vcc),
	.datad(\antiloopd|saidaA [15]),
	.cin(gnd),
	.combout(\SaidaMuxD[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaMuxD[15]~15 .lut_mask = 16'hCC00;
defparam \SaidaMuxD[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneii_lcell_comb \alu|alu2|Add0~24 (
// Equation(s):
// \alu|alu2|Add0~24_combout  = \alu|alu2|Add0~23_combout  $ (\alu|alu2|Add0~22  $ (!\SaidaMuxD[15]~15_combout ))

	.dataa(vcc),
	.datab(\alu|alu2|Add0~23_combout ),
	.datac(vcc),
	.datad(\SaidaMuxD[15]~15_combout ),
	.cin(\alu|alu2|Add0~22 ),
	.combout(\alu|alu2|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|alu2|Add0~24 .lut_mask = 16'h3CC3;
defparam \alu|alu2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneii_lcell_comb \controle|LessThan3~1 (
// Equation(s):
// \controle|LessThan3~1_combout  = (!\alu|alu2|Add0~15_combout  & (!\alu|alu2|Add0~18_combout  & (!\alu|alu2|Add0~21_combout  & !\alu|alu2|Add0~24_combout )))

	.dataa(\alu|alu2|Add0~15_combout ),
	.datab(\alu|alu2|Add0~18_combout ),
	.datac(\alu|alu2|Add0~21_combout ),
	.datad(\alu|alu2|Add0~24_combout ),
	.cin(gnd),
	.combout(\controle|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|LessThan3~1 .lut_mask = 16'h0001;
defparam \controle|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneii_lcell_comb \controle|EnB~2 (
// Equation(s):
// \controle|EnB~2_combout  = (\controle|DIV~regout  & (((!\controle|LessThan3~16_combout ) # (!\controle|always1~1_combout )))) # (!\controle|DIV~regout  & (\controle|EnB~6_combout ))

	.dataa(\controle|EnB~6_combout ),
	.datab(\controle|DIV~regout ),
	.datac(\controle|always1~1_combout ),
	.datad(\controle|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\controle|EnB~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnB~2 .lut_mask = 16'h2EEE;
defparam \controle|EnB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneii_lcell_comb \controle|EnB~3 (
// Equation(s):
// \controle|EnB~3_combout  = (\controle|EnB~2_combout ) # ((\controle|DIV~regout  & ((!\controle|LessThan3~0_combout ) # (!\controle|LessThan3~1_combout ))))

	.dataa(\controle|DIV~regout ),
	.datab(\controle|LessThan3~1_combout ),
	.datac(\controle|EnB~2_combout ),
	.datad(\controle|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\controle|EnB~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnB~3 .lut_mask = 16'hF2FA;
defparam \controle|EnB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneii_lcell_comb \controle|EnB~5 (
// Equation(s):
// \controle|EnB~5_combout  = (\rega|FimA~regout ) # ((\controle|EnB~4_combout  & \controle|EnB~3_combout ))

	.dataa(\rega|FimA~regout ),
	.datab(vcc),
	.datac(\controle|EnB~4_combout ),
	.datad(\controle|EnB~3_combout ),
	.cin(gnd),
	.combout(\controle|EnB~5_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnB~5 .lut_mask = 16'hFAAA;
defparam \controle|EnB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N5
cycloneii_lcell_ff \controle|EnB (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|EnB~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|EnB~regout ));

// Location: LCFF_X45_Y24_N15
cycloneii_lcell_ff \regb|FimA (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controle|EnB~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|FimA~regout ));

// Location: LCCOMB_X45_Y24_N14
cycloneii_lcell_comb \controle|always1~1 (
// Equation(s):
// \controle|always1~1_combout  = (\controle|multp~regout ) # (\regb|FimA~regout )

	.dataa(\controle|multp~regout ),
	.datab(vcc),
	.datac(\regb|FimA~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controle|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|always1~1 .lut_mask = 16'hFAFA;
defparam \controle|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
cycloneii_lcell_comb \controle|EnC~1 (
// Equation(s):
// \controle|EnC~1_combout  = (\controle|always1~1_combout  & ((\controle|EnC~regout ) # ((\controle|EnC~0_combout  & !\controle|DIV~regout ))))

	.dataa(\controle|EnC~regout ),
	.datab(\controle|always1~1_combout ),
	.datac(\controle|EnC~0_combout ),
	.datad(\controle|DIV~regout ),
	.cin(gnd),
	.combout(\controle|EnC~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnC~1 .lut_mask = 16'h88C8;
defparam \controle|EnC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneii_lcell_comb \controle|EnC~2 (
// Equation(s):
// \controle|EnC~2_combout  = (\controle|EnC~1_combout ) # ((!\controle|always1~1_combout  & ((\regResto|FimResto~regout ) # (!\regc|FimC~regout ))))

	.dataa(\regResto|FimResto~regout ),
	.datab(\controle|always1~1_combout ),
	.datac(\regc|FimC~regout ),
	.datad(\controle|EnC~1_combout ),
	.cin(gnd),
	.combout(\controle|EnC~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EnC~2 .lut_mask = 16'hFF23;
defparam \controle|EnC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N17
cycloneii_lcell_ff \controle|EnC (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|EnC~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rega|FimA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|EnC~regout ));

// Location: LCFF_X45_Y24_N7
cycloneii_lcell_ff \regc|FimC (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controle|EnC~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|FimC~regout ));

// Location: LCCOMB_X42_Y24_N28
cycloneii_lcell_comb \controle|state~10 (
// Equation(s):
// \controle|state~10_combout  = (!\controle|state.s1~regout  & \regc|FimC~regout )

	.dataa(vcc),
	.datab(\controle|state.s1~regout ),
	.datac(vcc),
	.datad(\regc|FimC~regout ),
	.cin(gnd),
	.combout(\controle|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \controle|state~10 .lut_mask = 16'h3300;
defparam \controle|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
cycloneii_lcell_comb \controle|DIV~0 (
// Equation(s):
// \controle|DIV~0_combout  = (!\regb|FimA~regout  & (!\controle|multp~regout  & (!\regResto|FimResto~regout  & !\rega|FimA~regout )))

	.dataa(\regb|FimA~regout ),
	.datab(\controle|multp~regout ),
	.datac(\regResto|FimResto~regout ),
	.datad(\rega|FimA~regout ),
	.cin(gnd),
	.combout(\controle|DIV~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|DIV~0 .lut_mask = 16'h0001;
defparam \controle|DIV~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N29
cycloneii_lcell_ff \controle|state.s2 (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|DIV~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|state.s2~regout ));

// Location: LCCOMB_X42_Y24_N0
cycloneii_lcell_comb \controle|state~12 (
// Equation(s):
// \controle|state~12_combout  = (\controle|state.s2~regout  & \regc|FimC~regout )

	.dataa(vcc),
	.datab(\controle|state.s2~regout ),
	.datac(vcc),
	.datad(\regc|FimC~regout ),
	.cin(gnd),
	.combout(\controle|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \controle|state~12 .lut_mask = 16'hCC00;
defparam \controle|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N1
cycloneii_lcell_ff \controle|state.s3 (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|DIV~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|state.s3~regout ));

// Location: LCCOMB_X42_Y24_N18
cycloneii_lcell_comb \controle|state~13 (
// Equation(s):
// \controle|state~13_combout  = (\controle|state.s3~regout  & \regc|FimC~regout )

	.dataa(vcc),
	.datab(\controle|state.s3~regout ),
	.datac(vcc),
	.datad(\regc|FimC~regout ),
	.cin(gnd),
	.combout(\controle|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \controle|state~13 .lut_mask = 16'hCC00;
defparam \controle|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N19
cycloneii_lcell_ff \controle|state.s4 (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|state~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|DIV~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|state.s4~regout ));

// Location: LCCOMB_X42_Y24_N2
cycloneii_lcell_comb \controle|state~11 (
// Equation(s):
// \controle|state~11_combout  = (!\controle|state.s4~regout  & \regc|FimC~regout )

	.dataa(vcc),
	.datab(\controle|state.s4~regout ),
	.datac(vcc),
	.datad(\regc|FimC~regout ),
	.cin(gnd),
	.combout(\controle|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \controle|state~11 .lut_mask = 16'h3300;
defparam \controle|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N3
cycloneii_lcell_ff \controle|state.s1 (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|DIV~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|state.s1~regout ));

// Location: LCCOMB_X42_Y24_N22
cycloneii_lcell_comb \controle|Endereco~2 (
// Equation(s):
// \controle|Endereco~2_combout  = (\controle|state.s1~regout  & !\controle|state.s3~regout )

	.dataa(vcc),
	.datab(\controle|state.s1~regout ),
	.datac(vcc),
	.datad(\controle|state.s3~regout ),
	.cin(gnd),
	.combout(\controle|Endereco~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Endereco~2 .lut_mask = 16'h00CC;
defparam \controle|Endereco~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N23
cycloneii_lcell_ff \controle|Endereco[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|Endereco~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Endereco[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|Endereco [1]));

// Location: LCFF_X46_Y24_N1
cycloneii_lcell_ff \regb|saidaA[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regb|saidaA [2]));

// Location: LCCOMB_X39_Y23_N16
cycloneii_lcell_comb \controle|Add0~2 (
// Equation(s):
// \controle|Add0~2_combout  = (\controle|contador [1] & (\controle|Add0~1  & VCC)) # (!\controle|contador [1] & (!\controle|Add0~1 ))
// \controle|Add0~3  = CARRY((!\controle|contador [1] & !\controle|Add0~1 ))

	.dataa(\controle|contador [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~1 ),
	.combout(\controle|Add0~2_combout ),
	.cout(\controle|Add0~3 ));
// synopsys translate_off
defparam \controle|Add0~2 .lut_mask = 16'hA505;
defparam \controle|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneii_lcell_comb \controle|Add0~4 (
// Equation(s):
// \controle|Add0~4_combout  = (\controle|contador [2] & ((GND) # (!\controle|Add0~3 ))) # (!\controle|contador [2] & (\controle|Add0~3  $ (GND)))
// \controle|Add0~5  = CARRY((\controle|contador [2]) # (!\controle|Add0~3 ))

	.dataa(vcc),
	.datab(\controle|contador [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~3 ),
	.combout(\controle|Add0~4_combout ),
	.cout(\controle|Add0~5 ));
// synopsys translate_off
defparam \controle|Add0~4 .lut_mask = 16'h3CCF;
defparam \controle|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \controle|contador[2]~2 (
// Equation(s):
// \controle|contador[2]~2_combout  = (\controle|multp~regout  & ((\controle|Add0~4_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [2]))

	.dataa(\controle|multp~regout ),
	.datab(\regb|saidaA [2]),
	.datac(vcc),
	.datad(\controle|Add0~4_combout ),
	.cin(gnd),
	.combout(\controle|contador[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[2]~2 .lut_mask = 16'hEE44;
defparam \controle|contador[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \controle|contador[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[2]~2_combout ),
	.sdata(\controle|Add1~4_combout ),
	.aclr(gnd),
	.sclr(\controle|contador[5]~16_combout ),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [2]));

// Location: LCCOMB_X39_Y23_N20
cycloneii_lcell_comb \controle|Add0~6 (
// Equation(s):
// \controle|Add0~6_combout  = (\controle|contador [3] & (\controle|Add0~5  & VCC)) # (!\controle|contador [3] & (!\controle|Add0~5 ))
// \controle|Add0~7  = CARRY((!\controle|contador [3] & !\controle|Add0~5 ))

	.dataa(\controle|contador [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controle|Add0~5 ),
	.combout(\controle|Add0~6_combout ),
	.cout(\controle|Add0~7 ));
// synopsys translate_off
defparam \controle|Add0~6 .lut_mask = 16'hA505;
defparam \controle|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \controle|contador[4]~4 (
// Equation(s):
// \controle|contador[4]~4_combout  = (\controle|multp~regout  & ((\controle|Add0~8_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [4]))

	.dataa(\regb|saidaA [4]),
	.datab(\controle|Add0~8_combout ),
	.datac(vcc),
	.datad(\controle|multp~regout ),
	.cin(gnd),
	.combout(\controle|contador[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[4]~4 .lut_mask = 16'hCCAA;
defparam \controle|contador[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \controle|contador[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[4]~4_combout ),
	.sdata(\controle|Add1~8_combout ),
	.aclr(gnd),
	.sclr(\controle|contador[5]~16_combout ),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [4]));

// Location: LCCOMB_X44_Y23_N18
cycloneii_lcell_comb \controle|contador[1]~1 (
// Equation(s):
// \controle|contador[1]~1_combout  = (\controle|multp~regout  & ((\controle|Add0~2_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [1]))

	.dataa(\regb|saidaA [1]),
	.datab(\controle|Add0~2_combout ),
	.datac(vcc),
	.datad(\controle|multp~regout ),
	.cin(gnd),
	.combout(\controle|contador[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[1]~1 .lut_mask = 16'hCCAA;
defparam \controle|contador[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneii_lcell_comb \controle|contador~14 (
// Equation(s):
// \controle|contador~14_combout  = (\controle|contador~8_combout  & ((\controle|LessThan3~18_combout  & ((\controle|contador [1]))) # (!\controle|LessThan3~18_combout  & (\controle|Add1~2_combout ))))

	.dataa(\controle|contador~8_combout ),
	.datab(\controle|Add1~2_combout ),
	.datac(\controle|LessThan3~18_combout ),
	.datad(\controle|contador [1]),
	.cin(gnd),
	.combout(\controle|contador~14_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador~14 .lut_mask = 16'hA808;
defparam \controle|contador~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneii_lcell_comb \controle|contador~15 (
// Equation(s):
// \controle|contador~15_combout  = (\controle|contador~14_combout ) # ((\controle|multp~2_combout  & (!\controle|always1~0_combout  & !\controle|multp~regout )))

	.dataa(\controle|multp~2_combout ),
	.datab(\controle|always1~0_combout ),
	.datac(\controle|multp~regout ),
	.datad(\controle|contador~14_combout ),
	.cin(gnd),
	.combout(\controle|contador~15_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador~15 .lut_mask = 16'hFF02;
defparam \controle|contador~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N19
cycloneii_lcell_ff \controle|contador[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[1]~1_combout ),
	.sdata(\controle|contador~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [1]));

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \antiloop|Equal0~0 (
// Equation(s):
// \antiloop|Equal0~0_combout  = (!\controle|contador [3] & (!\controle|contador [4] & (!\controle|contador [1] & !\controle|contador [2])))

	.dataa(\controle|contador [3]),
	.datab(\controle|contador [4]),
	.datac(\controle|contador [1]),
	.datad(\controle|contador [2]),
	.cin(gnd),
	.combout(\antiloop|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|Equal0~0 .lut_mask = 16'h0001;
defparam \antiloop|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
cycloneii_lcell_comb \antiloop|saidaA~32 (
// Equation(s):
// \antiloop|saidaA~32_combout  = (\regResto|saidaResto[0]~0_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\regResto|saidaResto[0]~0_combout ),
	.datad(\antiloop|Equal0~1_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~32_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~32 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N29
cycloneii_lcell_ff \antiloop|saidaA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\antiloop|saidaA~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [0]));

// Location: LCCOMB_X39_Y23_N8
cycloneii_lcell_comb \resultado[0]~0 (
// Equation(s):
// \resultado[0]~0_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~0_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [0]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [0]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~0_combout ),
	.cin(gnd),
	.combout(\resultado[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[0]~0 .lut_mask = 16'hEE44;
defparam \resultado[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N9
cycloneii_lcell_ff \regc|saidaC[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[0]~0_combout ),
	.sdata(\controle|contador [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [0]));

// Location: LCCOMB_X39_Y23_N30
cycloneii_lcell_comb \resultado[1]~1 (
// Equation(s):
// \resultado[1]~1_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~2_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [1]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [1]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~2_combout ),
	.cin(gnd),
	.combout(\resultado[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[1]~1 .lut_mask = 16'hEE44;
defparam \resultado[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N31
cycloneii_lcell_ff \regc|saidaC[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[1]~1_combout ),
	.sdata(\controle|contador [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [1]));

// Location: LCCOMB_X46_Y24_N14
cycloneii_lcell_comb \antiloop|saidaA~34 (
// Equation(s):
// \antiloop|saidaA~34_combout  = (\regResto|saidaResto[2]~2_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~1_combout ) # (!\antiloop|Equal0~0_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\regResto|saidaResto[2]~2_combout ),
	.datad(\antiloop|Equal0~1_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~34_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~34 .lut_mask = 16'hB0F0;
defparam \antiloop|saidaA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y24_N15
cycloneii_lcell_ff \antiloop|saidaA[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [2]));

// Location: LCCOMB_X39_Y23_N12
cycloneii_lcell_comb \resultado[2]~2 (
// Equation(s):
// \resultado[2]~2_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~4_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [2]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [2]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~4_combout ),
	.cin(gnd),
	.combout(\resultado[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[2]~2 .lut_mask = 16'hEE44;
defparam \resultado[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N13
cycloneii_lcell_ff \regc|saidaC[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[2]~2_combout ),
	.sdata(\controle|contador [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [2]));

// Location: LCCOMB_X39_Y23_N2
cycloneii_lcell_comb \resultado[3]~3 (
// Equation(s):
// \resultado[3]~3_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~6_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [3]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [3]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~6_combout ),
	.cin(gnd),
	.combout(\resultado[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[3]~3 .lut_mask = 16'hEE44;
defparam \resultado[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \controle|contador[3]~3 (
// Equation(s):
// \controle|contador[3]~3_combout  = (\controle|multp~regout  & ((\controle|Add0~6_combout ))) # (!\controle|multp~regout  & (\regb|saidaA [3]))

	.dataa(\controle|multp~regout ),
	.datab(\regb|saidaA [3]),
	.datac(vcc),
	.datad(\controle|Add0~6_combout ),
	.cin(gnd),
	.combout(\controle|contador[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|contador[3]~3 .lut_mask = 16'hEE44;
defparam \controle|contador[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \controle|contador[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|contador[3]~3_combout ),
	.sdata(\controle|Add1~6_combout ),
	.aclr(gnd),
	.sclr(\controle|contador[5]~16_combout ),
	.sload(\controle|DIV~regout ),
	.ena(\controle|contador[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|contador [3]));

// Location: LCFF_X39_Y23_N3
cycloneii_lcell_ff \regc|saidaC[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[3]~3_combout ),
	.sdata(\controle|contador [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [3]));

// Location: LCCOMB_X42_Y23_N30
cycloneii_lcell_comb \antiloop|saidaA~36 (
// Equation(s):
// \antiloop|saidaA~36_combout  = (\regResto|saidaResto[4]~4_combout  & ((\controle|contador [0]) # ((!\antiloop|Equal0~0_combout ) # (!\antiloop|Equal0~1_combout ))))

	.dataa(\controle|contador [0]),
	.datab(\regResto|saidaResto[4]~4_combout ),
	.datac(\antiloop|Equal0~1_combout ),
	.datad(\antiloop|Equal0~0_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~36_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~36 .lut_mask = 16'h8CCC;
defparam \antiloop|saidaA~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N31
cycloneii_lcell_ff \antiloop|saidaA[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [4]));

// Location: LCCOMB_X39_Y23_N0
cycloneii_lcell_comb \resultado[4]~4 (
// Equation(s):
// \resultado[4]~4_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~8_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [4]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [4]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~8_combout ),
	.cin(gnd),
	.combout(\resultado[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[4]~4 .lut_mask = 16'hEE44;
defparam \resultado[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N1
cycloneii_lcell_ff \regc|saidaC[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[4]~4_combout ),
	.sdata(\controle|contador [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [4]));

// Location: LCCOMB_X39_Y23_N10
cycloneii_lcell_comb \resultado[5]~5 (
// Equation(s):
// \resultado[5]~5_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~10_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [5]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [5]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~10_combout ),
	.cin(gnd),
	.combout(\resultado[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[5]~5 .lut_mask = 16'hEE44;
defparam \resultado[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N11
cycloneii_lcell_ff \regc|saidaC[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[5]~5_combout ),
	.sdata(\controle|contador [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [5]));

// Location: LCCOMB_X39_Y23_N4
cycloneii_lcell_comb \resultado[6]~6 (
// Equation(s):
// \resultado[6]~6_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~12_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [6]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [6]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~12_combout ),
	.cin(gnd),
	.combout(\resultado[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[6]~6 .lut_mask = 16'hEE44;
defparam \resultado[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N5
cycloneii_lcell_ff \regc|saidaC[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[6]~6_combout ),
	.sdata(\controle|contador [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [6]));

// Location: LCCOMB_X39_Y23_N6
cycloneii_lcell_comb \resultado[7]~7 (
// Equation(s):
// \resultado[7]~7_combout  = (\controle|DIV~regout  & ((\alu|alu1|Add2~14_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [7]))

	.dataa(\controle|DIV~regout ),
	.datab(\antiloop|saidaA [7]),
	.datac(vcc),
	.datad(\alu|alu1|Add2~14_combout ),
	.cin(gnd),
	.combout(\resultado[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[7]~7 .lut_mask = 16'hEE44;
defparam \resultado[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N7
cycloneii_lcell_ff \regc|saidaC[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[7]~7_combout ),
	.sdata(\controle|contador [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|SELD~regout ),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [7]));

// Location: LCCOMB_X44_Y24_N0
cycloneii_lcell_comb \resultado[8]~8 (
// Equation(s):
// \resultado[8]~8_combout  = (\controle|DIV~regout  & (\alu|alu2|Add0~3_combout )) # (!\controle|DIV~regout  & ((\antiloop|saidaA [8])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\alu|alu2|Add0~3_combout ),
	.datad(\antiloop|saidaA [8]),
	.cin(gnd),
	.combout(\resultado[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[8]~8 .lut_mask = 16'hF3C0;
defparam \resultado[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N1
cycloneii_lcell_ff \regc|saidaC[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [8]));

// Location: LCCOMB_X44_Y24_N18
cycloneii_lcell_comb \antiloop|saidaA~41 (
// Equation(s):
// \antiloop|saidaA~41_combout  = (\alu|alu2|Add0~6_combout  & (((\controle|contador [0]) # (!\antiloop|Equal0~0_combout )) # (!\antiloop|Equal0~1_combout )))

	.dataa(\antiloop|Equal0~1_combout ),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\controle|contador [0]),
	.datad(\alu|alu2|Add0~6_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~41_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~41 .lut_mask = 16'hF700;
defparam \antiloop|saidaA~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N19
cycloneii_lcell_ff \antiloop|saidaA[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [9]));

// Location: LCCOMB_X44_Y24_N10
cycloneii_lcell_comb \resultado[9]~9 (
// Equation(s):
// \resultado[9]~9_combout  = (\controle|DIV~regout  & (\alu|alu2|Add0~6_combout )) # (!\controle|DIV~regout  & ((\antiloop|saidaA [9])))

	.dataa(\alu|alu2|Add0~6_combout ),
	.datab(\antiloop|saidaA [9]),
	.datac(vcc),
	.datad(\controle|DIV~regout ),
	.cin(gnd),
	.combout(\resultado[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[9]~9 .lut_mask = 16'hAACC;
defparam \resultado[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N11
cycloneii_lcell_ff \regc|saidaC[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [9]));

// Location: LCCOMB_X47_Y24_N20
cycloneii_lcell_comb \resultado[10]~10 (
// Equation(s):
// \resultado[10]~10_combout  = (\controle|DIV~regout  & ((\alu|alu2|Add0~9_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [10]))

	.dataa(\antiloop|saidaA [10]),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\alu|alu2|Add0~9_combout ),
	.cin(gnd),
	.combout(\resultado[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[10]~10 .lut_mask = 16'hEE22;
defparam \resultado[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N21
cycloneii_lcell_ff \regc|saidaC[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [10]));

// Location: LCCOMB_X44_Y24_N20
cycloneii_lcell_comb \resultado[11]~11 (
// Equation(s):
// \resultado[11]~11_combout  = (\controle|DIV~regout  & (\alu|alu2|Add0~12_combout )) # (!\controle|DIV~regout  & ((\antiloop|saidaA [11])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\alu|alu2|Add0~12_combout ),
	.datad(\antiloop|saidaA [11]),
	.cin(gnd),
	.combout(\resultado[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[11]~11 .lut_mask = 16'hF3C0;
defparam \resultado[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N21
cycloneii_lcell_ff \regc|saidaC[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [11]));

// Location: LCCOMB_X44_Y24_N2
cycloneii_lcell_comb \resultado[12]~12 (
// Equation(s):
// \resultado[12]~12_combout  = (\controle|DIV~regout  & ((\alu|alu2|Add0~15_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [12]))

	.dataa(\antiloop|saidaA [12]),
	.datab(vcc),
	.datac(\alu|alu2|Add0~15_combout ),
	.datad(\controle|DIV~regout ),
	.cin(gnd),
	.combout(\resultado[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[12]~12 .lut_mask = 16'hF0AA;
defparam \resultado[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N3
cycloneii_lcell_ff \regc|saidaC[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [12]));

// Location: LCCOMB_X44_Y24_N8
cycloneii_lcell_comb \resultado[13]~13 (
// Equation(s):
// \resultado[13]~13_combout  = (\controle|DIV~regout  & ((\alu|alu2|Add0~18_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [13]))

	.dataa(\antiloop|saidaA [13]),
	.datab(\controle|DIV~regout ),
	.datac(vcc),
	.datad(\alu|alu2|Add0~18_combout ),
	.cin(gnd),
	.combout(\resultado[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[13]~13 .lut_mask = 16'hEE22;
defparam \resultado[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N9
cycloneii_lcell_ff \regc|saidaC[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [13]));

// Location: LCCOMB_X44_Y24_N14
cycloneii_lcell_comb \antiloop|saidaA~46 (
// Equation(s):
// \antiloop|saidaA~46_combout  = (\alu|alu2|Add0~21_combout  & (((\controle|contador [0]) # (!\antiloop|Equal0~0_combout )) # (!\antiloop|Equal0~1_combout )))

	.dataa(\antiloop|Equal0~1_combout ),
	.datab(\antiloop|Equal0~0_combout ),
	.datac(\controle|contador [0]),
	.datad(\alu|alu2|Add0~21_combout ),
	.cin(gnd),
	.combout(\antiloop|saidaA~46_combout ),
	.cout());
// synopsys translate_off
defparam \antiloop|saidaA~46 .lut_mask = 16'hF700;
defparam \antiloop|saidaA~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N15
cycloneii_lcell_ff \antiloop|saidaA[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\antiloop|saidaA~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloop|saidaA [14]));

// Location: LCCOMB_X44_Y24_N26
cycloneii_lcell_comb \resultado[14]~14 (
// Equation(s):
// \resultado[14]~14_combout  = (\controle|DIV~regout  & ((\alu|alu2|Add0~21_combout ))) # (!\controle|DIV~regout  & (\antiloop|saidaA [14]))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\antiloop|saidaA [14]),
	.datad(\alu|alu2|Add0~21_combout ),
	.cin(gnd),
	.combout(\resultado[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[14]~14 .lut_mask = 16'hFC30;
defparam \resultado[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N27
cycloneii_lcell_ff \regc|saidaC[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [14]));

// Location: LCCOMB_X44_Y24_N16
cycloneii_lcell_comb \resultado[15]~15 (
// Equation(s):
// \resultado[15]~15_combout  = (\controle|DIV~regout  & (\alu|alu2|Add0~24_combout )) # (!\controle|DIV~regout  & ((\antiloop|saidaA [15])))

	.dataa(vcc),
	.datab(\controle|DIV~regout ),
	.datac(\alu|alu2|Add0~24_combout ),
	.datad(\antiloop|saidaA [15]),
	.cin(gnd),
	.combout(\resultado[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \resultado[15]~15 .lut_mask = 16'hF3C0;
defparam \resultado[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N17
cycloneii_lcell_ff \regc|saidaC[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\resultado[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\controle|SELD~regout ),
	.sload(gnd),
	.ena(\controle|EnC~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regc|saidaC [15]));

// Location: LCCOMB_X49_Y23_N0
cycloneii_lcell_comb \regResto|saidaResto[0]~feeder (
// Equation(s):
// \regResto|saidaResto[0]~feeder_combout  = \regResto|saidaResto[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\regResto|saidaResto[0]~0_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[0]~feeder .lut_mask = 16'hFF00;
defparam \regResto|saidaResto[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneii_lcell_comb \controle|menor~0 (
// Equation(s):
// \controle|menor~0_combout  = (\controle|menor~regout  & ((\rega|FimA~regout ) # ((\regResto|FimResto~regout ) # (\controle|always1~1_combout ))))

	.dataa(\rega|FimA~regout ),
	.datab(\regResto|FimResto~regout ),
	.datac(\controle|menor~regout ),
	.datad(\controle|always1~1_combout ),
	.cin(gnd),
	.combout(\controle|menor~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|menor~0 .lut_mask = 16'hF0E0;
defparam \controle|menor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneii_lcell_comb \controle|menor~1 (
// Equation(s):
// \controle|menor~1_combout  = (\controle|menor~0_combout ) # ((!\rega|FimA~regout  & (!\controle|multp~2_combout  & \controle|multp~3_combout )))

	.dataa(\rega|FimA~regout ),
	.datab(\controle|menor~0_combout ),
	.datac(\controle|multp~2_combout ),
	.datad(\controle|multp~3_combout ),
	.cin(gnd),
	.combout(\controle|menor~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|menor~1 .lut_mask = 16'hCDCC;
defparam \controle|menor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N21
cycloneii_lcell_ff \controle|menor (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\controle|menor~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controle|menor~regout ));

// Location: LCFF_X49_Y23_N1
cycloneii_lcell_ff \regResto|saidaResto[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[0]~feeder_combout ),
	.sdata(\rega|saidaA [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [0]));

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \regResto|saidaResto[1]~feeder (
// Equation(s):
// \regResto|saidaResto[1]~feeder_combout  = \regResto|saidaResto[1]~1_combout 

	.dataa(vcc),
	.datab(\regResto|saidaResto[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\regResto|saidaResto[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[1]~feeder .lut_mask = 16'hCCCC;
defparam \regResto|saidaResto[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N5
cycloneii_lcell_ff \rega|saidaA[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [1]));

// Location: LCFF_X43_Y23_N25
cycloneii_lcell_ff \regResto|saidaResto[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[1]~feeder_combout ),
	.sdata(\rega|saidaA [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [1]));

// Location: LCCOMB_X43_Y23_N30
cycloneii_lcell_comb \regResto|saidaResto[2]~feeder (
// Equation(s):
// \regResto|saidaResto[2]~feeder_combout  = \regResto|saidaResto[2]~2_combout 

	.dataa(vcc),
	.datab(\regResto|saidaResto[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\regResto|saidaResto[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[2]~feeder .lut_mask = 16'hCCCC;
defparam \regResto|saidaResto[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N31
cycloneii_lcell_ff \regResto|saidaResto[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[2]~feeder_combout ),
	.sdata(\rega|saidaA [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [2]));

// Location: LCFF_X43_Y23_N29
cycloneii_lcell_ff \regResto|saidaResto[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[3]~3_combout ),
	.sdata(\rega|saidaA [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [3]));

// Location: LCFF_X43_Y23_N23
cycloneii_lcell_ff \regResto|saidaResto[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[4]~4_combout ),
	.sdata(\rega|saidaA [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [4]));

// Location: LCCOMB_X43_Y23_N0
cycloneii_lcell_comb \regResto|saidaResto[5]~feeder (
// Equation(s):
// \regResto|saidaResto[5]~feeder_combout  = \regResto|saidaResto[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\regResto|saidaResto[5]~5_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[5]~feeder .lut_mask = 16'hFF00;
defparam \regResto|saidaResto[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N9
cycloneii_lcell_ff \rega|saidaA[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom|temp_rtl_0|auto_generated|ram_block1a5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controle|EnA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rega|saidaA [5]));

// Location: LCFF_X43_Y23_N1
cycloneii_lcell_ff \regResto|saidaResto[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[5]~feeder_combout ),
	.sdata(\rega|saidaA [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [5]));

// Location: LCCOMB_X43_Y23_N26
cycloneii_lcell_comb \regResto|saidaResto[6]~feeder (
// Equation(s):
// \regResto|saidaResto[6]~feeder_combout  = \regResto|saidaResto[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\regResto|saidaResto[6]~6_combout ),
	.cin(gnd),
	.combout(\regResto|saidaResto[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regResto|saidaResto[6]~feeder .lut_mask = 16'hFF00;
defparam \regResto|saidaResto[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N27
cycloneii_lcell_ff \regResto|saidaResto[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[6]~feeder_combout ),
	.sdata(\rega|saidaA [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [6]));

// Location: LCFF_X43_Y23_N5
cycloneii_lcell_ff \regResto|saidaResto[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\regResto|saidaResto[7]~7_combout ),
	.sdata(\rega|saidaA [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\controle|menor~regout ),
	.ena(\controle|EnResto~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regResto|saidaResto [7]));

// Location: LCFF_X47_Y23_N7
cycloneii_lcell_ff \antiloopd|saidaA[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [1]));

// Location: LCFF_X47_Y23_N9
cycloneii_lcell_ff \antiloopd|saidaA[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [3]));

// Location: LCFF_X47_Y23_N21
cycloneii_lcell_ff \antiloopd|saidaA[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [4]));

// Location: LCFF_X48_Y23_N11
cycloneii_lcell_ff \antiloopd|saidaA[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [5]));

// Location: LCFF_X47_Y23_N29
cycloneii_lcell_ff \antiloopd|saidaA[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\regResto|saidaResto[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [7]));

// Location: LCFF_X45_Y23_N17
cycloneii_lcell_ff \antiloopd|saidaA[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [8]));

// Location: LCFF_X45_Y23_N23
cycloneii_lcell_ff \antiloopd|saidaA[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu|alu2|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\antiloopd|saidaA [11]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[0]~I (
	.datain(\regc|saidaC [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[0]));
// synopsys translate_off
defparam \saida[0]~I .input_async_reset = "none";
defparam \saida[0]~I .input_power_up = "low";
defparam \saida[0]~I .input_register_mode = "none";
defparam \saida[0]~I .input_sync_reset = "none";
defparam \saida[0]~I .oe_async_reset = "none";
defparam \saida[0]~I .oe_power_up = "low";
defparam \saida[0]~I .oe_register_mode = "none";
defparam \saida[0]~I .oe_sync_reset = "none";
defparam \saida[0]~I .operation_mode = "output";
defparam \saida[0]~I .output_async_reset = "none";
defparam \saida[0]~I .output_power_up = "low";
defparam \saida[0]~I .output_register_mode = "none";
defparam \saida[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[1]~I (
	.datain(\regc|saidaC [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[1]));
// synopsys translate_off
defparam \saida[1]~I .input_async_reset = "none";
defparam \saida[1]~I .input_power_up = "low";
defparam \saida[1]~I .input_register_mode = "none";
defparam \saida[1]~I .input_sync_reset = "none";
defparam \saida[1]~I .oe_async_reset = "none";
defparam \saida[1]~I .oe_power_up = "low";
defparam \saida[1]~I .oe_register_mode = "none";
defparam \saida[1]~I .oe_sync_reset = "none";
defparam \saida[1]~I .operation_mode = "output";
defparam \saida[1]~I .output_async_reset = "none";
defparam \saida[1]~I .output_power_up = "low";
defparam \saida[1]~I .output_register_mode = "none";
defparam \saida[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[2]~I (
	.datain(\regc|saidaC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[2]));
// synopsys translate_off
defparam \saida[2]~I .input_async_reset = "none";
defparam \saida[2]~I .input_power_up = "low";
defparam \saida[2]~I .input_register_mode = "none";
defparam \saida[2]~I .input_sync_reset = "none";
defparam \saida[2]~I .oe_async_reset = "none";
defparam \saida[2]~I .oe_power_up = "low";
defparam \saida[2]~I .oe_register_mode = "none";
defparam \saida[2]~I .oe_sync_reset = "none";
defparam \saida[2]~I .operation_mode = "output";
defparam \saida[2]~I .output_async_reset = "none";
defparam \saida[2]~I .output_power_up = "low";
defparam \saida[2]~I .output_register_mode = "none";
defparam \saida[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[3]~I (
	.datain(\regc|saidaC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[3]));
// synopsys translate_off
defparam \saida[3]~I .input_async_reset = "none";
defparam \saida[3]~I .input_power_up = "low";
defparam \saida[3]~I .input_register_mode = "none";
defparam \saida[3]~I .input_sync_reset = "none";
defparam \saida[3]~I .oe_async_reset = "none";
defparam \saida[3]~I .oe_power_up = "low";
defparam \saida[3]~I .oe_register_mode = "none";
defparam \saida[3]~I .oe_sync_reset = "none";
defparam \saida[3]~I .operation_mode = "output";
defparam \saida[3]~I .output_async_reset = "none";
defparam \saida[3]~I .output_power_up = "low";
defparam \saida[3]~I .output_register_mode = "none";
defparam \saida[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[4]~I (
	.datain(\regc|saidaC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[4]));
// synopsys translate_off
defparam \saida[4]~I .input_async_reset = "none";
defparam \saida[4]~I .input_power_up = "low";
defparam \saida[4]~I .input_register_mode = "none";
defparam \saida[4]~I .input_sync_reset = "none";
defparam \saida[4]~I .oe_async_reset = "none";
defparam \saida[4]~I .oe_power_up = "low";
defparam \saida[4]~I .oe_register_mode = "none";
defparam \saida[4]~I .oe_sync_reset = "none";
defparam \saida[4]~I .operation_mode = "output";
defparam \saida[4]~I .output_async_reset = "none";
defparam \saida[4]~I .output_power_up = "low";
defparam \saida[4]~I .output_register_mode = "none";
defparam \saida[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[5]~I (
	.datain(\regc|saidaC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[5]));
// synopsys translate_off
defparam \saida[5]~I .input_async_reset = "none";
defparam \saida[5]~I .input_power_up = "low";
defparam \saida[5]~I .input_register_mode = "none";
defparam \saida[5]~I .input_sync_reset = "none";
defparam \saida[5]~I .oe_async_reset = "none";
defparam \saida[5]~I .oe_power_up = "low";
defparam \saida[5]~I .oe_register_mode = "none";
defparam \saida[5]~I .oe_sync_reset = "none";
defparam \saida[5]~I .operation_mode = "output";
defparam \saida[5]~I .output_async_reset = "none";
defparam \saida[5]~I .output_power_up = "low";
defparam \saida[5]~I .output_register_mode = "none";
defparam \saida[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[6]~I (
	.datain(\regc|saidaC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[6]));
// synopsys translate_off
defparam \saida[6]~I .input_async_reset = "none";
defparam \saida[6]~I .input_power_up = "low";
defparam \saida[6]~I .input_register_mode = "none";
defparam \saida[6]~I .input_sync_reset = "none";
defparam \saida[6]~I .oe_async_reset = "none";
defparam \saida[6]~I .oe_power_up = "low";
defparam \saida[6]~I .oe_register_mode = "none";
defparam \saida[6]~I .oe_sync_reset = "none";
defparam \saida[6]~I .operation_mode = "output";
defparam \saida[6]~I .output_async_reset = "none";
defparam \saida[6]~I .output_power_up = "low";
defparam \saida[6]~I .output_register_mode = "none";
defparam \saida[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[7]~I (
	.datain(\regc|saidaC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[7]));
// synopsys translate_off
defparam \saida[7]~I .input_async_reset = "none";
defparam \saida[7]~I .input_power_up = "low";
defparam \saida[7]~I .input_register_mode = "none";
defparam \saida[7]~I .input_sync_reset = "none";
defparam \saida[7]~I .oe_async_reset = "none";
defparam \saida[7]~I .oe_power_up = "low";
defparam \saida[7]~I .oe_register_mode = "none";
defparam \saida[7]~I .oe_sync_reset = "none";
defparam \saida[7]~I .operation_mode = "output";
defparam \saida[7]~I .output_async_reset = "none";
defparam \saida[7]~I .output_power_up = "low";
defparam \saida[7]~I .output_register_mode = "none";
defparam \saida[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[8]~I (
	.datain(\regc|saidaC [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[8]));
// synopsys translate_off
defparam \saida[8]~I .input_async_reset = "none";
defparam \saida[8]~I .input_power_up = "low";
defparam \saida[8]~I .input_register_mode = "none";
defparam \saida[8]~I .input_sync_reset = "none";
defparam \saida[8]~I .oe_async_reset = "none";
defparam \saida[8]~I .oe_power_up = "low";
defparam \saida[8]~I .oe_register_mode = "none";
defparam \saida[8]~I .oe_sync_reset = "none";
defparam \saida[8]~I .operation_mode = "output";
defparam \saida[8]~I .output_async_reset = "none";
defparam \saida[8]~I .output_power_up = "low";
defparam \saida[8]~I .output_register_mode = "none";
defparam \saida[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[9]~I (
	.datain(\regc|saidaC [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[9]));
// synopsys translate_off
defparam \saida[9]~I .input_async_reset = "none";
defparam \saida[9]~I .input_power_up = "low";
defparam \saida[9]~I .input_register_mode = "none";
defparam \saida[9]~I .input_sync_reset = "none";
defparam \saida[9]~I .oe_async_reset = "none";
defparam \saida[9]~I .oe_power_up = "low";
defparam \saida[9]~I .oe_register_mode = "none";
defparam \saida[9]~I .oe_sync_reset = "none";
defparam \saida[9]~I .operation_mode = "output";
defparam \saida[9]~I .output_async_reset = "none";
defparam \saida[9]~I .output_power_up = "low";
defparam \saida[9]~I .output_register_mode = "none";
defparam \saida[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[10]~I (
	.datain(\regc|saidaC [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[10]));
// synopsys translate_off
defparam \saida[10]~I .input_async_reset = "none";
defparam \saida[10]~I .input_power_up = "low";
defparam \saida[10]~I .input_register_mode = "none";
defparam \saida[10]~I .input_sync_reset = "none";
defparam \saida[10]~I .oe_async_reset = "none";
defparam \saida[10]~I .oe_power_up = "low";
defparam \saida[10]~I .oe_register_mode = "none";
defparam \saida[10]~I .oe_sync_reset = "none";
defparam \saida[10]~I .operation_mode = "output";
defparam \saida[10]~I .output_async_reset = "none";
defparam \saida[10]~I .output_power_up = "low";
defparam \saida[10]~I .output_register_mode = "none";
defparam \saida[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[11]~I (
	.datain(\regc|saidaC [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[11]));
// synopsys translate_off
defparam \saida[11]~I .input_async_reset = "none";
defparam \saida[11]~I .input_power_up = "low";
defparam \saida[11]~I .input_register_mode = "none";
defparam \saida[11]~I .input_sync_reset = "none";
defparam \saida[11]~I .oe_async_reset = "none";
defparam \saida[11]~I .oe_power_up = "low";
defparam \saida[11]~I .oe_register_mode = "none";
defparam \saida[11]~I .oe_sync_reset = "none";
defparam \saida[11]~I .operation_mode = "output";
defparam \saida[11]~I .output_async_reset = "none";
defparam \saida[11]~I .output_power_up = "low";
defparam \saida[11]~I .output_register_mode = "none";
defparam \saida[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[12]~I (
	.datain(\regc|saidaC [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[12]));
// synopsys translate_off
defparam \saida[12]~I .input_async_reset = "none";
defparam \saida[12]~I .input_power_up = "low";
defparam \saida[12]~I .input_register_mode = "none";
defparam \saida[12]~I .input_sync_reset = "none";
defparam \saida[12]~I .oe_async_reset = "none";
defparam \saida[12]~I .oe_power_up = "low";
defparam \saida[12]~I .oe_register_mode = "none";
defparam \saida[12]~I .oe_sync_reset = "none";
defparam \saida[12]~I .operation_mode = "output";
defparam \saida[12]~I .output_async_reset = "none";
defparam \saida[12]~I .output_power_up = "low";
defparam \saida[12]~I .output_register_mode = "none";
defparam \saida[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[13]~I (
	.datain(\regc|saidaC [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[13]));
// synopsys translate_off
defparam \saida[13]~I .input_async_reset = "none";
defparam \saida[13]~I .input_power_up = "low";
defparam \saida[13]~I .input_register_mode = "none";
defparam \saida[13]~I .input_sync_reset = "none";
defparam \saida[13]~I .oe_async_reset = "none";
defparam \saida[13]~I .oe_power_up = "low";
defparam \saida[13]~I .oe_register_mode = "none";
defparam \saida[13]~I .oe_sync_reset = "none";
defparam \saida[13]~I .operation_mode = "output";
defparam \saida[13]~I .output_async_reset = "none";
defparam \saida[13]~I .output_power_up = "low";
defparam \saida[13]~I .output_register_mode = "none";
defparam \saida[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[14]~I (
	.datain(\regc|saidaC [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[14]));
// synopsys translate_off
defparam \saida[14]~I .input_async_reset = "none";
defparam \saida[14]~I .input_power_up = "low";
defparam \saida[14]~I .input_register_mode = "none";
defparam \saida[14]~I .input_sync_reset = "none";
defparam \saida[14]~I .oe_async_reset = "none";
defparam \saida[14]~I .oe_power_up = "low";
defparam \saida[14]~I .oe_register_mode = "none";
defparam \saida[14]~I .oe_sync_reset = "none";
defparam \saida[14]~I .operation_mode = "output";
defparam \saida[14]~I .output_async_reset = "none";
defparam \saida[14]~I .output_power_up = "low";
defparam \saida[14]~I .output_register_mode = "none";
defparam \saida[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[15]~I (
	.datain(\regc|saidaC [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[15]));
// synopsys translate_off
defparam \saida[15]~I .input_async_reset = "none";
defparam \saida[15]~I .input_power_up = "low";
defparam \saida[15]~I .input_register_mode = "none";
defparam \saida[15]~I .input_sync_reset = "none";
defparam \saida[15]~I .oe_async_reset = "none";
defparam \saida[15]~I .oe_power_up = "low";
defparam \saida[15]~I .oe_register_mode = "none";
defparam \saida[15]~I .oe_sync_reset = "none";
defparam \saida[15]~I .operation_mode = "output";
defparam \saida[15]~I .output_async_reset = "none";
defparam \saida[15]~I .output_power_up = "low";
defparam \saida[15]~I .output_register_mode = "none";
defparam \saida[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[0]~I (
	.datain(\regResto|saidaResto [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[0]));
// synopsys translate_off
defparam \saidaResto[0]~I .input_async_reset = "none";
defparam \saidaResto[0]~I .input_power_up = "low";
defparam \saidaResto[0]~I .input_register_mode = "none";
defparam \saidaResto[0]~I .input_sync_reset = "none";
defparam \saidaResto[0]~I .oe_async_reset = "none";
defparam \saidaResto[0]~I .oe_power_up = "low";
defparam \saidaResto[0]~I .oe_register_mode = "none";
defparam \saidaResto[0]~I .oe_sync_reset = "none";
defparam \saidaResto[0]~I .operation_mode = "output";
defparam \saidaResto[0]~I .output_async_reset = "none";
defparam \saidaResto[0]~I .output_power_up = "low";
defparam \saidaResto[0]~I .output_register_mode = "none";
defparam \saidaResto[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[1]~I (
	.datain(\regResto|saidaResto [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[1]));
// synopsys translate_off
defparam \saidaResto[1]~I .input_async_reset = "none";
defparam \saidaResto[1]~I .input_power_up = "low";
defparam \saidaResto[1]~I .input_register_mode = "none";
defparam \saidaResto[1]~I .input_sync_reset = "none";
defparam \saidaResto[1]~I .oe_async_reset = "none";
defparam \saidaResto[1]~I .oe_power_up = "low";
defparam \saidaResto[1]~I .oe_register_mode = "none";
defparam \saidaResto[1]~I .oe_sync_reset = "none";
defparam \saidaResto[1]~I .operation_mode = "output";
defparam \saidaResto[1]~I .output_async_reset = "none";
defparam \saidaResto[1]~I .output_power_up = "low";
defparam \saidaResto[1]~I .output_register_mode = "none";
defparam \saidaResto[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[2]~I (
	.datain(\regResto|saidaResto [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[2]));
// synopsys translate_off
defparam \saidaResto[2]~I .input_async_reset = "none";
defparam \saidaResto[2]~I .input_power_up = "low";
defparam \saidaResto[2]~I .input_register_mode = "none";
defparam \saidaResto[2]~I .input_sync_reset = "none";
defparam \saidaResto[2]~I .oe_async_reset = "none";
defparam \saidaResto[2]~I .oe_power_up = "low";
defparam \saidaResto[2]~I .oe_register_mode = "none";
defparam \saidaResto[2]~I .oe_sync_reset = "none";
defparam \saidaResto[2]~I .operation_mode = "output";
defparam \saidaResto[2]~I .output_async_reset = "none";
defparam \saidaResto[2]~I .output_power_up = "low";
defparam \saidaResto[2]~I .output_register_mode = "none";
defparam \saidaResto[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[3]~I (
	.datain(\regResto|saidaResto [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[3]));
// synopsys translate_off
defparam \saidaResto[3]~I .input_async_reset = "none";
defparam \saidaResto[3]~I .input_power_up = "low";
defparam \saidaResto[3]~I .input_register_mode = "none";
defparam \saidaResto[3]~I .input_sync_reset = "none";
defparam \saidaResto[3]~I .oe_async_reset = "none";
defparam \saidaResto[3]~I .oe_power_up = "low";
defparam \saidaResto[3]~I .oe_register_mode = "none";
defparam \saidaResto[3]~I .oe_sync_reset = "none";
defparam \saidaResto[3]~I .operation_mode = "output";
defparam \saidaResto[3]~I .output_async_reset = "none";
defparam \saidaResto[3]~I .output_power_up = "low";
defparam \saidaResto[3]~I .output_register_mode = "none";
defparam \saidaResto[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[4]~I (
	.datain(\regResto|saidaResto [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[4]));
// synopsys translate_off
defparam \saidaResto[4]~I .input_async_reset = "none";
defparam \saidaResto[4]~I .input_power_up = "low";
defparam \saidaResto[4]~I .input_register_mode = "none";
defparam \saidaResto[4]~I .input_sync_reset = "none";
defparam \saidaResto[4]~I .oe_async_reset = "none";
defparam \saidaResto[4]~I .oe_power_up = "low";
defparam \saidaResto[4]~I .oe_register_mode = "none";
defparam \saidaResto[4]~I .oe_sync_reset = "none";
defparam \saidaResto[4]~I .operation_mode = "output";
defparam \saidaResto[4]~I .output_async_reset = "none";
defparam \saidaResto[4]~I .output_power_up = "low";
defparam \saidaResto[4]~I .output_register_mode = "none";
defparam \saidaResto[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[5]~I (
	.datain(\regResto|saidaResto [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[5]));
// synopsys translate_off
defparam \saidaResto[5]~I .input_async_reset = "none";
defparam \saidaResto[5]~I .input_power_up = "low";
defparam \saidaResto[5]~I .input_register_mode = "none";
defparam \saidaResto[5]~I .input_sync_reset = "none";
defparam \saidaResto[5]~I .oe_async_reset = "none";
defparam \saidaResto[5]~I .oe_power_up = "low";
defparam \saidaResto[5]~I .oe_register_mode = "none";
defparam \saidaResto[5]~I .oe_sync_reset = "none";
defparam \saidaResto[5]~I .operation_mode = "output";
defparam \saidaResto[5]~I .output_async_reset = "none";
defparam \saidaResto[5]~I .output_power_up = "low";
defparam \saidaResto[5]~I .output_register_mode = "none";
defparam \saidaResto[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[6]~I (
	.datain(\regResto|saidaResto [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[6]));
// synopsys translate_off
defparam \saidaResto[6]~I .input_async_reset = "none";
defparam \saidaResto[6]~I .input_power_up = "low";
defparam \saidaResto[6]~I .input_register_mode = "none";
defparam \saidaResto[6]~I .input_sync_reset = "none";
defparam \saidaResto[6]~I .oe_async_reset = "none";
defparam \saidaResto[6]~I .oe_power_up = "low";
defparam \saidaResto[6]~I .oe_register_mode = "none";
defparam \saidaResto[6]~I .oe_sync_reset = "none";
defparam \saidaResto[6]~I .operation_mode = "output";
defparam \saidaResto[6]~I .output_async_reset = "none";
defparam \saidaResto[6]~I .output_power_up = "low";
defparam \saidaResto[6]~I .output_register_mode = "none";
defparam \saidaResto[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[7]~I (
	.datain(\regResto|saidaResto [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[7]));
// synopsys translate_off
defparam \saidaResto[7]~I .input_async_reset = "none";
defparam \saidaResto[7]~I .input_power_up = "low";
defparam \saidaResto[7]~I .input_register_mode = "none";
defparam \saidaResto[7]~I .input_sync_reset = "none";
defparam \saidaResto[7]~I .oe_async_reset = "none";
defparam \saidaResto[7]~I .oe_power_up = "low";
defparam \saidaResto[7]~I .oe_register_mode = "none";
defparam \saidaResto[7]~I .oe_sync_reset = "none";
defparam \saidaResto[7]~I .operation_mode = "output";
defparam \saidaResto[7]~I .output_async_reset = "none";
defparam \saidaResto[7]~I .output_power_up = "low";
defparam \saidaResto[7]~I .output_register_mode = "none";
defparam \saidaResto[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[8]));
// synopsys translate_off
defparam \saidaResto[8]~I .input_async_reset = "none";
defparam \saidaResto[8]~I .input_power_up = "low";
defparam \saidaResto[8]~I .input_register_mode = "none";
defparam \saidaResto[8]~I .input_sync_reset = "none";
defparam \saidaResto[8]~I .oe_async_reset = "none";
defparam \saidaResto[8]~I .oe_power_up = "low";
defparam \saidaResto[8]~I .oe_register_mode = "none";
defparam \saidaResto[8]~I .oe_sync_reset = "none";
defparam \saidaResto[8]~I .operation_mode = "output";
defparam \saidaResto[8]~I .output_async_reset = "none";
defparam \saidaResto[8]~I .output_power_up = "low";
defparam \saidaResto[8]~I .output_register_mode = "none";
defparam \saidaResto[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[9]));
// synopsys translate_off
defparam \saidaResto[9]~I .input_async_reset = "none";
defparam \saidaResto[9]~I .input_power_up = "low";
defparam \saidaResto[9]~I .input_register_mode = "none";
defparam \saidaResto[9]~I .input_sync_reset = "none";
defparam \saidaResto[9]~I .oe_async_reset = "none";
defparam \saidaResto[9]~I .oe_power_up = "low";
defparam \saidaResto[9]~I .oe_register_mode = "none";
defparam \saidaResto[9]~I .oe_sync_reset = "none";
defparam \saidaResto[9]~I .operation_mode = "output";
defparam \saidaResto[9]~I .output_async_reset = "none";
defparam \saidaResto[9]~I .output_power_up = "low";
defparam \saidaResto[9]~I .output_register_mode = "none";
defparam \saidaResto[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[10]));
// synopsys translate_off
defparam \saidaResto[10]~I .input_async_reset = "none";
defparam \saidaResto[10]~I .input_power_up = "low";
defparam \saidaResto[10]~I .input_register_mode = "none";
defparam \saidaResto[10]~I .input_sync_reset = "none";
defparam \saidaResto[10]~I .oe_async_reset = "none";
defparam \saidaResto[10]~I .oe_power_up = "low";
defparam \saidaResto[10]~I .oe_register_mode = "none";
defparam \saidaResto[10]~I .oe_sync_reset = "none";
defparam \saidaResto[10]~I .operation_mode = "output";
defparam \saidaResto[10]~I .output_async_reset = "none";
defparam \saidaResto[10]~I .output_power_up = "low";
defparam \saidaResto[10]~I .output_register_mode = "none";
defparam \saidaResto[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[11]));
// synopsys translate_off
defparam \saidaResto[11]~I .input_async_reset = "none";
defparam \saidaResto[11]~I .input_power_up = "low";
defparam \saidaResto[11]~I .input_register_mode = "none";
defparam \saidaResto[11]~I .input_sync_reset = "none";
defparam \saidaResto[11]~I .oe_async_reset = "none";
defparam \saidaResto[11]~I .oe_power_up = "low";
defparam \saidaResto[11]~I .oe_register_mode = "none";
defparam \saidaResto[11]~I .oe_sync_reset = "none";
defparam \saidaResto[11]~I .operation_mode = "output";
defparam \saidaResto[11]~I .output_async_reset = "none";
defparam \saidaResto[11]~I .output_power_up = "low";
defparam \saidaResto[11]~I .output_register_mode = "none";
defparam \saidaResto[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[12]));
// synopsys translate_off
defparam \saidaResto[12]~I .input_async_reset = "none";
defparam \saidaResto[12]~I .input_power_up = "low";
defparam \saidaResto[12]~I .input_register_mode = "none";
defparam \saidaResto[12]~I .input_sync_reset = "none";
defparam \saidaResto[12]~I .oe_async_reset = "none";
defparam \saidaResto[12]~I .oe_power_up = "low";
defparam \saidaResto[12]~I .oe_register_mode = "none";
defparam \saidaResto[12]~I .oe_sync_reset = "none";
defparam \saidaResto[12]~I .operation_mode = "output";
defparam \saidaResto[12]~I .output_async_reset = "none";
defparam \saidaResto[12]~I .output_power_up = "low";
defparam \saidaResto[12]~I .output_register_mode = "none";
defparam \saidaResto[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[13]));
// synopsys translate_off
defparam \saidaResto[13]~I .input_async_reset = "none";
defparam \saidaResto[13]~I .input_power_up = "low";
defparam \saidaResto[13]~I .input_register_mode = "none";
defparam \saidaResto[13]~I .input_sync_reset = "none";
defparam \saidaResto[13]~I .oe_async_reset = "none";
defparam \saidaResto[13]~I .oe_power_up = "low";
defparam \saidaResto[13]~I .oe_register_mode = "none";
defparam \saidaResto[13]~I .oe_sync_reset = "none";
defparam \saidaResto[13]~I .operation_mode = "output";
defparam \saidaResto[13]~I .output_async_reset = "none";
defparam \saidaResto[13]~I .output_power_up = "low";
defparam \saidaResto[13]~I .output_register_mode = "none";
defparam \saidaResto[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[14]));
// synopsys translate_off
defparam \saidaResto[14]~I .input_async_reset = "none";
defparam \saidaResto[14]~I .input_power_up = "low";
defparam \saidaResto[14]~I .input_register_mode = "none";
defparam \saidaResto[14]~I .input_sync_reset = "none";
defparam \saidaResto[14]~I .oe_async_reset = "none";
defparam \saidaResto[14]~I .oe_power_up = "low";
defparam \saidaResto[14]~I .oe_register_mode = "none";
defparam \saidaResto[14]~I .oe_sync_reset = "none";
defparam \saidaResto[14]~I .operation_mode = "output";
defparam \saidaResto[14]~I .output_async_reset = "none";
defparam \saidaResto[14]~I .output_power_up = "low";
defparam \saidaResto[14]~I .output_register_mode = "none";
defparam \saidaResto[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaResto[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaResto[15]));
// synopsys translate_off
defparam \saidaResto[15]~I .input_async_reset = "none";
defparam \saidaResto[15]~I .input_power_up = "low";
defparam \saidaResto[15]~I .input_register_mode = "none";
defparam \saidaResto[15]~I .input_sync_reset = "none";
defparam \saidaResto[15]~I .oe_async_reset = "none";
defparam \saidaResto[15]~I .oe_power_up = "low";
defparam \saidaResto[15]~I .oe_register_mode = "none";
defparam \saidaResto[15]~I .oe_sync_reset = "none";
defparam \saidaResto[15]~I .operation_mode = "output";
defparam \saidaResto[15]~I .output_async_reset = "none";
defparam \saidaResto[15]~I .output_power_up = "low";
defparam \saidaResto[15]~I .output_register_mode = "none";
defparam \saidaResto[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[0]~I (
	.datain(\controle|contador [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[0]));
// synopsys translate_off
defparam \contador[0]~I .input_async_reset = "none";
defparam \contador[0]~I .input_power_up = "low";
defparam \contador[0]~I .input_register_mode = "none";
defparam \contador[0]~I .input_sync_reset = "none";
defparam \contador[0]~I .oe_async_reset = "none";
defparam \contador[0]~I .oe_power_up = "low";
defparam \contador[0]~I .oe_register_mode = "none";
defparam \contador[0]~I .oe_sync_reset = "none";
defparam \contador[0]~I .operation_mode = "output";
defparam \contador[0]~I .output_async_reset = "none";
defparam \contador[0]~I .output_power_up = "low";
defparam \contador[0]~I .output_register_mode = "none";
defparam \contador[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[1]~I (
	.datain(\controle|contador [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[1]));
// synopsys translate_off
defparam \contador[1]~I .input_async_reset = "none";
defparam \contador[1]~I .input_power_up = "low";
defparam \contador[1]~I .input_register_mode = "none";
defparam \contador[1]~I .input_sync_reset = "none";
defparam \contador[1]~I .oe_async_reset = "none";
defparam \contador[1]~I .oe_power_up = "low";
defparam \contador[1]~I .oe_register_mode = "none";
defparam \contador[1]~I .oe_sync_reset = "none";
defparam \contador[1]~I .operation_mode = "output";
defparam \contador[1]~I .output_async_reset = "none";
defparam \contador[1]~I .output_power_up = "low";
defparam \contador[1]~I .output_register_mode = "none";
defparam \contador[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[2]~I (
	.datain(\controle|contador [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[2]));
// synopsys translate_off
defparam \contador[2]~I .input_async_reset = "none";
defparam \contador[2]~I .input_power_up = "low";
defparam \contador[2]~I .input_register_mode = "none";
defparam \contador[2]~I .input_sync_reset = "none";
defparam \contador[2]~I .oe_async_reset = "none";
defparam \contador[2]~I .oe_power_up = "low";
defparam \contador[2]~I .oe_register_mode = "none";
defparam \contador[2]~I .oe_sync_reset = "none";
defparam \contador[2]~I .operation_mode = "output";
defparam \contador[2]~I .output_async_reset = "none";
defparam \contador[2]~I .output_power_up = "low";
defparam \contador[2]~I .output_register_mode = "none";
defparam \contador[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[3]~I (
	.datain(\controle|contador [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[3]));
// synopsys translate_off
defparam \contador[3]~I .input_async_reset = "none";
defparam \contador[3]~I .input_power_up = "low";
defparam \contador[3]~I .input_register_mode = "none";
defparam \contador[3]~I .input_sync_reset = "none";
defparam \contador[3]~I .oe_async_reset = "none";
defparam \contador[3]~I .oe_power_up = "low";
defparam \contador[3]~I .oe_register_mode = "none";
defparam \contador[3]~I .oe_sync_reset = "none";
defparam \contador[3]~I .operation_mode = "output";
defparam \contador[3]~I .output_async_reset = "none";
defparam \contador[3]~I .output_power_up = "low";
defparam \contador[3]~I .output_register_mode = "none";
defparam \contador[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[4]~I (
	.datain(\controle|contador [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[4]));
// synopsys translate_off
defparam \contador[4]~I .input_async_reset = "none";
defparam \contador[4]~I .input_power_up = "low";
defparam \contador[4]~I .input_register_mode = "none";
defparam \contador[4]~I .input_sync_reset = "none";
defparam \contador[4]~I .oe_async_reset = "none";
defparam \contador[4]~I .oe_power_up = "low";
defparam \contador[4]~I .oe_register_mode = "none";
defparam \contador[4]~I .oe_sync_reset = "none";
defparam \contador[4]~I .operation_mode = "output";
defparam \contador[4]~I .output_async_reset = "none";
defparam \contador[4]~I .output_power_up = "low";
defparam \contador[4]~I .output_register_mode = "none";
defparam \contador[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[5]~I (
	.datain(\controle|contador [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[5]));
// synopsys translate_off
defparam \contador[5]~I .input_async_reset = "none";
defparam \contador[5]~I .input_power_up = "low";
defparam \contador[5]~I .input_register_mode = "none";
defparam \contador[5]~I .input_sync_reset = "none";
defparam \contador[5]~I .oe_async_reset = "none";
defparam \contador[5]~I .oe_power_up = "low";
defparam \contador[5]~I .oe_register_mode = "none";
defparam \contador[5]~I .oe_sync_reset = "none";
defparam \contador[5]~I .operation_mode = "output";
defparam \contador[5]~I .output_async_reset = "none";
defparam \contador[5]~I .output_power_up = "low";
defparam \contador[5]~I .output_register_mode = "none";
defparam \contador[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[6]~I (
	.datain(\controle|contador [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[6]));
// synopsys translate_off
defparam \contador[6]~I .input_async_reset = "none";
defparam \contador[6]~I .input_power_up = "low";
defparam \contador[6]~I .input_register_mode = "none";
defparam \contador[6]~I .input_sync_reset = "none";
defparam \contador[6]~I .oe_async_reset = "none";
defparam \contador[6]~I .oe_power_up = "low";
defparam \contador[6]~I .oe_register_mode = "none";
defparam \contador[6]~I .oe_sync_reset = "none";
defparam \contador[6]~I .operation_mode = "output";
defparam \contador[6]~I .output_async_reset = "none";
defparam \contador[6]~I .output_power_up = "low";
defparam \contador[6]~I .output_register_mode = "none";
defparam \contador[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador[7]~I (
	.datain(\controle|contador [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador[7]));
// synopsys translate_off
defparam \contador[7]~I .input_async_reset = "none";
defparam \contador[7]~I .input_power_up = "low";
defparam \contador[7]~I .input_register_mode = "none";
defparam \contador[7]~I .input_sync_reset = "none";
defparam \contador[7]~I .oe_async_reset = "none";
defparam \contador[7]~I .oe_power_up = "low";
defparam \contador[7]~I .oe_register_mode = "none";
defparam \contador[7]~I .oe_sync_reset = "none";
defparam \contador[7]~I .operation_mode = "output";
defparam \contador[7]~I .output_async_reset = "none";
defparam \contador[7]~I .output_power_up = "low";
defparam \contador[7]~I .output_register_mode = "none";
defparam \contador[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[0]~I (
	.datain(\regResto|saidaResto[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[0]));
// synopsys translate_off
defparam \SaidaAlu[0]~I .input_async_reset = "none";
defparam \SaidaAlu[0]~I .input_power_up = "low";
defparam \SaidaAlu[0]~I .input_register_mode = "none";
defparam \SaidaAlu[0]~I .input_sync_reset = "none";
defparam \SaidaAlu[0]~I .oe_async_reset = "none";
defparam \SaidaAlu[0]~I .oe_power_up = "low";
defparam \SaidaAlu[0]~I .oe_register_mode = "none";
defparam \SaidaAlu[0]~I .oe_sync_reset = "none";
defparam \SaidaAlu[0]~I .operation_mode = "output";
defparam \SaidaAlu[0]~I .output_async_reset = "none";
defparam \SaidaAlu[0]~I .output_power_up = "low";
defparam \SaidaAlu[0]~I .output_register_mode = "none";
defparam \SaidaAlu[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[1]~I (
	.datain(\regResto|saidaResto[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[1]));
// synopsys translate_off
defparam \SaidaAlu[1]~I .input_async_reset = "none";
defparam \SaidaAlu[1]~I .input_power_up = "low";
defparam \SaidaAlu[1]~I .input_register_mode = "none";
defparam \SaidaAlu[1]~I .input_sync_reset = "none";
defparam \SaidaAlu[1]~I .oe_async_reset = "none";
defparam \SaidaAlu[1]~I .oe_power_up = "low";
defparam \SaidaAlu[1]~I .oe_register_mode = "none";
defparam \SaidaAlu[1]~I .oe_sync_reset = "none";
defparam \SaidaAlu[1]~I .operation_mode = "output";
defparam \SaidaAlu[1]~I .output_async_reset = "none";
defparam \SaidaAlu[1]~I .output_power_up = "low";
defparam \SaidaAlu[1]~I .output_register_mode = "none";
defparam \SaidaAlu[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[2]~I (
	.datain(\regResto|saidaResto[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[2]));
// synopsys translate_off
defparam \SaidaAlu[2]~I .input_async_reset = "none";
defparam \SaidaAlu[2]~I .input_power_up = "low";
defparam \SaidaAlu[2]~I .input_register_mode = "none";
defparam \SaidaAlu[2]~I .input_sync_reset = "none";
defparam \SaidaAlu[2]~I .oe_async_reset = "none";
defparam \SaidaAlu[2]~I .oe_power_up = "low";
defparam \SaidaAlu[2]~I .oe_register_mode = "none";
defparam \SaidaAlu[2]~I .oe_sync_reset = "none";
defparam \SaidaAlu[2]~I .operation_mode = "output";
defparam \SaidaAlu[2]~I .output_async_reset = "none";
defparam \SaidaAlu[2]~I .output_power_up = "low";
defparam \SaidaAlu[2]~I .output_register_mode = "none";
defparam \SaidaAlu[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[3]~I (
	.datain(\regResto|saidaResto[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[3]));
// synopsys translate_off
defparam \SaidaAlu[3]~I .input_async_reset = "none";
defparam \SaidaAlu[3]~I .input_power_up = "low";
defparam \SaidaAlu[3]~I .input_register_mode = "none";
defparam \SaidaAlu[3]~I .input_sync_reset = "none";
defparam \SaidaAlu[3]~I .oe_async_reset = "none";
defparam \SaidaAlu[3]~I .oe_power_up = "low";
defparam \SaidaAlu[3]~I .oe_register_mode = "none";
defparam \SaidaAlu[3]~I .oe_sync_reset = "none";
defparam \SaidaAlu[3]~I .operation_mode = "output";
defparam \SaidaAlu[3]~I .output_async_reset = "none";
defparam \SaidaAlu[3]~I .output_power_up = "low";
defparam \SaidaAlu[3]~I .output_register_mode = "none";
defparam \SaidaAlu[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[4]~I (
	.datain(\regResto|saidaResto[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[4]));
// synopsys translate_off
defparam \SaidaAlu[4]~I .input_async_reset = "none";
defparam \SaidaAlu[4]~I .input_power_up = "low";
defparam \SaidaAlu[4]~I .input_register_mode = "none";
defparam \SaidaAlu[4]~I .input_sync_reset = "none";
defparam \SaidaAlu[4]~I .oe_async_reset = "none";
defparam \SaidaAlu[4]~I .oe_power_up = "low";
defparam \SaidaAlu[4]~I .oe_register_mode = "none";
defparam \SaidaAlu[4]~I .oe_sync_reset = "none";
defparam \SaidaAlu[4]~I .operation_mode = "output";
defparam \SaidaAlu[4]~I .output_async_reset = "none";
defparam \SaidaAlu[4]~I .output_power_up = "low";
defparam \SaidaAlu[4]~I .output_register_mode = "none";
defparam \SaidaAlu[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[5]~I (
	.datain(\regResto|saidaResto[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[5]));
// synopsys translate_off
defparam \SaidaAlu[5]~I .input_async_reset = "none";
defparam \SaidaAlu[5]~I .input_power_up = "low";
defparam \SaidaAlu[5]~I .input_register_mode = "none";
defparam \SaidaAlu[5]~I .input_sync_reset = "none";
defparam \SaidaAlu[5]~I .oe_async_reset = "none";
defparam \SaidaAlu[5]~I .oe_power_up = "low";
defparam \SaidaAlu[5]~I .oe_register_mode = "none";
defparam \SaidaAlu[5]~I .oe_sync_reset = "none";
defparam \SaidaAlu[5]~I .operation_mode = "output";
defparam \SaidaAlu[5]~I .output_async_reset = "none";
defparam \SaidaAlu[5]~I .output_power_up = "low";
defparam \SaidaAlu[5]~I .output_register_mode = "none";
defparam \SaidaAlu[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[6]~I (
	.datain(\regResto|saidaResto[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[6]));
// synopsys translate_off
defparam \SaidaAlu[6]~I .input_async_reset = "none";
defparam \SaidaAlu[6]~I .input_power_up = "low";
defparam \SaidaAlu[6]~I .input_register_mode = "none";
defparam \SaidaAlu[6]~I .input_sync_reset = "none";
defparam \SaidaAlu[6]~I .oe_async_reset = "none";
defparam \SaidaAlu[6]~I .oe_power_up = "low";
defparam \SaidaAlu[6]~I .oe_register_mode = "none";
defparam \SaidaAlu[6]~I .oe_sync_reset = "none";
defparam \SaidaAlu[6]~I .operation_mode = "output";
defparam \SaidaAlu[6]~I .output_async_reset = "none";
defparam \SaidaAlu[6]~I .output_power_up = "low";
defparam \SaidaAlu[6]~I .output_register_mode = "none";
defparam \SaidaAlu[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[7]~I (
	.datain(\regResto|saidaResto[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[7]));
// synopsys translate_off
defparam \SaidaAlu[7]~I .input_async_reset = "none";
defparam \SaidaAlu[7]~I .input_power_up = "low";
defparam \SaidaAlu[7]~I .input_register_mode = "none";
defparam \SaidaAlu[7]~I .input_sync_reset = "none";
defparam \SaidaAlu[7]~I .oe_async_reset = "none";
defparam \SaidaAlu[7]~I .oe_power_up = "low";
defparam \SaidaAlu[7]~I .oe_register_mode = "none";
defparam \SaidaAlu[7]~I .oe_sync_reset = "none";
defparam \SaidaAlu[7]~I .operation_mode = "output";
defparam \SaidaAlu[7]~I .output_async_reset = "none";
defparam \SaidaAlu[7]~I .output_power_up = "low";
defparam \SaidaAlu[7]~I .output_register_mode = "none";
defparam \SaidaAlu[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[8]~I (
	.datain(\alu|alu2|Add0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[8]));
// synopsys translate_off
defparam \SaidaAlu[8]~I .input_async_reset = "none";
defparam \SaidaAlu[8]~I .input_power_up = "low";
defparam \SaidaAlu[8]~I .input_register_mode = "none";
defparam \SaidaAlu[8]~I .input_sync_reset = "none";
defparam \SaidaAlu[8]~I .oe_async_reset = "none";
defparam \SaidaAlu[8]~I .oe_power_up = "low";
defparam \SaidaAlu[8]~I .oe_register_mode = "none";
defparam \SaidaAlu[8]~I .oe_sync_reset = "none";
defparam \SaidaAlu[8]~I .operation_mode = "output";
defparam \SaidaAlu[8]~I .output_async_reset = "none";
defparam \SaidaAlu[8]~I .output_power_up = "low";
defparam \SaidaAlu[8]~I .output_register_mode = "none";
defparam \SaidaAlu[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[9]~I (
	.datain(\alu|alu2|Add0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[9]));
// synopsys translate_off
defparam \SaidaAlu[9]~I .input_async_reset = "none";
defparam \SaidaAlu[9]~I .input_power_up = "low";
defparam \SaidaAlu[9]~I .input_register_mode = "none";
defparam \SaidaAlu[9]~I .input_sync_reset = "none";
defparam \SaidaAlu[9]~I .oe_async_reset = "none";
defparam \SaidaAlu[9]~I .oe_power_up = "low";
defparam \SaidaAlu[9]~I .oe_register_mode = "none";
defparam \SaidaAlu[9]~I .oe_sync_reset = "none";
defparam \SaidaAlu[9]~I .operation_mode = "output";
defparam \SaidaAlu[9]~I .output_async_reset = "none";
defparam \SaidaAlu[9]~I .output_power_up = "low";
defparam \SaidaAlu[9]~I .output_register_mode = "none";
defparam \SaidaAlu[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[10]~I (
	.datain(\alu|alu2|Add0~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[10]));
// synopsys translate_off
defparam \SaidaAlu[10]~I .input_async_reset = "none";
defparam \SaidaAlu[10]~I .input_power_up = "low";
defparam \SaidaAlu[10]~I .input_register_mode = "none";
defparam \SaidaAlu[10]~I .input_sync_reset = "none";
defparam \SaidaAlu[10]~I .oe_async_reset = "none";
defparam \SaidaAlu[10]~I .oe_power_up = "low";
defparam \SaidaAlu[10]~I .oe_register_mode = "none";
defparam \SaidaAlu[10]~I .oe_sync_reset = "none";
defparam \SaidaAlu[10]~I .operation_mode = "output";
defparam \SaidaAlu[10]~I .output_async_reset = "none";
defparam \SaidaAlu[10]~I .output_power_up = "low";
defparam \SaidaAlu[10]~I .output_register_mode = "none";
defparam \SaidaAlu[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[11]~I (
	.datain(\alu|alu2|Add0~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[11]));
// synopsys translate_off
defparam \SaidaAlu[11]~I .input_async_reset = "none";
defparam \SaidaAlu[11]~I .input_power_up = "low";
defparam \SaidaAlu[11]~I .input_register_mode = "none";
defparam \SaidaAlu[11]~I .input_sync_reset = "none";
defparam \SaidaAlu[11]~I .oe_async_reset = "none";
defparam \SaidaAlu[11]~I .oe_power_up = "low";
defparam \SaidaAlu[11]~I .oe_register_mode = "none";
defparam \SaidaAlu[11]~I .oe_sync_reset = "none";
defparam \SaidaAlu[11]~I .operation_mode = "output";
defparam \SaidaAlu[11]~I .output_async_reset = "none";
defparam \SaidaAlu[11]~I .output_power_up = "low";
defparam \SaidaAlu[11]~I .output_register_mode = "none";
defparam \SaidaAlu[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[12]~I (
	.datain(\alu|alu2|Add0~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[12]));
// synopsys translate_off
defparam \SaidaAlu[12]~I .input_async_reset = "none";
defparam \SaidaAlu[12]~I .input_power_up = "low";
defparam \SaidaAlu[12]~I .input_register_mode = "none";
defparam \SaidaAlu[12]~I .input_sync_reset = "none";
defparam \SaidaAlu[12]~I .oe_async_reset = "none";
defparam \SaidaAlu[12]~I .oe_power_up = "low";
defparam \SaidaAlu[12]~I .oe_register_mode = "none";
defparam \SaidaAlu[12]~I .oe_sync_reset = "none";
defparam \SaidaAlu[12]~I .operation_mode = "output";
defparam \SaidaAlu[12]~I .output_async_reset = "none";
defparam \SaidaAlu[12]~I .output_power_up = "low";
defparam \SaidaAlu[12]~I .output_register_mode = "none";
defparam \SaidaAlu[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[13]~I (
	.datain(\alu|alu2|Add0~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[13]));
// synopsys translate_off
defparam \SaidaAlu[13]~I .input_async_reset = "none";
defparam \SaidaAlu[13]~I .input_power_up = "low";
defparam \SaidaAlu[13]~I .input_register_mode = "none";
defparam \SaidaAlu[13]~I .input_sync_reset = "none";
defparam \SaidaAlu[13]~I .oe_async_reset = "none";
defparam \SaidaAlu[13]~I .oe_power_up = "low";
defparam \SaidaAlu[13]~I .oe_register_mode = "none";
defparam \SaidaAlu[13]~I .oe_sync_reset = "none";
defparam \SaidaAlu[13]~I .operation_mode = "output";
defparam \SaidaAlu[13]~I .output_async_reset = "none";
defparam \SaidaAlu[13]~I .output_power_up = "low";
defparam \SaidaAlu[13]~I .output_register_mode = "none";
defparam \SaidaAlu[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[14]~I (
	.datain(\alu|alu2|Add0~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[14]));
// synopsys translate_off
defparam \SaidaAlu[14]~I .input_async_reset = "none";
defparam \SaidaAlu[14]~I .input_power_up = "low";
defparam \SaidaAlu[14]~I .input_register_mode = "none";
defparam \SaidaAlu[14]~I .input_sync_reset = "none";
defparam \SaidaAlu[14]~I .oe_async_reset = "none";
defparam \SaidaAlu[14]~I .oe_power_up = "low";
defparam \SaidaAlu[14]~I .oe_register_mode = "none";
defparam \SaidaAlu[14]~I .oe_sync_reset = "none";
defparam \SaidaAlu[14]~I .operation_mode = "output";
defparam \SaidaAlu[14]~I .output_async_reset = "none";
defparam \SaidaAlu[14]~I .output_power_up = "low";
defparam \SaidaAlu[14]~I .output_register_mode = "none";
defparam \SaidaAlu[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SaidaAlu[15]~I (
	.datain(\alu|alu2|Add0~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SaidaAlu[15]));
// synopsys translate_off
defparam \SaidaAlu[15]~I .input_async_reset = "none";
defparam \SaidaAlu[15]~I .input_power_up = "low";
defparam \SaidaAlu[15]~I .input_register_mode = "none";
defparam \SaidaAlu[15]~I .input_sync_reset = "none";
defparam \SaidaAlu[15]~I .oe_async_reset = "none";
defparam \SaidaAlu[15]~I .oe_power_up = "low";
defparam \SaidaAlu[15]~I .oe_register_mode = "none";
defparam \SaidaAlu[15]~I .oe_sync_reset = "none";
defparam \SaidaAlu[15]~I .operation_mode = "output";
defparam \SaidaAlu[15]~I .output_async_reset = "none";
defparam \SaidaAlu[15]~I .output_power_up = "low";
defparam \SaidaAlu[15]~I .output_register_mode = "none";
defparam \SaidaAlu[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[0]~I (
	.datain(\antiloopd|saidaA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[0]));
// synopsys translate_off
defparam \ffald[0]~I .input_async_reset = "none";
defparam \ffald[0]~I .input_power_up = "low";
defparam \ffald[0]~I .input_register_mode = "none";
defparam \ffald[0]~I .input_sync_reset = "none";
defparam \ffald[0]~I .oe_async_reset = "none";
defparam \ffald[0]~I .oe_power_up = "low";
defparam \ffald[0]~I .oe_register_mode = "none";
defparam \ffald[0]~I .oe_sync_reset = "none";
defparam \ffald[0]~I .operation_mode = "output";
defparam \ffald[0]~I .output_async_reset = "none";
defparam \ffald[0]~I .output_power_up = "low";
defparam \ffald[0]~I .output_register_mode = "none";
defparam \ffald[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[1]~I (
	.datain(\antiloopd|saidaA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[1]));
// synopsys translate_off
defparam \ffald[1]~I .input_async_reset = "none";
defparam \ffald[1]~I .input_power_up = "low";
defparam \ffald[1]~I .input_register_mode = "none";
defparam \ffald[1]~I .input_sync_reset = "none";
defparam \ffald[1]~I .oe_async_reset = "none";
defparam \ffald[1]~I .oe_power_up = "low";
defparam \ffald[1]~I .oe_register_mode = "none";
defparam \ffald[1]~I .oe_sync_reset = "none";
defparam \ffald[1]~I .operation_mode = "output";
defparam \ffald[1]~I .output_async_reset = "none";
defparam \ffald[1]~I .output_power_up = "low";
defparam \ffald[1]~I .output_register_mode = "none";
defparam \ffald[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[2]~I (
	.datain(\antiloopd|saidaA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[2]));
// synopsys translate_off
defparam \ffald[2]~I .input_async_reset = "none";
defparam \ffald[2]~I .input_power_up = "low";
defparam \ffald[2]~I .input_register_mode = "none";
defparam \ffald[2]~I .input_sync_reset = "none";
defparam \ffald[2]~I .oe_async_reset = "none";
defparam \ffald[2]~I .oe_power_up = "low";
defparam \ffald[2]~I .oe_register_mode = "none";
defparam \ffald[2]~I .oe_sync_reset = "none";
defparam \ffald[2]~I .operation_mode = "output";
defparam \ffald[2]~I .output_async_reset = "none";
defparam \ffald[2]~I .output_power_up = "low";
defparam \ffald[2]~I .output_register_mode = "none";
defparam \ffald[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[3]~I (
	.datain(\antiloopd|saidaA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[3]));
// synopsys translate_off
defparam \ffald[3]~I .input_async_reset = "none";
defparam \ffald[3]~I .input_power_up = "low";
defparam \ffald[3]~I .input_register_mode = "none";
defparam \ffald[3]~I .input_sync_reset = "none";
defparam \ffald[3]~I .oe_async_reset = "none";
defparam \ffald[3]~I .oe_power_up = "low";
defparam \ffald[3]~I .oe_register_mode = "none";
defparam \ffald[3]~I .oe_sync_reset = "none";
defparam \ffald[3]~I .operation_mode = "output";
defparam \ffald[3]~I .output_async_reset = "none";
defparam \ffald[3]~I .output_power_up = "low";
defparam \ffald[3]~I .output_register_mode = "none";
defparam \ffald[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[4]~I (
	.datain(\antiloopd|saidaA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[4]));
// synopsys translate_off
defparam \ffald[4]~I .input_async_reset = "none";
defparam \ffald[4]~I .input_power_up = "low";
defparam \ffald[4]~I .input_register_mode = "none";
defparam \ffald[4]~I .input_sync_reset = "none";
defparam \ffald[4]~I .oe_async_reset = "none";
defparam \ffald[4]~I .oe_power_up = "low";
defparam \ffald[4]~I .oe_register_mode = "none";
defparam \ffald[4]~I .oe_sync_reset = "none";
defparam \ffald[4]~I .operation_mode = "output";
defparam \ffald[4]~I .output_async_reset = "none";
defparam \ffald[4]~I .output_power_up = "low";
defparam \ffald[4]~I .output_register_mode = "none";
defparam \ffald[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[5]~I (
	.datain(\antiloopd|saidaA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[5]));
// synopsys translate_off
defparam \ffald[5]~I .input_async_reset = "none";
defparam \ffald[5]~I .input_power_up = "low";
defparam \ffald[5]~I .input_register_mode = "none";
defparam \ffald[5]~I .input_sync_reset = "none";
defparam \ffald[5]~I .oe_async_reset = "none";
defparam \ffald[5]~I .oe_power_up = "low";
defparam \ffald[5]~I .oe_register_mode = "none";
defparam \ffald[5]~I .oe_sync_reset = "none";
defparam \ffald[5]~I .operation_mode = "output";
defparam \ffald[5]~I .output_async_reset = "none";
defparam \ffald[5]~I .output_power_up = "low";
defparam \ffald[5]~I .output_register_mode = "none";
defparam \ffald[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[6]~I (
	.datain(\antiloopd|saidaA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[6]));
// synopsys translate_off
defparam \ffald[6]~I .input_async_reset = "none";
defparam \ffald[6]~I .input_power_up = "low";
defparam \ffald[6]~I .input_register_mode = "none";
defparam \ffald[6]~I .input_sync_reset = "none";
defparam \ffald[6]~I .oe_async_reset = "none";
defparam \ffald[6]~I .oe_power_up = "low";
defparam \ffald[6]~I .oe_register_mode = "none";
defparam \ffald[6]~I .oe_sync_reset = "none";
defparam \ffald[6]~I .operation_mode = "output";
defparam \ffald[6]~I .output_async_reset = "none";
defparam \ffald[6]~I .output_power_up = "low";
defparam \ffald[6]~I .output_register_mode = "none";
defparam \ffald[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[7]~I (
	.datain(\antiloopd|saidaA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[7]));
// synopsys translate_off
defparam \ffald[7]~I .input_async_reset = "none";
defparam \ffald[7]~I .input_power_up = "low";
defparam \ffald[7]~I .input_register_mode = "none";
defparam \ffald[7]~I .input_sync_reset = "none";
defparam \ffald[7]~I .oe_async_reset = "none";
defparam \ffald[7]~I .oe_power_up = "low";
defparam \ffald[7]~I .oe_register_mode = "none";
defparam \ffald[7]~I .oe_sync_reset = "none";
defparam \ffald[7]~I .operation_mode = "output";
defparam \ffald[7]~I .output_async_reset = "none";
defparam \ffald[7]~I .output_power_up = "low";
defparam \ffald[7]~I .output_register_mode = "none";
defparam \ffald[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[8]~I (
	.datain(\antiloopd|saidaA [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[8]));
// synopsys translate_off
defparam \ffald[8]~I .input_async_reset = "none";
defparam \ffald[8]~I .input_power_up = "low";
defparam \ffald[8]~I .input_register_mode = "none";
defparam \ffald[8]~I .input_sync_reset = "none";
defparam \ffald[8]~I .oe_async_reset = "none";
defparam \ffald[8]~I .oe_power_up = "low";
defparam \ffald[8]~I .oe_register_mode = "none";
defparam \ffald[8]~I .oe_sync_reset = "none";
defparam \ffald[8]~I .operation_mode = "output";
defparam \ffald[8]~I .output_async_reset = "none";
defparam \ffald[8]~I .output_power_up = "low";
defparam \ffald[8]~I .output_register_mode = "none";
defparam \ffald[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[9]~I (
	.datain(\antiloopd|saidaA [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[9]));
// synopsys translate_off
defparam \ffald[9]~I .input_async_reset = "none";
defparam \ffald[9]~I .input_power_up = "low";
defparam \ffald[9]~I .input_register_mode = "none";
defparam \ffald[9]~I .input_sync_reset = "none";
defparam \ffald[9]~I .oe_async_reset = "none";
defparam \ffald[9]~I .oe_power_up = "low";
defparam \ffald[9]~I .oe_register_mode = "none";
defparam \ffald[9]~I .oe_sync_reset = "none";
defparam \ffald[9]~I .operation_mode = "output";
defparam \ffald[9]~I .output_async_reset = "none";
defparam \ffald[9]~I .output_power_up = "low";
defparam \ffald[9]~I .output_register_mode = "none";
defparam \ffald[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[10]~I (
	.datain(\antiloopd|saidaA [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[10]));
// synopsys translate_off
defparam \ffald[10]~I .input_async_reset = "none";
defparam \ffald[10]~I .input_power_up = "low";
defparam \ffald[10]~I .input_register_mode = "none";
defparam \ffald[10]~I .input_sync_reset = "none";
defparam \ffald[10]~I .oe_async_reset = "none";
defparam \ffald[10]~I .oe_power_up = "low";
defparam \ffald[10]~I .oe_register_mode = "none";
defparam \ffald[10]~I .oe_sync_reset = "none";
defparam \ffald[10]~I .operation_mode = "output";
defparam \ffald[10]~I .output_async_reset = "none";
defparam \ffald[10]~I .output_power_up = "low";
defparam \ffald[10]~I .output_register_mode = "none";
defparam \ffald[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[11]~I (
	.datain(\antiloopd|saidaA [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[11]));
// synopsys translate_off
defparam \ffald[11]~I .input_async_reset = "none";
defparam \ffald[11]~I .input_power_up = "low";
defparam \ffald[11]~I .input_register_mode = "none";
defparam \ffald[11]~I .input_sync_reset = "none";
defparam \ffald[11]~I .oe_async_reset = "none";
defparam \ffald[11]~I .oe_power_up = "low";
defparam \ffald[11]~I .oe_register_mode = "none";
defparam \ffald[11]~I .oe_sync_reset = "none";
defparam \ffald[11]~I .operation_mode = "output";
defparam \ffald[11]~I .output_async_reset = "none";
defparam \ffald[11]~I .output_power_up = "low";
defparam \ffald[11]~I .output_register_mode = "none";
defparam \ffald[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[12]~I (
	.datain(\antiloopd|saidaA [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[12]));
// synopsys translate_off
defparam \ffald[12]~I .input_async_reset = "none";
defparam \ffald[12]~I .input_power_up = "low";
defparam \ffald[12]~I .input_register_mode = "none";
defparam \ffald[12]~I .input_sync_reset = "none";
defparam \ffald[12]~I .oe_async_reset = "none";
defparam \ffald[12]~I .oe_power_up = "low";
defparam \ffald[12]~I .oe_register_mode = "none";
defparam \ffald[12]~I .oe_sync_reset = "none";
defparam \ffald[12]~I .operation_mode = "output";
defparam \ffald[12]~I .output_async_reset = "none";
defparam \ffald[12]~I .output_power_up = "low";
defparam \ffald[12]~I .output_register_mode = "none";
defparam \ffald[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[13]~I (
	.datain(\antiloopd|saidaA [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[13]));
// synopsys translate_off
defparam \ffald[13]~I .input_async_reset = "none";
defparam \ffald[13]~I .input_power_up = "low";
defparam \ffald[13]~I .input_register_mode = "none";
defparam \ffald[13]~I .input_sync_reset = "none";
defparam \ffald[13]~I .oe_async_reset = "none";
defparam \ffald[13]~I .oe_power_up = "low";
defparam \ffald[13]~I .oe_register_mode = "none";
defparam \ffald[13]~I .oe_sync_reset = "none";
defparam \ffald[13]~I .operation_mode = "output";
defparam \ffald[13]~I .output_async_reset = "none";
defparam \ffald[13]~I .output_power_up = "low";
defparam \ffald[13]~I .output_register_mode = "none";
defparam \ffald[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[14]~I (
	.datain(\antiloopd|saidaA [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[14]));
// synopsys translate_off
defparam \ffald[14]~I .input_async_reset = "none";
defparam \ffald[14]~I .input_power_up = "low";
defparam \ffald[14]~I .input_register_mode = "none";
defparam \ffald[14]~I .input_sync_reset = "none";
defparam \ffald[14]~I .oe_async_reset = "none";
defparam \ffald[14]~I .oe_power_up = "low";
defparam \ffald[14]~I .oe_register_mode = "none";
defparam \ffald[14]~I .oe_sync_reset = "none";
defparam \ffald[14]~I .operation_mode = "output";
defparam \ffald[14]~I .output_async_reset = "none";
defparam \ffald[14]~I .output_power_up = "low";
defparam \ffald[14]~I .output_register_mode = "none";
defparam \ffald[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ffald[15]~I (
	.datain(\antiloopd|saidaA [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ffald[15]));
// synopsys translate_off
defparam \ffald[15]~I .input_async_reset = "none";
defparam \ffald[15]~I .input_power_up = "low";
defparam \ffald[15]~I .input_register_mode = "none";
defparam \ffald[15]~I .input_sync_reset = "none";
defparam \ffald[15]~I .oe_async_reset = "none";
defparam \ffald[15]~I .oe_power_up = "low";
defparam \ffald[15]~I .oe_register_mode = "none";
defparam \ffald[15]~I .oe_sync_reset = "none";
defparam \ffald[15]~I .operation_mode = "output";
defparam \ffald[15]~I .output_async_reset = "none";
defparam \ffald[15]~I .output_power_up = "low";
defparam \ffald[15]~I .output_register_mode = "none";
defparam \ffald[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FimB~I (
	.datain(\regb|FimA~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FimB));
// synopsys translate_off
defparam \FimB~I .input_async_reset = "none";
defparam \FimB~I .input_power_up = "low";
defparam \FimB~I .input_register_mode = "none";
defparam \FimB~I .input_sync_reset = "none";
defparam \FimB~I .oe_async_reset = "none";
defparam \FimB~I .oe_power_up = "low";
defparam \FimB~I .oe_register_mode = "none";
defparam \FimB~I .oe_sync_reset = "none";
defparam \FimB~I .operation_mode = "output";
defparam \FimB~I .output_async_reset = "none";
defparam \FimB~I .output_power_up = "low";
defparam \FimB~I .output_register_mode = "none";
defparam \FimB~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
