
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v
# synth_design -part xc7z020clg484-3 -top processing_element -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top processing_element -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 190528 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:5]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:6]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 37.395 ; free physical = 213847 ; free virtual = 280548
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:30]
INFO: [Synth 8-6157] synthesizing module 'seq_mul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:960]
INFO: [Synth 8-6157] synthesizing module 'FPMult_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1001]
INFO: [Synth 8-6157] synthesizing module 'FPMult_PrepModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_PrepModule' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1252]
INFO: [Synth 8-6157] synthesizing module 'FPMult_ExecuteModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1202]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_ExecuteModule' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1202]
INFO: [Synth 8-6157] synthesizing module 'FPMult_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1169]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_NormalizeModule' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1169]
INFO: [Synth 8-6157] synthesizing module 'FPMult_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_RoundModule' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_16' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:1001]
INFO: [Synth 8-6155] done synthesizing module 'seq_mul' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:960]
INFO: [Synth 8-6157] synthesizing module 'seq_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:919]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:103]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:863]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:863]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:817]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:817]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:744]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:744]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:707]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:707]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:669]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:669]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:615]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:615]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:562]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:588]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:590]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:592]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:562]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:515]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:515]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:451]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:451]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:397]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:397]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:103]
INFO: [Synth 8-6155] done synthesizing module 'seq_add' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:919]
INFO: [Synth 8-6157] synthesizing module 'seq_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:59]
INFO: [Synth 8-6155] done synthesizing module 'seq_sub' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:59]
WARNING: [Synth 8-3848] Net out_sub in module/entity processing_element does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:48]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:30]
WARNING: [Synth 8-3331] design FPMult_RoundModule has unconnected port RoundE[5]
WARNING: [Synth 8-3331] design FPMult_RoundModule has unconnected port RoundEP[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[9]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[8]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[7]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[6]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[4]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[3]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[2]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[1]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[0]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[10]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[9]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[8]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[7]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[6]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[4]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[3]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[2]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[1]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[0]
WARNING: [Synth 8-3331] design FPMult_PrepModule has unconnected port clk
WARNING: [Synth 8-3331] design FPMult_PrepModule has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.176 ; gain = 68.535 ; free physical = 214048 ; free virtual = 280753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.176 ; gain = 68.535 ; free physical = 214067 ; free virtual = 280767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.172 ; gain = 76.531 ; free physical = 214066 ; free virtual = 280767
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:701]
WARNING: [Synth 8-327] inferring latch for variable 'Lvl2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:586]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1558.176 ; gain = 84.535 ; free physical = 214013 ; free virtual = 280713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               59 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processing_element 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module FPMult_ExecuteModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module seq_mul 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module seq_add 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module seq_sub 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_mul/a_flopped_reg[15:0]' into 'u_add/a_flopped_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:975]
INFO: [Synth 8-4471] merging register 'u_mul/b_flopped_reg[15:0]' into 'u_add/b_flopped_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:976]
INFO: [Synth 8-4471] merging register 'u_sub/a_flopped_reg[15:0]' into 'u_add/a_flopped_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:74]
INFO: [Synth 8-4471] merging register 'u_sub/b_flopped_reg[15:0]' into 'u_add/b_flopped_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:75]
DSP Report: Generating DSP u_mul/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator u_mul/u_FPMult/PrepModule/Mp is absorbed into DSP u_mul/u_FPMult/PrepModule/Mp.
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[16]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[17]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[18]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[19]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[20]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[21]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[22]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[23]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[24]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[25]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[0]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[1]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[2]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[3]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[4]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[5]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[6]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[7]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[8]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[9]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[10]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[26]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[11]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[27]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[12]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[28]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[13]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[29]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[30]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[14]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[15]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_0_reg[31]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_1_reg[37]' (FDR) to 'u_sub/u_FPAddSub2/pipe_3_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_1_reg[38]' (FDR) to 'u_sub/u_FPAddSub2/pipe_3_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[13]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[8]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[14]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[9]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[12]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[7]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[10]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[5]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[11]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[6]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[32]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[17]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[33]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[18]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[34]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[19]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[35]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[20]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[36]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[21]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[37]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[22]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[38]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[23]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[39]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[24]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[40]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[25]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[41]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[26]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[42]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[27]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[43]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[28]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[44]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[29]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[45]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[30]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[46]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[31]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[16]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[15]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_1_reg[47]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_1_reg[58]' (FDR) to 'u_sub/u_FPAddSub2/pipe_1_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_sub/u_FPAddSub2/pipe_1_reg[47]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_3_reg[38]' (FDR) to 'u_sub/u_FPAddSub2/pipe_3_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_3_reg[37]' (FDR) to 'u_sub/u_FPAddSub2/pipe_3_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_3_reg[39]' (FDR) to 'u_sub/u_FPAddSub2/pipe_3_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[0]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[1]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[2]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[3]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[4]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[5]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[6]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[7]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[8]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[9]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_mul/u_FPMult/pipe_3_reg[10]' (FDR) to 'u_mul/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_5_reg[28]' (FDR) to 'u_sub/u_FPAddSub2/pipe_5_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_5_reg[32]' (FDR) to 'u_sub/u_FPAddSub2/pipe_5_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_5_reg[29]' (FDR) to 'u_sub/u_FPAddSub2/pipe_5_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_5_reg[1]' (FDR) to 'u_add/u_FPAddSub/pipe_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_5_reg[2]' (FDR) to 'u_add/u_FPAddSub/pipe_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_add/u_FPAddSub/pipe_5_reg[3]' (FDR) to 'u_add/u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_sub/u_FPAddSub2/pipe_5_reg[1]' (FDR) to 'u_sub/u_FPAddSub2/pipe_5_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_sub/u_FPAddSub2/pipe_5_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.180 ; gain = 238.539 ; free physical = 215863 ; free virtual = 282561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215853 ; free virtual = 282552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215859 ; free virtual = 282558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[15] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[15]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[15] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[15]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[14] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[14]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[14] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[14]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[13] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[13]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[13] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[13]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[12] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[12]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[12] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[12]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[11] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[11]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[11] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[11]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[10] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[10]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[10] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[10]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[9] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[9]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[9] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[9]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[8] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[8]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[8] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[8]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[7] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[7]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[7] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[7]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[6] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[6]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[6] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[6]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[5] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[5]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[5] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[5]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[4] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[4]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[4] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[4]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[3] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[3]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[3] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[3]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[2] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[2]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[2] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[2]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[1] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[1]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[1] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[1]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[0] with 1st driver pin 'u_sub/sub_out_temp_reg_reg[0]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_sum[0] with 2nd driver pin 'u_add/sum_out_temp_reg_reg[0]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v:951]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|processing_element | u_add/u_FPAddSub/pipe_8_reg[30]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|processing_element | u_sub/u_FPAddSub2/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|processing_element | u_mul/u_FPMult/pipe_4_reg[20]    | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
+-------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    47|
|5     |LUT3    |    60|
|6     |LUT4    |    95|
|7     |LUT5    |    41|
|8     |LUT6    |   124|
|9     |SRL16E  |    13|
|10    |FDRE    |   285|
|11    |LD      |    26|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+---------------------------+------+
|      |Instance              |Module                     |Cells |
+------+----------------------+---------------------------+------+
|1     |top                   |                           |   705|
|2     |  u_add               |seq_add                    |   251|
|3     |    u_FPAddSub        |FPAddSub_0                 |   191|
|4     |      ExecutionModule |FPAddSub_ExecutionModule_1 |     4|
|5     |      NormalizeShift1 |FPAddSub_NormalizeShift1_2 |    50|
|6     |  u_mul               |seq_mul                    |    91|
|7     |    u_FPMult          |FPMult_16                  |    59|
|8     |      NormalizeModule |FPMult_NormalizeModule     |     4|
|9     |      PrepModule      |FPMult_PrepModule          |    18|
|10    |  u_sub               |seq_sub                    |   363|
|11    |    u_FPAddSub2       |FPAddSub                   |   347|
|12    |      ExecutionModule |FPAddSub_ExecutionModule   |     4|
|13    |      NormalizeShift1 |FPAddSub_NormalizeShift1   |    50|
+------+----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.184 ; gain = 238.543 ; free physical = 215856 ; free virtual = 282555
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1712.188 ; gain = 238.543 ; free physical = 215866 ; free virtual = 282565
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.352 ; gain = 0.000 ; free physical = 215696 ; free virtual = 282395
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 77 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.352 ; gain = 374.809 ; free physical = 215746 ; free virtual = 282445
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2335.008 ; gain = 486.656 ; free physical = 214794 ; free virtual = 281493
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.008 ; gain = 0.000 ; free physical = 214791 ; free virtual = 281490
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.016 ; gain = 0.000 ; free physical = 214781 ; free virtual = 281480
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 16 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2466.297 ; gain = 0.004 ; free physical = 214521 ; free virtual = 281223
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 17 Errors encountered.
opt_design failed
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2466.297 ; gain = 0.004 ; free physical = 214521 ; free virtual = 281223
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element/run_tcl.tcl" line 14)
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 02:09:07 2022...
