

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row'
================================================================
* Date:           Tue Mar 19 12:13:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab42
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.380 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |       10|       10|         7|          2|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   6|      -|      -|    -|
|Expression       |        -|   -|      0|     61|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    123|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    128|    -|
|Register         |        -|   -|    361|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    361|    376|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 123|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U7  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U8  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U9  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U4   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U5   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U6   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_234_p2   |         +|   0|  0|  10|           2|           1|
    |empty_6_fu_279_p2   |         +|   0|  0|  13|           4|           1|
    |empty_7_fu_263_p2   |         +|   0|  0|  13|           4|           2|
    |empty_fu_252_p2     |         -|   0|  0|  13|           4|           4|
    |icmp_ln9_fu_228_p2  |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  61|          17|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |a_address0                        |  14|          3|    4|         12|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    2|          4|
    |i_fu_60                           |   9|          2|    2|          4|
    |res_address0                      |  14|          3|    4|         12|
    |res_d0                            |  14|          3|   16|         48|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 128|         28|   35|         95|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_447                    |   8|   0|    8|          0|
    |add_ln16_5_reg_502                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_412                     |   4|   0|    4|          0|
    |i_fu_60                           |   2|   0|    2|          0|
    |icmp_ln9_reg_408                  |   1|   0|    1|          0|
    |icmp_ln9_reg_408_pp0_iter1_reg    |   1|   0|    1|          0|
    |mul_ln16_6_reg_472                |  16|   0|   16|          0|
    |p_cast1_reg_437                   |   4|   0|   64|         60|
    |p_cast1_reg_437_pp0_iter1_reg     |   4|   0|   64|         60|
    |p_cast2_reg_427                   |   4|   0|   64|         60|
    |p_cast_reg_417                    |   4|   0|   64|         60|
    |sext_ln16_1_cast_reg_398          |  16|   0|   16|          0|
    |sext_ln16_2_cast_reg_393          |  16|   0|   16|          0|
    |sext_ln16_3_cast_reg_388          |  16|   0|   16|          0|
    |sext_ln16_4_cast_reg_383          |  16|   0|   16|          0|
    |sext_ln16_5_cast_reg_378          |  16|   0|   16|          0|
    |sext_ln16_6_cast_reg_373          |  16|   0|   16|          0|
    |sext_ln16_7_cast_reg_368          |  16|   0|   16|          0|
    |sext_ln16_8_cast_reg_363          |  16|   0|   16|          0|
    |sext_ln16_9_reg_459               |  16|   0|   16|          0|
    |sext_ln16_cast_reg_403            |  16|   0|   16|          0|
    |p_cast2_reg_427                   |  64|  32|   64|         60|
    |p_cast_reg_417                    |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 361|  64|  601|        360|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------+-----+-----+------------+------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row|  return value|
|a_address0    |  out|    4|   ap_memory|                       a|         array|
|a_ce0         |  out|    1|   ap_memory|                       a|         array|
|a_q0          |   in|    8|   ap_memory|                       a|         array|
|a_address1    |  out|    4|   ap_memory|                       a|         array|
|a_ce1         |  out|    1|   ap_memory|                       a|         array|
|a_q1          |   in|    8|   ap_memory|                       a|         array|
|res_address0  |  out|    4|   ap_memory|                     res|         array|
|res_ce0       |  out|    1|   ap_memory|                     res|         array|
|res_we0       |  out|    1|   ap_memory|                     res|         array|
|res_d0        |  out|   16|   ap_memory|                     res|         array|
|res_address1  |  out|    4|   ap_memory|                     res|         array|
|res_ce1       |  out|    1|   ap_memory|                     res|         array|
|res_we1       |  out|    1|   ap_memory|                     res|         array|
|res_d1        |  out|   16|   ap_memory|                     res|         array|
|sext_ln16     |   in|    8|     ap_none|               sext_ln16|        scalar|
|sext_ln16_1   |   in|    8|     ap_none|             sext_ln16_1|        scalar|
|sext_ln16_2   |   in|    8|     ap_none|             sext_ln16_2|        scalar|
|sext_ln16_3   |   in|    8|     ap_none|             sext_ln16_3|        scalar|
|sext_ln16_4   |   in|    8|     ap_none|             sext_ln16_4|        scalar|
|sext_ln16_5   |   in|    8|     ap_none|             sext_ln16_5|        scalar|
|sext_ln16_6   |   in|    8|     ap_none|             sext_ln16_6|        scalar|
|sext_ln16_7   |   in|    8|     ap_none|             sext_ln16_7|        scalar|
|sext_ln16_8   |   in|    8|     ap_none|             sext_ln16_8|        scalar|
+--------------+-----+-----+------------+------------------------+--------------+

