# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 15.0.0 -fPIC -Os)

.model counter_4bit
.inputs clk rst en
.outputs co counter[0] counter[1] counter[2] counter[3]
.names $false
.names $true
1
.names $undef
.subckt AND2_X1 A1=counter_reg[2] A2=counter_reg[1] ZN=$abc$199$new_n14
.subckt AND3_X1 A1=$abc$199$new_n14 A2=counter_reg[3] A3=counter_reg[0] ZN=$iopadmap$co
.subckt INV_X1 A=$iopadmap$rst ZN=$abc$199$auto$rtlil.cc:2660:NotGate$181
.subckt MUX2_X1 A=counter_reg[0] B=$auto$alumacc.cc:485:replace_alu$8.X[0] S=$iopadmap$en Z=$abc$199$auto$rtlil.cc:2669:MuxGate$179
.subckt NAND2_X1 A1=counter_reg[0] A2=$iopadmap$en ZN=$abc$199$new_n18
.subckt XNOR2_X1 A=$abc$199$new_n18 B=counter_reg[1] ZN=$abc$199$auto$rtlil.cc:2669:MuxGate$183
.subckt INV_X1 A=counter_reg[2] ZN=$abc$199$new_n20
.subckt NAND3_X1 A1=counter_reg[1] A2=counter_reg[0] A3=$iopadmap$en ZN=$abc$199$new_n21
.subckt NAND2_X1 A1=$abc$199$new_n21 A2=$abc$199$new_n20 ZN=$abc$199$new_n22
.subckt NAND4_X1 A1=counter_reg[2] A2=$iopadmap$en A3=counter_reg[1] A4=counter_reg[0] ZN=$abc$199$new_n23
.subckt AND2_X1 A1=$abc$199$new_n22 A2=$abc$199$new_n23 ZN=$abc$199$auto$rtlil.cc:2669:MuxGate$187
.subckt NAND2_X1 A1=$abc$199$new_n23 A2=counter_reg[3] ZN=$abc$199$new_n25
.subckt INV_X1 A=counter_reg[3] ZN=$abc$199$new_n26
.subckt AND2_X1 A1=$iopadmap$en A2=counter_reg[0] ZN=$abc$199$new_n27
.subckt NAND3_X1 A1=$abc$199$new_n14 A2=$abc$199$new_n27 A3=$abc$199$new_n26 ZN=$abc$199$new_n28
.subckt NAND2_X1 A1=$abc$199$new_n28 A2=$abc$199$new_n25 ZN=$abc$199$auto$rtlil.cc:2669:MuxGate$191
.subckt DFFR_X1 CK=$iopadmap$clk D=$abc$199$auto$rtlil.cc:2669:MuxGate$179 Q=counter_reg[0] QN=$auto$alumacc.cc:485:replace_alu$8.X[0] RN=$abc$199$auto$rtlil.cc:2660:NotGate$181
.subckt DFFR_X1 CK=$iopadmap$clk D=$abc$199$auto$rtlil.cc:2669:MuxGate$183 Q=counter_reg[1] QN=$auto$dfflibmap.cc:381:dfflibmap$196 RN=$abc$199$auto$rtlil.cc:2660:NotGate$181
.subckt DFFR_X1 CK=$iopadmap$clk D=$abc$199$auto$rtlil.cc:2669:MuxGate$187 Q=counter_reg[2] QN=$auto$dfflibmap.cc:381:dfflibmap$195 RN=$abc$199$auto$rtlil.cc:2660:NotGate$181
.subckt DFFR_X1 CK=$iopadmap$clk D=$abc$199$auto$rtlil.cc:2669:MuxGate$191 Q=counter_reg[3] QN=$auto$dfflibmap.cc:381:dfflibmap$194 RN=$abc$199$auto$rtlil.cc:2660:NotGate$181
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$co Z=co
.subckt BUF_X1 A=$iopadmap$counter[0] Z=counter[0]
.subckt BUF_X1 A=$iopadmap$counter[1] Z=counter[1]
.subckt BUF_X1 A=$iopadmap$counter[2] Z=counter[2]
.subckt BUF_X1 A=$iopadmap$counter[3] Z=counter[3]
.subckt BUF_X1 A=en Z=$iopadmap$en
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.names counter_reg[0] $iopadmap$counter[0]
1 1
.names counter_reg[1] $iopadmap$counter[1]
1 1
.names counter_reg[2] $iopadmap$counter[2]
1 1
.names counter_reg[3] $iopadmap$counter[3]
1 1
.end
