
*** Running vivado
    with args -log RTCC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RTCC.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RTCC.tcl -notrace
Command: synth_design -top RTCC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 853.004 ; gain = 234.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RTCC' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:30]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter DEVICE_ID bound to: 4'b1101 
	Parameter CHIP_SELECT_BITS bound to: 3'b111 
	Parameter WR bound to: 1'b0 
	Parameter RD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'reset_sync' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/reset_sync.vhd:22]
	Parameter rst_strobe_cycles bound to: 128 - type: integer 
	Parameter rst_in_active_value bound to: 1'b0 
	Parameter rst_out_active_value bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync' (1#1) [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/reset_sync.vhd:22]
INFO: [Synth 8-638] synthesizing module 'i2c_controller' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/I2C_controller.vhd:34]
	Parameter clk_hz bound to: 100000000 - type: integer 
	Parameter i2c_hz bound to: 100000 - type: integer 
	Parameter reset_logic bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'i2c_controller' (2#1) [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/I2C_controller.vhd:34]
WARNING: [Synth 8-614] signal 'i2c_state_variable' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
WARNING: [Synth 8-614] signal 'cmd_tvalid' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
WARNING: [Synth 8-614] signal 'cmd_tready' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
WARNING: [Synth 8-614] signal 'byte_to_send' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
WARNING: [Synth 8-614] signal 'rd_tvalid' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
WARNING: [Synth 8-614] signal 'rd_tready' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
WARNING: [Synth 8-614] signal 'rd_tdata' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'RTCC' (3#1) [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 926.129 ; gain = 307.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 926.129 ; gain = 307.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 926.129 ; gain = 307.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 926.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/RTCC/RTCC.srcs/constrs_1/new/RTCC.xdc]
Finished Parsing XDC File [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/RTCC/RTCC.srcs/constrs_1/new/RTCC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/RTCC/RTCC.srcs/constrs_1/new/RTCC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RTCC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RTCC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1021.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_controller'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'hoursRegister_reg' and it is trimmed from '8' to '5' bits. [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'secondsRegister_reg' and it is trimmed from '8' to '7' bits. [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_seq |                              000 |                              000
            wait_command |                              001 |                              001
         start_condition |                              010 |                              010
            wait_tx_byte |                              011 |                              100
                 tx_byte |                              100 |                              101
                 rx_byte |                              101 |                              110
          return_rx_byte |                              110 |                              111
          stop_condition |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_controller'
WARNING: [Synth 8-327] inferring latch for variable 'secondsRegister_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'minutesRegister_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'hoursRegister_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'i2c_state_variable_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:173]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:193]
WARNING: [Synth 8-327] inferring latch for variable 'cmd_tdata_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'cmd_tvalid_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'rd_tready_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'byte_to_send_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/src/RTCC.vhd:208]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   8 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	  18 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RTCC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 1     
Module reset_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module i2c_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   8 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'byte_to_send_reg[6]' (LD) to 'byte_to_send_reg[7]'
INFO: [Synth 8-3886] merging instance 'byte_to_send_reg[7]' (LD) to 'byte_to_send_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\byte_to_send_reg[5] )
INFO: [Synth 8-3886] merging instance 'byte_to_send_reg[4]' (LD) to 'byte_to_send_reg[3]'
INFO: [Synth 8-3886] merging instance 'byte_to_send_reg[3]' (LD) to 'byte_to_send_reg[2]'
INFO: [Synth 8-3886] merging instance 'byte_to_send_reg[1]' (LD) to 'byte_to_send_reg[2]'
INFO: [Synth 8-3886] merging instance 'cmd_tdata_reg[6]' (LD) to 'cmd_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'cmd_tdata_reg[7]' (LD) to 'cmd_tdata_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmd_tdata_reg[5] )
INFO: [Synth 8-3886] merging instance 'cmd_tdata_reg[4]' (LD) to 'cmd_tdata_reg[3]'
WARNING: [Synth 8-3332] Sequential element (cmd_tdata_reg[5]) is unused and will be removed from module RTCC.
WARNING: [Synth 8-3332] Sequential element (byte_to_send_reg[5]) is unused and will be removed from module RTCC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|RTCC        | cmd_tdata  | 32x1          | LUT            | 
|RTCC        | cmd_tdata  | 32x1          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1021.969 ; gain = 403.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1030.016 ; gain = 411.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     6|
|4     |LUT2   |    30|
|5     |LUT3   |    26|
|6     |LUT4   |    37|
|7     |LUT5   |    68|
|8     |LUT6   |    74|
|9     |MUXF7  |     6|
|10    |FDRE   |    84|
|11    |FDSE   |    41|
|12    |LD     |    52|
|13    |LDC    |     5|
|14    |IBUF   |     2|
|15    |IOBUF  |     1|
|16    |OBUF   |    15|
|17    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   460|
|2     |  I2C_CONTROLLER |i2c_controller |   191|
|3     |  RESET_SYNC     |reset_sync     |    32|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1035.750 ; gain = 417.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1035.750 ; gain = 321.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 1035.750 ; gain = 417.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1035.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 52 instances
  LDC => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1036.664 ; gain = 730.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/I2C_controller/RTCC/RTCC.runs/synth_1/RTCC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RTCC_utilization_synth.rpt -pb RTCC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 03:13:10 2024...
