<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Apr 10 01:51:13 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au250:part0:1.3" DEVICE="xcu250" NAME="memory_system" PACKAGE="figd2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_ck_c" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_ck_t" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_cke" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_cs_n" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_odt" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_par" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_parity">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_parity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="DDR4_MIG_c0_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="DDR4_MIG_c0_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="c0_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="DDR4_MIG_C0_DDR4" DATAWIDTH="72" NAME="c0_ddr4" TYPE="INITIATOR">
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_par"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="23" FULLNAME="/DDR4_MIG" HWVERSION="2.2" INSTANCE="DDR4_MIG" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y10"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y70"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16GB"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="17179869184"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_833_Timing"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK_INTLV"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="083"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="BFM"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NONE"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_EN_PARITY" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Enable_LVAUX" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_RESTORE_CRC" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="default_300mhz_clk0"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="ddr4_sdram_c0"/>
        <PARAMETER NAME="C0_DDR4_MEMORY_MAP_CTRL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_system_ddr4_0_0"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="EN_PP_4R_MIR" VALUE="false"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="MCS_WO_DSP" VALUE="false"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="resetn"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C0_DDR4_MEMORY_MAP_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C0_DDR4_MEMORY_MAP_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="addn_ui_clkout1" SIGIS="clk"/>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_parity" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_parity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_ddr4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="DDR4_MIG_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="DDR4_MIG_c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="DDR4_MIG_c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_system_imp" PORT="c0_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="DDR4_MIG_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR4_MIG_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_parity"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M01_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/axi_traffic_gen_0" HWVERSION="3.0" INSTANCE="axi_traffic_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_traffic_gen" VLNV="xilinx.com:ip:axi_traffic_gen:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_traffic_gen;v=v3_0;d=pg125-axi-traffic-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="ATG_VERSAL_400" VALUE="0"/>
        <PARAMETER NAME="C_ATG_AXIS_DATA_GEN_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_ATG_BASIC_AXI4" VALUE="0"/>
        <PARAMETER NAME="C_ATG_HLTP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATG_MIF_ADDR_BITS" VALUE="4"/>
        <PARAMETER NAME="C_ATG_MIF_DATA_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_ATG_REPEAT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_ATG_SLAVE_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC_EN_READ" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STATIC_EN_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STATIC_FREE_RUN" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STATIC_INCR" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_ADDRESS" VALUE="0x0000000013A00000"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_HIGH_ADDRESS" VALUE="0x0000000013A00FFF"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_PIPELINE" VALUE="3"/>
        <PARAMETER NAME="C_ATG_STATIC_TRANGAP" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_ADDRESS" VALUE="0x0000000012A00000"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_HIGH_ADDRESS" VALUE="0x0000000012A00FFF"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_PIPELINE" VALUE="3"/>
        <PARAMETER NAME="C_ATG_STREAMING" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STREAMING_MAX_LEN_BITS" VALUE="16"/>
        <PARAMETER NAME="C_ATG_STREAMING_MEM_FILE" VALUE="no_mem_file_loaded"/>
        <PARAMETER NAME="C_ATG_STREAMING_MST_LPBK" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STREAMING_MST_ONLY" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STREAMING_SLV_LPBK" VALUE="0"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH1_HIGH" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH1_LOW" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH2_HIGH" VALUE="0x000001FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH2_LOW" VALUE="0x00000100"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH3_HIGH" VALUE="0x000002FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH3_LOW" VALUE="0x00000200"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH4_HIGH" VALUE="0x000003FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH4_LOW" VALUE="0x00000300"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH5_HIGH" VALUE="0x000004FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH5_LOW" VALUE="0x00000400"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CMD_MAX_RETRY" VALUE="256"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT" VALUE="1"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_ADDR_MIF" VALUE="memory_system_axi_traffic_gen_0_0_addr.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_CTRL_MIF" VALUE="memory_system_axi_traffic_gen_0_0_ctrl.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_DATA_MIF" VALUE="memory_system_axi_traffic_gen_0_0_data.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_MASK_MIF" VALUE="memory_system_axi_traffic_gen_0_0_mask.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_MAX_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_ATG_SYSTEM_TEST" VALUE="0"/>
        <PARAMETER NAME="C_ATG_SYSTEM_TEST_MAX_CLKS" VALUE="5000"/>
        <PARAMETER NAME="C_AXIS1_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="C_AXIS1_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXIS2_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS2_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SPARSE_EN" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_RD_ADDR_SEED" VALUE="0x5A5A"/>
        <PARAMETER NAME="C_AXI_WR_ADDR_SEED" VALUE="0x7C9B"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NO_EXCL" VALUE="0"/>
        <PARAMETER NAME="C_RAMINIT_ADDRRAM0_F" VALUE="memory_system_axi_traffic_gen_0_0_default_addrram.mem"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM0_F" VALUE="memory_system_axi_traffic_gen_0_0_default_cmdram.mem"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM1_F" VALUE="NONE"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM2_F" VALUE="NONE"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM3_F" VALUE="NONE"/>
        <PARAMETER NAME="C_RAMINIT_PARAMRAM0_F" VALUE="memory_system_axi_traffic_gen_0_0_default_prmram.mem"/>
        <PARAMETER NAME="C_RAMINIT_SRAM0_F" VALUE="memory_system_axi_traffic_gen_0_0_default_mstram.mem"/>
        <PARAMETER NAME="C_READ_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_REPEAT_COUNT" VALUE="254"/>
        <PARAMETER NAME="C_STRM_DATA_SEED" VALUE="0xABCD"/>
        <PARAMETER NAME="C_S_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_ZERO_INVALID" VALUE="1"/>
        <PARAMETER NAME="ATG_AXIS_DATA_GEN_TYPE" VALUE="Seed_Based"/>
        <PARAMETER NAME="ATG_CLK_FREQ_MHZ" VALUE="300.000"/>
        <PARAMETER NAME="ATG_HLT_CH_SELECT" VALUE="Read_Write"/>
        <PARAMETER NAME="ATG_HLT_STATIC_LENGTH" VALUE="16"/>
        <PARAMETER NAME="ATG_HLT_STATIC_LENGTH_INCR" VALUE="16"/>
        <PARAMETER NAME="ATG_OPTIONS" VALUE="Custom"/>
        <PARAMETER NAME="ATG_STREAMING_MEM_FILE" VALUE="no_mem_file_loaded"/>
        <PARAMETER NAME="ATG_UNIQUE_DATA_256" VALUE="0"/>
        <PARAMETER NAME="AXI_RD_ADDR_SEED" VALUE="0x5A5A"/>
        <PARAMETER NAME="AXI_WR_ADDR_SEED" VALUE="0x7C9B"/>
        <PARAMETER NAME="C_ATG_MODE" VALUE="AXI4-Lite"/>
        <PARAMETER NAME="C_ATG_MODE_L2" VALUE="Advanced"/>
        <PARAMETER NAME="C_ATG_STATIC_CH_SELECT" VALUE="Read_Write"/>
        <PARAMETER NAME="C_ATG_STATIC_HLTP_INCR" VALUE="false"/>
        <PARAMETER NAME="C_ATG_STATIC_LENGTH_INCR" VALUE="16"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_HIGH_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_HIGH_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_SYSINIT_MODES" VALUE="System_Init"/>
        <PARAMETER NAME="C_AXIS_MODE" VALUE="Master Only"/>
        <PARAMETER NAME="C_EXTENDED_ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXTENDED_ADDRESS_WIDTH_HLT" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_system_axi_traffic_gen_0_0"/>
        <PARAMETER NAME="DATA_ADDRESS_MODE" VALUE="Fixed"/>
        <PARAMETER NAME="DATA_ITG_GAP" VALUE="5"/>
        <PARAMETER NAME="DATA_READ_SHARE" VALUE="50"/>
        <PARAMETER NAME="DATA_SIZE_AVG" VALUE="32"/>
        <PARAMETER NAME="DATA_SIZE_MAX" VALUE="256"/>
        <PARAMETER NAME="DATA_SIZE_MIN" VALUE="1"/>
        <PARAMETER NAME="DATA_TRAFFIC_PATTERN" VALUE="Random"/>
        <PARAMETER NAME="DATA_TRANS_GAP" VALUE="Fixed"/>
        <PARAMETER NAME="DATA_TRANS_SEED" VALUE="1"/>
        <PARAMETER NAME="DATA_TRANS_TYPE" VALUE="Read_Write"/>
        <PARAMETER NAME="DATA_WRITE_SHARE" VALUE="50"/>
        <PARAMETER NAME="ETHERNET_LOAD" VALUE="50"/>
        <PARAMETER NAME="ETHERNET_SPEED" VALUE="1000"/>
        <PARAMETER NAME="MASTER_AXI_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MASTER_BASE_ADDRESS" VALUE="0x00000000"/>
        <PARAMETER NAME="MASTER_BASE_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="MASTER_HIGH_ADDRESS" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MASTER_HIGH_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="PCIE_LANES" VALUE="1"/>
        <PARAMETER NAME="PCIE_LANE_RATE" VALUE="2.5"/>
        <PARAMETER NAME="PCIE_LOAD" VALUE="50"/>
        <PARAMETER NAME="STRM_DATA_SEED" VALUE="0xABCD"/>
        <PARAMETER NAME="TRAFFIC_PROFILE" VALUE="Video"/>
        <PARAMETER NAME="USB_LOAD" VALUE="50"/>
        <PARAMETER NAME="USB_MODE" VALUE="ISOC"/>
        <PARAMETER NAME="VIDEO_FORMAT" VALUE="6"/>
        <PARAMETER NAME="VIDEO_FRAME_RATE" VALUE="60"/>
        <PARAMETER NAME="VIDEO_HSIZE" VALUE="1920"/>
        <PARAMETER NAME="VIDEO_PIXEL_BITS" VALUE="8"/>
        <PARAMETER NAME="VIDEO_VSIZE" VALUE="1080"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_ch1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_lite_ch1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_awready" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_awvalid" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_bready" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_lite_ch1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_bvalid" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_ch1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_wready" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_lite_ch1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_wvalid" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="31" NAME="status" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_traffic_gen_0_M_AXI_LITE_CH1" DATAWIDTH="32" NAME="M_AXI_LITE_CH1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_lite_ch1_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_lite_ch1_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_lite_ch1_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_lite_ch1_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_lite_ch1_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_lite_ch1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_lite_ch1_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_lite_ch1_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_lite_ch1_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_lite_ch1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_lite_ch1_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C0_DDR4_MEMORY_MAP_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C0_DDR4_MEMORY_MAP_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="DDR4_MIG" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE_CH1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDR4_MIG"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="memory_system_smartconnect_0_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/smartconnect_0" HWVERSION="1.0" INSTANCE="smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="memory_system_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="memory_system_smartconnect_0_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_system_smartconnect_0_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="DDR4_MIG_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_traffic_gen_0_m_axi_lite_ch1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="DDR4_MIG_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR4_MIG" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_traffic_gen_0_M_AXI_LITE_CH1" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
