
SCH_TRAFFIC_LIGHT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003898  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080039a8  080039a8  000139a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039d8  080039d8  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  080039d8  080039d8  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039d8  080039d8  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039d8  080039d8  000139d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039dc  080039dc  000139dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080039e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000030  08003a10  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08003a10  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8c6  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0e  00000000  00000000  0002a91f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002c830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000978  00000000  00000000  0002d2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b92  00000000  00000000  0002dc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c62e  00000000  00000000  000457e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008583a  00000000  00000000  00051e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d764a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aa8  00000000  00000000  000d76a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000030 	.word	0x20000030
 800012c:	00000000 	.word	0x00000000
 8000130:	08003990 	.word	0x08003990

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000034 	.word	0x20000034
 800014c:	08003990 	.word	0x08003990

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <display7SEG1>:
 *      Author: PC
 */

#include "display7SEG.h"

void display7SEG1(int num) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	const uint8_t sevenSegment[10] = {	0b00111111, // 0
 8000944:	4a40      	ldr	r2, [pc, #256]	; (8000a48 <display7SEG1+0x10c>)
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	ca07      	ldmia	r2, {r0, r1, r2}
 800094c:	c303      	stmia	r3!, {r0, r1}
 800094e:	801a      	strh	r2, [r3, #0]
											0b01111101, // 6
											0b00000111, // 7
											0b01111111, // 8
											0b01101111  // 9
		};
		HAL_GPIO_WritePin(SEG1a_GPIO_Port, SEG1a_Pin, (sevenSegment[num] & 0x01) ? RESET : SET);
 8000950:	f107 020c 	add.w	r2, r7, #12
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	2b00      	cmp	r3, #0
 8000960:	bf0c      	ite	eq
 8000962:	2301      	moveq	r3, #1
 8000964:	2300      	movne	r3, #0
 8000966:	b2db      	uxtb	r3, r3
 8000968:	461a      	mov	r2, r3
 800096a:	2101      	movs	r1, #1
 800096c:	4837      	ldr	r0, [pc, #220]	; (8000a4c <display7SEG1+0x110>)
 800096e:	f001 ffee 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1b_GPIO_Port, SEG1b_Pin, (sevenSegment[num] & 0x02) ? RESET : SET);
 8000972:	f107 020c 	add.w	r2, r7, #12
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	f003 0302 	and.w	r3, r3, #2
 8000980:	2b00      	cmp	r3, #0
 8000982:	bf0c      	ite	eq
 8000984:	2301      	moveq	r3, #1
 8000986:	2300      	movne	r3, #0
 8000988:	b2db      	uxtb	r3, r3
 800098a:	461a      	mov	r2, r3
 800098c:	2102      	movs	r1, #2
 800098e:	482f      	ldr	r0, [pc, #188]	; (8000a4c <display7SEG1+0x110>)
 8000990:	f001 ffdd 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1c_GPIO_Port, SEG1c_Pin, (sevenSegment[num] & 0x04) ? RESET : SET);
 8000994:	f107 020c 	add.w	r2, r7, #12
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4413      	add	r3, r2
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	f003 0304 	and.w	r3, r3, #4
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	bf0c      	ite	eq
 80009a6:	2301      	moveq	r3, #1
 80009a8:	2300      	movne	r3, #0
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	461a      	mov	r2, r3
 80009ae:	2104      	movs	r1, #4
 80009b0:	4826      	ldr	r0, [pc, #152]	; (8000a4c <display7SEG1+0x110>)
 80009b2:	f001 ffcc 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1d_GPIO_Port, SEG1d_Pin, (sevenSegment[num] & 0x08) ? RESET : SET);
 80009b6:	f107 020c 	add.w	r2, r7, #12
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4413      	add	r3, r2
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	f003 0308 	and.w	r3, r3, #8
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	bf0c      	ite	eq
 80009c8:	2301      	moveq	r3, #1
 80009ca:	2300      	movne	r3, #0
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	461a      	mov	r2, r3
 80009d0:	2108      	movs	r1, #8
 80009d2:	481e      	ldr	r0, [pc, #120]	; (8000a4c <display7SEG1+0x110>)
 80009d4:	f001 ffbb 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1e_GPIO_Port, SEG1e_Pin, (sevenSegment[num] & 0x10) ? RESET : SET);
 80009d8:	f107 020c 	add.w	r2, r7, #12
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4413      	add	r3, r2
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	f003 0310 	and.w	r3, r3, #16
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	bf0c      	ite	eq
 80009ea:	2301      	moveq	r3, #1
 80009ec:	2300      	movne	r3, #0
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	461a      	mov	r2, r3
 80009f2:	2110      	movs	r1, #16
 80009f4:	4815      	ldr	r0, [pc, #84]	; (8000a4c <display7SEG1+0x110>)
 80009f6:	f001 ffaa 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1f_GPIO_Port, SEG1f_Pin, (sevenSegment[num] & 0x20) ? RESET : SET);
 80009fa:	f107 020c 	add.w	r2, r7, #12
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4413      	add	r3, r2
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	f003 0320 	and.w	r3, r3, #32
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	bf0c      	ite	eq
 8000a0c:	2301      	moveq	r3, #1
 8000a0e:	2300      	movne	r3, #0
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	461a      	mov	r2, r3
 8000a14:	2120      	movs	r1, #32
 8000a16:	480d      	ldr	r0, [pc, #52]	; (8000a4c <display7SEG1+0x110>)
 8000a18:	f001 ff99 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1g_GPIO_Port, SEG1g_Pin, (sevenSegment[num] & 0x40) ? RESET : SET);
 8000a1c:	f107 020c 	add.w	r2, r7, #12
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4413      	add	r3, r2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	bf0c      	ite	eq
 8000a2e:	2301      	moveq	r3, #1
 8000a30:	2300      	movne	r3, #0
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	461a      	mov	r2, r3
 8000a36:	2140      	movs	r1, #64	; 0x40
 8000a38:	4804      	ldr	r0, [pc, #16]	; (8000a4c <display7SEG1+0x110>)
 8000a3a:	f001 ff88 	bl	800294e <HAL_GPIO_WritePin>
}
 8000a3e:	bf00      	nop
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	080039a8 	.word	0x080039a8
 8000a4c:	40010c00 	.word	0x40010c00

08000a50 <display7SEG2>:

void display7SEG2(int num){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	const uint8_t sevenSegment[10] = {	0b00111111, // 0
 8000a58:	4a43      	ldr	r2, [pc, #268]	; (8000b68 <display7SEG2+0x118>)
 8000a5a:	f107 030c 	add.w	r3, r7, #12
 8000a5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a60:	c303      	stmia	r3!, {r0, r1}
 8000a62:	801a      	strh	r2, [r3, #0]
										0b01111101, // 6
										0b00000111, // 7
										0b01111111, // 8
										0b01101111  // 9
	};
	HAL_GPIO_WritePin(SEG2a_GPIO_Port, SEG2a_Pin, (sevenSegment[num] & 0x01) ? RESET : SET);
 8000a64:	f107 020c 	add.w	r2, r7, #12
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	bf0c      	ite	eq
 8000a76:	2301      	moveq	r3, #1
 8000a78:	2300      	movne	r3, #0
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	2180      	movs	r1, #128	; 0x80
 8000a80:	483a      	ldr	r0, [pc, #232]	; (8000b6c <display7SEG2+0x11c>)
 8000a82:	f001 ff64 	bl	800294e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2b_GPIO_Port, SEG2b_Pin, (sevenSegment[num] & 0x02) ? RESET : SET);
 8000a86:	f107 020c 	add.w	r2, r7, #12
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	bf0c      	ite	eq
 8000a98:	2301      	moveq	r3, #1
 8000a9a:	2300      	movne	r3, #0
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa4:	4831      	ldr	r0, [pc, #196]	; (8000b6c <display7SEG2+0x11c>)
 8000aa6:	f001 ff52 	bl	800294e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2c_GPIO_Port, SEG2c_Pin, (sevenSegment[num] & 0x04) ? RESET : SET);
 8000aaa:	f107 020c 	add.w	r2, r7, #12
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	f003 0304 	and.w	r3, r3, #4
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	bf0c      	ite	eq
 8000abc:	2301      	moveq	r3, #1
 8000abe:	2300      	movne	r3, #0
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ac8:	4828      	ldr	r0, [pc, #160]	; (8000b6c <display7SEG2+0x11c>)
 8000aca:	f001 ff40 	bl	800294e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2d_GPIO_Port, SEG2d_Pin, (sevenSegment[num] & 0x08) ? RESET : SET);
 8000ace:	f107 020c 	add.w	r2, r7, #12
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	f003 0308 	and.w	r3, r3, #8
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	bf0c      	ite	eq
 8000ae0:	2301      	moveq	r3, #1
 8000ae2:	2300      	movne	r3, #0
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aec:	481f      	ldr	r0, [pc, #124]	; (8000b6c <display7SEG2+0x11c>)
 8000aee:	f001 ff2e 	bl	800294e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2e_GPIO_Port, SEG2e_Pin, (sevenSegment[num] & 0x10) ? RESET : SET);
 8000af2:	f107 020c 	add.w	r2, r7, #12
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	f003 0310 	and.w	r3, r3, #16
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	bf0c      	ite	eq
 8000b04:	2301      	moveq	r3, #1
 8000b06:	2300      	movne	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b10:	4816      	ldr	r0, [pc, #88]	; (8000b6c <display7SEG2+0x11c>)
 8000b12:	f001 ff1c 	bl	800294e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2f_GPIO_Port, SEG2f_Pin, (sevenSegment[num] & 0x20) ? RESET : SET);
 8000b16:	f107 020c 	add.w	r2, r7, #12
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	f003 0320 	and.w	r3, r3, #32
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bf0c      	ite	eq
 8000b28:	2301      	moveq	r3, #1
 8000b2a:	2300      	movne	r3, #0
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b34:	480d      	ldr	r0, [pc, #52]	; (8000b6c <display7SEG2+0x11c>)
 8000b36:	f001 ff0a 	bl	800294e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2g_GPIO_Port, SEG2g_Pin, (sevenSegment[num] & 0x40) ? RESET : SET);
 8000b3a:	f107 020c 	add.w	r2, r7, #12
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	bf0c      	ite	eq
 8000b4c:	2301      	moveq	r3, #1
 8000b4e:	2300      	movne	r3, #0
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	461a      	mov	r2, r3
 8000b54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b58:	4804      	ldr	r0, [pc, #16]	; (8000b6c <display7SEG2+0x11c>)
 8000b5a:	f001 fef8 	bl	800294e <HAL_GPIO_WritePin>
}
 8000b5e:	bf00      	nop
 8000b60:	3718      	adds	r7, #24
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	080039a8 	.word	0x080039a8
 8000b6c:	40010c00 	.word	0x40010c00

08000b70 <update7SEG>:

int index_led = 0;
int led_buffer[4] = {1,2,3,4};
void update7SEG(int index){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
	switch(index){
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d003      	beq.n	8000b86 <update7SEG+0x16>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d026      	beq.n	8000bd2 <update7SEG+0x62>

		display7SEG1(led_buffer[2]);
		display7SEG2(led_buffer[3]);
		break;
	default:
		break;
 8000b84:	e04b      	b.n	8000c1e <update7SEG+0xae>
		index_led = 1;
 8000b86:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <update7SEG+0xb8>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b92:	4826      	ldr	r0, [pc, #152]	; (8000c2c <update7SEG+0xbc>)
 8000b94:	f001 fedb 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b9e:	4823      	ldr	r0, [pc, #140]	; (8000c2c <update7SEG+0xbc>)
 8000ba0:	f001 fed5 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000baa:	4820      	ldr	r0, [pc, #128]	; (8000c2c <update7SEG+0xbc>)
 8000bac:	f001 fecf 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb6:	481d      	ldr	r0, [pc, #116]	; (8000c2c <update7SEG+0xbc>)
 8000bb8:	f001 fec9 	bl	800294e <HAL_GPIO_WritePin>
		display7SEG1(led_buffer[0]);
 8000bbc:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <update7SEG+0xc0>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff febb 	bl	800093c <display7SEG1>
		display7SEG2(led_buffer[1]);
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <update7SEG+0xc0>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff ff40 	bl	8000a50 <display7SEG2>
		break;
 8000bd0:	e025      	b.n	8000c1e <update7SEG+0xae>
		index_led = 0;
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <update7SEG+0xb8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bde:	4813      	ldr	r0, [pc, #76]	; (8000c2c <update7SEG+0xbc>)
 8000be0:	f001 feb5 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000be4:	2201      	movs	r2, #1
 8000be6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bea:	4810      	ldr	r0, [pc, #64]	; (8000c2c <update7SEG+0xbc>)
 8000bec:	f001 feaf 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bf6:	480d      	ldr	r0, [pc, #52]	; (8000c2c <update7SEG+0xbc>)
 8000bf8:	f001 fea9 	bl	800294e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c02:	480a      	ldr	r0, [pc, #40]	; (8000c2c <update7SEG+0xbc>)
 8000c04:	f001 fea3 	bl	800294e <HAL_GPIO_WritePin>
		display7SEG1(led_buffer[2]);
 8000c08:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <update7SEG+0xc0>)
 8000c0a:	689b      	ldr	r3, [r3, #8]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fe95 	bl	800093c <display7SEG1>
		display7SEG2(led_buffer[3]);
 8000c12:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <update7SEG+0xc0>)
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff1a 	bl	8000a50 <display7SEG2>
		break;
 8000c1c:	bf00      	nop
	}
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	2000004c 	.word	0x2000004c
 8000c2c:	40010800 	.word	0x40010800
 8000c30:	20000000 	.word	0x20000000

08000c34 <updateBufferMode1>:

int counter1 = 1, counter2 = 1;
void updateBufferMode1() {
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
	if (counter1 <= RED) {
 8000c38:	4b95      	ldr	r3, [pc, #596]	; (8000e90 <updateBufferMode1+0x25c>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b95      	ldr	r3, [pc, #596]	; (8000e94 <updateBufferMode1+0x260>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dc1f      	bgt.n	8000c84 <updateBufferMode1+0x50>
		led_buffer[0] = (RED - counter1) / 10;
 8000c44:	4b93      	ldr	r3, [pc, #588]	; (8000e94 <updateBufferMode1+0x260>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b91      	ldr	r3, [pc, #580]	; (8000e90 <updateBufferMode1+0x25c>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	4a92      	ldr	r2, [pc, #584]	; (8000e98 <updateBufferMode1+0x264>)
 8000c50:	fb82 1203 	smull	r1, r2, r2, r3
 8000c54:	1092      	asrs	r2, r2, #2
 8000c56:	17db      	asrs	r3, r3, #31
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	4a90      	ldr	r2, [pc, #576]	; (8000e9c <updateBufferMode1+0x268>)
 8000c5c:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RED - counter1) % 10;
 8000c5e:	4b8d      	ldr	r3, [pc, #564]	; (8000e94 <updateBufferMode1+0x260>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	4b8b      	ldr	r3, [pc, #556]	; (8000e90 <updateBufferMode1+0x25c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	1ad1      	subs	r1, r2, r3
 8000c68:	4b8b      	ldr	r3, [pc, #556]	; (8000e98 <updateBufferMode1+0x264>)
 8000c6a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c6e:	109a      	asrs	r2, r3, #2
 8000c70:	17cb      	asrs	r3, r1, #31
 8000c72:	1ad2      	subs	r2, r2, r3
 8000c74:	4613      	mov	r3, r2
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	4413      	add	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	1aca      	subs	r2, r1, r3
 8000c7e:	4b87      	ldr	r3, [pc, #540]	; (8000e9c <updateBufferMode1+0x268>)
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	e059      	b.n	8000d38 <updateBufferMode1+0x104>
	}
	else if (counter1 <= (RED + GREEN)) {
 8000c84:	4b83      	ldr	r3, [pc, #524]	; (8000e94 <updateBufferMode1+0x260>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b85      	ldr	r3, [pc, #532]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	441a      	add	r2, r3
 8000c8e:	4b80      	ldr	r3, [pc, #512]	; (8000e90 <updateBufferMode1+0x25c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	db25      	blt.n	8000ce2 <updateBufferMode1+0xae>
		led_buffer[0] = (RED + GREEN - counter1) / 10;
 8000c96:	4b7f      	ldr	r3, [pc, #508]	; (8000e94 <updateBufferMode1+0x260>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	4b81      	ldr	r3, [pc, #516]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	441a      	add	r2, r3
 8000ca0:	4b7b      	ldr	r3, [pc, #492]	; (8000e90 <updateBufferMode1+0x25c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	4a7c      	ldr	r2, [pc, #496]	; (8000e98 <updateBufferMode1+0x264>)
 8000ca8:	fb82 1203 	smull	r1, r2, r2, r3
 8000cac:	1092      	asrs	r2, r2, #2
 8000cae:	17db      	asrs	r3, r3, #31
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	4a7a      	ldr	r2, [pc, #488]	; (8000e9c <updateBufferMode1+0x268>)
 8000cb4:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RED + GREEN - counter1) % 10;
 8000cb6:	4b77      	ldr	r3, [pc, #476]	; (8000e94 <updateBufferMode1+0x260>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	4b79      	ldr	r3, [pc, #484]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	441a      	add	r2, r3
 8000cc0:	4b73      	ldr	r3, [pc, #460]	; (8000e90 <updateBufferMode1+0x25c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	1ad1      	subs	r1, r2, r3
 8000cc6:	4b74      	ldr	r3, [pc, #464]	; (8000e98 <updateBufferMode1+0x264>)
 8000cc8:	fb83 2301 	smull	r2, r3, r3, r1
 8000ccc:	109a      	asrs	r2, r3, #2
 8000cce:	17cb      	asrs	r3, r1, #31
 8000cd0:	1ad2      	subs	r2, r2, r3
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	1aca      	subs	r2, r1, r3
 8000cdc:	4b6f      	ldr	r3, [pc, #444]	; (8000e9c <updateBufferMode1+0x268>)
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	e02a      	b.n	8000d38 <updateBufferMode1+0x104>
	}
	else{
		led_buffer[0] = (RED + GREEN + AMBER - counter1) / 10;
 8000ce2:	4b6c      	ldr	r3, [pc, #432]	; (8000e94 <updateBufferMode1+0x260>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	4b6e      	ldr	r3, [pc, #440]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	441a      	add	r2, r3
 8000cec:	4b6d      	ldr	r3, [pc, #436]	; (8000ea4 <updateBufferMode1+0x270>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	441a      	add	r2, r3
 8000cf2:	4b67      	ldr	r3, [pc, #412]	; (8000e90 <updateBufferMode1+0x25c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	4a67      	ldr	r2, [pc, #412]	; (8000e98 <updateBufferMode1+0x264>)
 8000cfa:	fb82 1203 	smull	r1, r2, r2, r3
 8000cfe:	1092      	asrs	r2, r2, #2
 8000d00:	17db      	asrs	r3, r3, #31
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	4a65      	ldr	r2, [pc, #404]	; (8000e9c <updateBufferMode1+0x268>)
 8000d06:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RED + GREEN + AMBER - counter1) % 10;
 8000d08:	4b62      	ldr	r3, [pc, #392]	; (8000e94 <updateBufferMode1+0x260>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b64      	ldr	r3, [pc, #400]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	441a      	add	r2, r3
 8000d12:	4b64      	ldr	r3, [pc, #400]	; (8000ea4 <updateBufferMode1+0x270>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	441a      	add	r2, r3
 8000d18:	4b5d      	ldr	r3, [pc, #372]	; (8000e90 <updateBufferMode1+0x25c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	1ad1      	subs	r1, r2, r3
 8000d1e:	4b5e      	ldr	r3, [pc, #376]	; (8000e98 <updateBufferMode1+0x264>)
 8000d20:	fb83 2301 	smull	r2, r3, r3, r1
 8000d24:	109a      	asrs	r2, r3, #2
 8000d26:	17cb      	asrs	r3, r1, #31
 8000d28:	1ad2      	subs	r2, r2, r3
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	4413      	add	r3, r2
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	1aca      	subs	r2, r1, r3
 8000d34:	4b59      	ldr	r3, [pc, #356]	; (8000e9c <updateBufferMode1+0x268>)
 8000d36:	605a      	str	r2, [r3, #4]
	}

	counter1++;
 8000d38:	4b55      	ldr	r3, [pc, #340]	; (8000e90 <updateBufferMode1+0x25c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	4a54      	ldr	r2, [pc, #336]	; (8000e90 <updateBufferMode1+0x25c>)
 8000d40:	6013      	str	r3, [r2, #0]
	if (counter1 > RED + AMBER + GREEN) counter1 = 1;
 8000d42:	4b54      	ldr	r3, [pc, #336]	; (8000e94 <updateBufferMode1+0x260>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	4b57      	ldr	r3, [pc, #348]	; (8000ea4 <updateBufferMode1+0x270>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	441a      	add	r2, r3
 8000d4c:	4b54      	ldr	r3, [pc, #336]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	441a      	add	r2, r3
 8000d52:	4b4f      	ldr	r3, [pc, #316]	; (8000e90 <updateBufferMode1+0x25c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	429a      	cmp	r2, r3
 8000d58:	da02      	bge.n	8000d60 <updateBufferMode1+0x12c>
 8000d5a:	4b4d      	ldr	r3, [pc, #308]	; (8000e90 <updateBufferMode1+0x25c>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]

	/* --- */

	if (counter2 <= GREEN) {
 8000d60:	4b51      	ldr	r3, [pc, #324]	; (8000ea8 <updateBufferMode1+0x274>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b4e      	ldr	r3, [pc, #312]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	dc1f      	bgt.n	8000dac <updateBufferMode1+0x178>
		led_buffer[2] = (GREEN - counter2) / 10;
 8000d6c:	4b4c      	ldr	r3, [pc, #304]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b4d      	ldr	r3, [pc, #308]	; (8000ea8 <updateBufferMode1+0x274>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	4a48      	ldr	r2, [pc, #288]	; (8000e98 <updateBufferMode1+0x264>)
 8000d78:	fb82 1203 	smull	r1, r2, r2, r3
 8000d7c:	1092      	asrs	r2, r2, #2
 8000d7e:	17db      	asrs	r3, r3, #31
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	4a46      	ldr	r2, [pc, #280]	; (8000e9c <updateBufferMode1+0x268>)
 8000d84:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (GREEN - counter2) % 10;
 8000d86:	4b46      	ldr	r3, [pc, #280]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b47      	ldr	r3, [pc, #284]	; (8000ea8 <updateBufferMode1+0x274>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	1ad1      	subs	r1, r2, r3
 8000d90:	4b41      	ldr	r3, [pc, #260]	; (8000e98 <updateBufferMode1+0x264>)
 8000d92:	fb83 2301 	smull	r2, r3, r3, r1
 8000d96:	109a      	asrs	r2, r3, #2
 8000d98:	17cb      	asrs	r3, r1, #31
 8000d9a:	1ad2      	subs	r2, r2, r3
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	4413      	add	r3, r2
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	1aca      	subs	r2, r1, r3
 8000da6:	4b3d      	ldr	r3, [pc, #244]	; (8000e9c <updateBufferMode1+0x268>)
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	e059      	b.n	8000e60 <updateBufferMode1+0x22c>
	}
	else if (counter2 <= (AMBER + GREEN)) {
 8000dac:	4b3d      	ldr	r3, [pc, #244]	; (8000ea4 <updateBufferMode1+0x270>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b3b      	ldr	r3, [pc, #236]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	441a      	add	r2, r3
 8000db6:	4b3c      	ldr	r3, [pc, #240]	; (8000ea8 <updateBufferMode1+0x274>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	db25      	blt.n	8000e0a <updateBufferMode1+0x1d6>
		led_buffer[2] = (AMBER + GREEN - counter2) / 10;
 8000dbe:	4b39      	ldr	r3, [pc, #228]	; (8000ea4 <updateBufferMode1+0x270>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	4b37      	ldr	r3, [pc, #220]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	441a      	add	r2, r3
 8000dc8:	4b37      	ldr	r3, [pc, #220]	; (8000ea8 <updateBufferMode1+0x274>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	4a32      	ldr	r2, [pc, #200]	; (8000e98 <updateBufferMode1+0x264>)
 8000dd0:	fb82 1203 	smull	r1, r2, r2, r3
 8000dd4:	1092      	asrs	r2, r2, #2
 8000dd6:	17db      	asrs	r3, r3, #31
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	4a30      	ldr	r2, [pc, #192]	; (8000e9c <updateBufferMode1+0x268>)
 8000ddc:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (AMBER + GREEN - counter2) % 10;
 8000dde:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <updateBufferMode1+0x270>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4b2f      	ldr	r3, [pc, #188]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	441a      	add	r2, r3
 8000de8:	4b2f      	ldr	r3, [pc, #188]	; (8000ea8 <updateBufferMode1+0x274>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	1ad1      	subs	r1, r2, r3
 8000dee:	4b2a      	ldr	r3, [pc, #168]	; (8000e98 <updateBufferMode1+0x264>)
 8000df0:	fb83 2301 	smull	r2, r3, r3, r1
 8000df4:	109a      	asrs	r2, r3, #2
 8000df6:	17cb      	asrs	r3, r1, #31
 8000df8:	1ad2      	subs	r2, r2, r3
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	1aca      	subs	r2, r1, r3
 8000e04:	4b25      	ldr	r3, [pc, #148]	; (8000e9c <updateBufferMode1+0x268>)
 8000e06:	60da      	str	r2, [r3, #12]
 8000e08:	e02a      	b.n	8000e60 <updateBufferMode1+0x22c>
	}
	else {
		led_buffer[2] = (RED + GREEN + AMBER - counter2) / 10;
 8000e0a:	4b22      	ldr	r3, [pc, #136]	; (8000e94 <updateBufferMode1+0x260>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	4b24      	ldr	r3, [pc, #144]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	441a      	add	r2, r3
 8000e14:	4b23      	ldr	r3, [pc, #140]	; (8000ea4 <updateBufferMode1+0x270>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	441a      	add	r2, r3
 8000e1a:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <updateBufferMode1+0x274>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	4a1d      	ldr	r2, [pc, #116]	; (8000e98 <updateBufferMode1+0x264>)
 8000e22:	fb82 1203 	smull	r1, r2, r2, r3
 8000e26:	1092      	asrs	r2, r2, #2
 8000e28:	17db      	asrs	r3, r3, #31
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	4a1b      	ldr	r2, [pc, #108]	; (8000e9c <updateBufferMode1+0x268>)
 8000e2e:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (RED + GREEN + AMBER - counter2) % 10;
 8000e30:	4b18      	ldr	r3, [pc, #96]	; (8000e94 <updateBufferMode1+0x260>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b1a      	ldr	r3, [pc, #104]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	441a      	add	r2, r3
 8000e3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <updateBufferMode1+0x270>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	441a      	add	r2, r3
 8000e40:	4b19      	ldr	r3, [pc, #100]	; (8000ea8 <updateBufferMode1+0x274>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	1ad1      	subs	r1, r2, r3
 8000e46:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <updateBufferMode1+0x264>)
 8000e48:	fb83 2301 	smull	r2, r3, r3, r1
 8000e4c:	109a      	asrs	r2, r3, #2
 8000e4e:	17cb      	asrs	r3, r1, #31
 8000e50:	1ad2      	subs	r2, r2, r3
 8000e52:	4613      	mov	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	4413      	add	r3, r2
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	1aca      	subs	r2, r1, r3
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <updateBufferMode1+0x268>)
 8000e5e:	60da      	str	r2, [r3, #12]
	}

	counter2++;
 8000e60:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <updateBufferMode1+0x274>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	3301      	adds	r3, #1
 8000e66:	4a10      	ldr	r2, [pc, #64]	; (8000ea8 <updateBufferMode1+0x274>)
 8000e68:	6013      	str	r3, [r2, #0]
	if (counter2 > RED + AMBER + GREEN) counter2 = 1;
 8000e6a:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <updateBufferMode1+0x260>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ea4 <updateBufferMode1+0x270>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	441a      	add	r2, r3
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <updateBufferMode1+0x26c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	441a      	add	r2, r3
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <updateBufferMode1+0x274>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	da02      	bge.n	8000e88 <updateBufferMode1+0x254>
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <updateBufferMode1+0x274>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	601a      	str	r2, [r3, #0]
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	20000010 	.word	0x20000010
 8000e94:	20000018 	.word	0x20000018
 8000e98:	66666667 	.word	0x66666667
 8000e9c:	20000000 	.word	0x20000000
 8000ea0:	20000020 	.word	0x20000020
 8000ea4:	2000001c 	.word	0x2000001c
 8000ea8:	20000014 	.word	0x20000014

08000eac <updateBufferMode2>:

void updateBufferMode2() {
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <updateBufferMode2+0x4c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 2;
 8000eb6:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <updateBufferMode2+0x4c>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	605a      	str	r2, [r3, #4]

	led_buffer[2] = RED / 10;
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	; (8000efc <updateBufferMode2+0x50>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0f      	ldr	r2, [pc, #60]	; (8000f00 <updateBufferMode2+0x54>)
 8000ec2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec6:	1092      	asrs	r2, r2, #2
 8000ec8:	17db      	asrs	r3, r3, #31
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <updateBufferMode2+0x4c>)
 8000ece:	6093      	str	r3, [r2, #8]
	led_buffer[3] = RED % 10;
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <updateBufferMode2+0x50>)
 8000ed2:	6819      	ldr	r1, [r3, #0]
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <updateBufferMode2+0x54>)
 8000ed6:	fb83 2301 	smull	r2, r3, r3, r1
 8000eda:	109a      	asrs	r2, r3, #2
 8000edc:	17cb      	asrs	r3, r1, #31
 8000ede:	1ad2      	subs	r2, r2, r3
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	4413      	add	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	1aca      	subs	r2, r1, r3
 8000eea:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <updateBufferMode2+0x4c>)
 8000eec:	60da      	str	r2, [r3, #12]
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000018 	.word	0x20000018
 8000f00:	66666667 	.word	0x66666667

08000f04 <updateBufferMode3>:

void updateBufferMode3() {
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8000f08:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <updateBufferMode3+0x4c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 3;
 8000f0e:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <updateBufferMode3+0x4c>)
 8000f10:	2203      	movs	r2, #3
 8000f12:	605a      	str	r2, [r3, #4]

	led_buffer[2] = AMBER / 10;
 8000f14:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <updateBufferMode3+0x50>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a0f      	ldr	r2, [pc, #60]	; (8000f58 <updateBufferMode3+0x54>)
 8000f1a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f1e:	1092      	asrs	r2, r2, #2
 8000f20:	17db      	asrs	r3, r3, #31
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <updateBufferMode3+0x4c>)
 8000f26:	6093      	str	r3, [r2, #8]
	led_buffer[3] = AMBER % 10;
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <updateBufferMode3+0x50>)
 8000f2a:	6819      	ldr	r1, [r3, #0]
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <updateBufferMode3+0x54>)
 8000f2e:	fb83 2301 	smull	r2, r3, r3, r1
 8000f32:	109a      	asrs	r2, r3, #2
 8000f34:	17cb      	asrs	r3, r1, #31
 8000f36:	1ad2      	subs	r2, r2, r3
 8000f38:	4613      	mov	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	4413      	add	r3, r2
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	1aca      	subs	r2, r1, r3
 8000f42:	4b03      	ldr	r3, [pc, #12]	; (8000f50 <updateBufferMode3+0x4c>)
 8000f44:	60da      	str	r2, [r3, #12]
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc80      	pop	{r7}
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000000 	.word	0x20000000
 8000f54:	2000001c 	.word	0x2000001c
 8000f58:	66666667 	.word	0x66666667

08000f5c <updateBufferMode4>:

void updateBufferMode4() {
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <updateBufferMode4+0x4c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 4;
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <updateBufferMode4+0x4c>)
 8000f68:	2204      	movs	r2, #4
 8000f6a:	605a      	str	r2, [r3, #4]

	led_buffer[2] = GREEN / 10;
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <updateBufferMode4+0x50>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a0f      	ldr	r2, [pc, #60]	; (8000fb0 <updateBufferMode4+0x54>)
 8000f72:	fb82 1203 	smull	r1, r2, r2, r3
 8000f76:	1092      	asrs	r2, r2, #2
 8000f78:	17db      	asrs	r3, r3, #31
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <updateBufferMode4+0x4c>)
 8000f7e:	6093      	str	r3, [r2, #8]
	led_buffer[3] = GREEN % 10;
 8000f80:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <updateBufferMode4+0x50>)
 8000f82:	6819      	ldr	r1, [r3, #0]
 8000f84:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <updateBufferMode4+0x54>)
 8000f86:	fb83 2301 	smull	r2, r3, r3, r1
 8000f8a:	109a      	asrs	r2, r3, #2
 8000f8c:	17cb      	asrs	r3, r1, #31
 8000f8e:	1ad2      	subs	r2, r2, r3
 8000f90:	4613      	mov	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	1aca      	subs	r2, r1, r3
 8000f9a:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <updateBufferMode4+0x4c>)
 8000f9c:	60da      	str	r2, [r3, #12]
}
 8000f9e:	bf00      	nop
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000020 	.word	0x20000020
 8000fb0:	66666667 	.word	0x66666667

08000fb4 <traffic_light>:
 *      Author: PC
 */

#include "displayLED.h"

void traffic_light(int color) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2b0e      	cmp	r3, #14
 8000fc0:	d859      	bhi.n	8001076 <traffic_light+0xc2>
 8000fc2:	a201      	add	r2, pc, #4	; (adr r2, 8000fc8 <traffic_light+0x14>)
 8000fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc8:	08001005 	.word	0x08001005
 8000fcc:	08001077 	.word	0x08001077
 8000fd0:	08001077 	.word	0x08001077
 8000fd4:	08001077 	.word	0x08001077
 8000fd8:	08001077 	.word	0x08001077
 8000fdc:	08001077 	.word	0x08001077
 8000fe0:	08001077 	.word	0x08001077
 8000fe4:	08001077 	.word	0x08001077
 8000fe8:	08001077 	.word	0x08001077
 8000fec:	08001077 	.word	0x08001077
 8000ff0:	08001077 	.word	0x08001077
 8000ff4:	08001013 	.word	0x08001013
 8000ff8:	0800102d 	.word	0x0800102d
 8000ffc:	08001047 	.word	0x08001047
 8001000:	0800105f 	.word	0x0800105f
	switch (color) {
		case INIT:
			HAL_GPIO_WritePin(GPIOA, R1_Pin | G1_Pin | A1_Pin | R2_Pin | G2_Pin | A2_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 800100a:	481d      	ldr	r0, [pc, #116]	; (8001080 <traffic_light+0xcc>)
 800100c:	f001 fc9f 	bl	800294e <HAL_GPIO_WritePin>
			break;
 8001010:	e032      	b.n	8001078 <traffic_light+0xc4>
		case AUTO_RED1_GREEN2:
			HAL_GPIO_WritePin(GPIOA, R1_Pin | G2_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001018:	4819      	ldr	r0, [pc, #100]	; (8001080 <traffic_light+0xcc>)
 800101a:	f001 fc98 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, G1_Pin | A1_Pin | R2_Pin | A2_Pin, GPIO_PIN_SET);
 800101e:	2201      	movs	r2, #1
 8001020:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <traffic_light+0xcc>)
 8001026:	f001 fc92 	bl	800294e <HAL_GPIO_WritePin>
			break;
 800102a:	e025      	b.n	8001078 <traffic_light+0xc4>
		case AUTO_RED1_AMBER2:
			HAL_GPIO_WritePin(GPIOA, R1_Pin | A2_Pin, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001032:	4813      	ldr	r0, [pc, #76]	; (8001080 <traffic_light+0xcc>)
 8001034:	f001 fc8b 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, G1_Pin | A1_Pin | G2_Pin | R2_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800103e:	4810      	ldr	r0, [pc, #64]	; (8001080 <traffic_light+0xcc>)
 8001040:	f001 fc85 	bl	800294e <HAL_GPIO_WritePin>
			break;
 8001044:	e018      	b.n	8001078 <traffic_light+0xc4>
		case AUTO_GREEN1_RED2:
			HAL_GPIO_WritePin(GPIOA, G1_Pin | R2_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	21c0      	movs	r1, #192	; 0xc0
 800104a:	480d      	ldr	r0, [pc, #52]	; (8001080 <traffic_light+0xcc>)
 800104c:	f001 fc7f 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, R1_Pin | A1_Pin | G2_Pin | A2_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	f44f 714c 	mov.w	r1, #816	; 0x330
 8001056:	480a      	ldr	r0, [pc, #40]	; (8001080 <traffic_light+0xcc>)
 8001058:	f001 fc79 	bl	800294e <HAL_GPIO_WritePin>
			break;
 800105c:	e00c      	b.n	8001078 <traffic_light+0xc4>
        case AUTO_AMBER1_RED2:
			HAL_GPIO_WritePin(GPIOA, A1_Pin | R2_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	21a0      	movs	r1, #160	; 0xa0
 8001062:	4807      	ldr	r0, [pc, #28]	; (8001080 <traffic_light+0xcc>)
 8001064:	f001 fc73 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, G1_Pin | R1_Pin |  G2_Pin | A2_Pin, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	f44f 7154 	mov.w	r1, #848	; 0x350
 800106e:	4804      	ldr	r0, [pc, #16]	; (8001080 <traffic_light+0xcc>)
 8001070:	f001 fc6d 	bl	800294e <HAL_GPIO_WritePin>
			break;
 8001074:	e000      	b.n	8001078 <traffic_light+0xc4>
		default:
			break;
 8001076:	bf00      	nop
	}
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40010800 	.word	0x40010800

08001084 <set_blinky>:

void set_blinky(int color) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	switch (color) {
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b29      	cmp	r3, #41	; 0x29
 8001090:	d04f      	beq.n	8001132 <set_blinky+0xae>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b29      	cmp	r3, #41	; 0x29
 8001096:	dc58      	bgt.n	800114a <set_blinky+0xc6>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b1f      	cmp	r3, #31
 800109c:	d039      	beq.n	8001112 <set_blinky+0x8e>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b1f      	cmp	r3, #31
 80010a2:	dc52      	bgt.n	800114a <set_blinky+0xc6>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <set_blinky+0x2e>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b15      	cmp	r3, #21
 80010ae:	d021      	beq.n	80010f4 <set_blinky+0x70>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(GPIOA, R1_Pin | A1_Pin | R2_Pin | A2_Pin, GPIO_PIN_SET);
			HAL_GPIO_TogglePin(GPIOA, G1_Pin | G2_Pin);
			break;
		default:
			break;
 80010b0:	e04b      	b.n	800114a <set_blinky+0xc6>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2110      	movs	r1, #16
 80010b6:	4827      	ldr	r0, [pc, #156]	; (8001154 <set_blinky+0xd0>)
 80010b8:	f001 fc49 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2180      	movs	r1, #128	; 0x80
 80010c0:	4824      	ldr	r0, [pc, #144]	; (8001154 <set_blinky+0xd0>)
 80010c2:	f001 fc44 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2120      	movs	r1, #32
 80010ca:	4822      	ldr	r0, [pc, #136]	; (8001154 <set_blinky+0xd0>)
 80010cc:	f001 fc3f 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010d6:	481f      	ldr	r0, [pc, #124]	; (8001154 <set_blinky+0xd0>)
 80010d8:	f001 fc39 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 80010dc:	2201      	movs	r2, #1
 80010de:	2140      	movs	r1, #64	; 0x40
 80010e0:	481c      	ldr	r0, [pc, #112]	; (8001154 <set_blinky+0xd0>)
 80010e2:	f001 fc34 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, SET);
 80010e6:	2201      	movs	r2, #1
 80010e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ec:	4819      	ldr	r0, [pc, #100]	; (8001154 <set_blinky+0xd0>)
 80010ee:	f001 fc2e 	bl	800294e <HAL_GPIO_WritePin>
            break;
 80010f2:	e02b      	b.n	800114c <set_blinky+0xc8>
			HAL_GPIO_WritePin(GPIOA, G1_Pin | A1_Pin | G2_Pin | A2_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	f44f 7158 	mov.w	r1, #864	; 0x360
 80010fa:	4816      	ldr	r0, [pc, #88]	; (8001154 <set_blinky+0xd0>)
 80010fc:	f001 fc27 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
 8001100:	2110      	movs	r1, #16
 8001102:	4814      	ldr	r0, [pc, #80]	; (8001154 <set_blinky+0xd0>)
 8001104:	f001 fc3b 	bl	800297e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(R2_GPIO_Port, R2_Pin);
 8001108:	2180      	movs	r1, #128	; 0x80
 800110a:	4812      	ldr	r0, [pc, #72]	; (8001154 <set_blinky+0xd0>)
 800110c:	f001 fc37 	bl	800297e <HAL_GPIO_TogglePin>
			break;
 8001110:	e01c      	b.n	800114c <set_blinky+0xc8>
			HAL_GPIO_WritePin(GPIOA, R1_Pin | G1_Pin | R2_Pin | G2_Pin , GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 8001118:	480e      	ldr	r0, [pc, #56]	; (8001154 <set_blinky+0xd0>)
 800111a:	f001 fc18 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(A1_GPIO_Port, A1_Pin);
 800111e:	2120      	movs	r1, #32
 8001120:	480c      	ldr	r0, [pc, #48]	; (8001154 <set_blinky+0xd0>)
 8001122:	f001 fc2c 	bl	800297e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(A2_GPIO_Port, A2_Pin);
 8001126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800112a:	480a      	ldr	r0, [pc, #40]	; (8001154 <set_blinky+0xd0>)
 800112c:	f001 fc27 	bl	800297e <HAL_GPIO_TogglePin>
			break;
 8001130:	e00c      	b.n	800114c <set_blinky+0xc8>
			HAL_GPIO_WritePin(GPIOA, R1_Pin | A1_Pin | R2_Pin | A2_Pin, GPIO_PIN_SET);
 8001132:	2201      	movs	r2, #1
 8001134:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8001138:	4806      	ldr	r0, [pc, #24]	; (8001154 <set_blinky+0xd0>)
 800113a:	f001 fc08 	bl	800294e <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, G1_Pin | G2_Pin);
 800113e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001142:	4804      	ldr	r0, [pc, #16]	; (8001154 <set_blinky+0xd0>)
 8001144:	f001 fc1b 	bl	800297e <HAL_GPIO_TogglePin>
			break;
 8001148:	e000      	b.n	800114c <set_blinky+0xc8>
			break;
 800114a:	bf00      	nop
	}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40010800 	.word	0x40010800

08001158 <fsm_automatic_run>:
 *      Author: PC
 */

#include "fsm_automatic.h"

void fsm_automatic_run() {
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	switch(status){
 800115c:	4b9f      	ldr	r3, [pc, #636]	; (80013dc <fsm_automatic_run+0x284>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b0e      	cmp	r3, #14
 8001162:	f200 8130 	bhi.w	80013c6 <fsm_automatic_run+0x26e>
 8001166:	a201      	add	r2, pc, #4	; (adr r2, 800116c <fsm_automatic_run+0x14>)
 8001168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800116c:	080011a9 	.word	0x080011a9
 8001170:	080011b1 	.word	0x080011b1
 8001174:	080013c7 	.word	0x080013c7
 8001178:	080013c7 	.word	0x080013c7
 800117c:	080013c7 	.word	0x080013c7
 8001180:	080013c7 	.word	0x080013c7
 8001184:	080013c7 	.word	0x080013c7
 8001188:	080013c7 	.word	0x080013c7
 800118c:	080013c7 	.word	0x080013c7
 8001190:	080013c7 	.word	0x080013c7
 8001194:	080013c7 	.word	0x080013c7
 8001198:	0800120d 	.word	0x0800120d
 800119c:	0800127d 	.word	0x0800127d
 80011a0:	080012eb 	.word	0x080012eb
 80011a4:	08001359 	.word	0x08001359

	case INIT:
		status = MODE1;
 80011a8:	4b8c      	ldr	r3, [pc, #560]	; (80013dc <fsm_automatic_run+0x284>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	601a      	str	r2, [r3, #0]
		break;
 80011ae:	e113      	b.n	80013d8 <fsm_automatic_run+0x280>

	case MODE1:
		status = AUTO_RED1_GREEN2;
 80011b0:	4b8a      	ldr	r3, [pc, #552]	; (80013dc <fsm_automatic_run+0x284>)
 80011b2:	220b      	movs	r2, #11
 80011b4:	601a      	str	r2, [r3, #0]

		traffic_light(INIT);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff fefc 	bl	8000fb4 <traffic_light>

		counter1 = 1;
 80011bc:	4b88      	ldr	r3, [pc, #544]	; (80013e0 <fsm_automatic_run+0x288>)
 80011be:	2201      	movs	r2, #1
 80011c0:	601a      	str	r2, [r3, #0]
		counter2 = 1;
 80011c2:	4b88      	ldr	r3, [pc, #544]	; (80013e4 <fsm_automatic_run+0x28c>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	601a      	str	r2, [r3, #0]
		index_led = 0;
 80011c8:	4b87      	ldr	r3, [pc, #540]	; (80013e8 <fsm_automatic_run+0x290>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]

		updateBufferMode1();
 80011ce:	f7ff fd31 	bl	8000c34 <updateBufferMode1>
		update7SEG(index_led);
 80011d2:	4b85      	ldr	r3, [pc, #532]	; (80013e8 <fsm_automatic_run+0x290>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fcca 	bl	8000b70 <update7SEG>

		setTimer(0, GREEN * 1000);	// Timer AUTO_RED1_GREEN2
 80011dc:	4b83      	ldr	r3, [pc, #524]	; (80013ec <fsm_automatic_run+0x294>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011e4:	fb02 f303 	mul.w	r3, r2, r3
 80011e8:	4619      	mov	r1, r3
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 ff94 	bl	8002118 <setTimer>
		setTimer(1, 1000);			// Timer updateBufferMode1
 80011f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011f4:	2001      	movs	r0, #1
 80011f6:	f000 ff8f 	bl	8002118 <setTimer>
		setTimer(2, 500);			// Timer LED 7-SEG
 80011fa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80011fe:	2002      	movs	r0, #2
 8001200:	f000 ff8a 	bl	8002118 <setTimer>
		clearTimer(3);				// Timer blinking LED
 8001204:	2003      	movs	r0, #3
 8001206:	f000 ffa5 	bl	8002154 <clearTimer>

		break;
 800120a:	e0e5      	b.n	80013d8 <fsm_automatic_run+0x280>

	case AUTO_RED1_GREEN2:
		traffic_light(AUTO_RED1_GREEN2);
 800120c:	200b      	movs	r0, #11
 800120e:	f7ff fed1 	bl	8000fb4 <traffic_light>

		if (timer_flag[0] == 1) {
 8001212:	4b77      	ldr	r3, [pc, #476]	; (80013f0 <fsm_automatic_run+0x298>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d10c      	bne.n	8001234 <fsm_automatic_run+0xdc>
			status = AUTO_RED1_AMBER2;
 800121a:	4b70      	ldr	r3, [pc, #448]	; (80013dc <fsm_automatic_run+0x284>)
 800121c:	220c      	movs	r2, #12
 800121e:	601a      	str	r2, [r3, #0]
			setTimer(0, AMBER * 1000);
 8001220:	4b74      	ldr	r3, [pc, #464]	; (80013f4 <fsm_automatic_run+0x29c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	4619      	mov	r1, r3
 800122e:	2000      	movs	r0, #0
 8001230:	f000 ff72 	bl	8002118 <setTimer>
		}
		if (timer_flag[1] == 1) {
 8001234:	4b6e      	ldr	r3, [pc, #440]	; (80013f0 <fsm_automatic_run+0x298>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d106      	bne.n	800124a <fsm_automatic_run+0xf2>
			updateBufferMode1();
 800123c:	f7ff fcfa 	bl	8000c34 <updateBufferMode1>
			setTimer(1, 1000);
 8001240:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001244:	2001      	movs	r0, #1
 8001246:	f000 ff67 	bl	8002118 <setTimer>
		}
		if (timer_flag[2] == 1) {
 800124a:	4b69      	ldr	r3, [pc, #420]	; (80013f0 <fsm_automatic_run+0x298>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d109      	bne.n	8001266 <fsm_automatic_run+0x10e>
			update7SEG(index_led);
 8001252:	4b65      	ldr	r3, [pc, #404]	; (80013e8 <fsm_automatic_run+0x290>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fc8a 	bl	8000b70 <update7SEG>
			setTimer(2, 500);
 800125c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001260:	2002      	movs	r0, #2
 8001262:	f000 ff59 	bl	8002118 <setTimer>
		}
		if (check_button_pressed(0) == 1) {
 8001266:	2000      	movs	r0, #0
 8001268:	f000 fb40 	bl	80018ec <check_button_pressed>
 800126c:	4603      	mov	r3, r0
 800126e:	2b01      	cmp	r3, #1
 8001270:	f040 80ab 	bne.w	80013ca <fsm_automatic_run+0x272>
			status = MODE2;
 8001274:	4b59      	ldr	r3, [pc, #356]	; (80013dc <fsm_automatic_run+0x284>)
 8001276:	2202      	movs	r2, #2
 8001278:	601a      	str	r2, [r3, #0]
		}
		break;
 800127a:	e0a6      	b.n	80013ca <fsm_automatic_run+0x272>

	case AUTO_RED1_AMBER2:
		traffic_light(AUTO_RED1_AMBER2);
 800127c:	200c      	movs	r0, #12
 800127e:	f7ff fe99 	bl	8000fb4 <traffic_light>

		if (timer_flag[0] == 1) {
 8001282:	4b5b      	ldr	r3, [pc, #364]	; (80013f0 <fsm_automatic_run+0x298>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d10c      	bne.n	80012a4 <fsm_automatic_run+0x14c>
			status = AUTO_GREEN1_RED2;
 800128a:	4b54      	ldr	r3, [pc, #336]	; (80013dc <fsm_automatic_run+0x284>)
 800128c:	220d      	movs	r2, #13
 800128e:	601a      	str	r2, [r3, #0]
			setTimer(0, GREEN * 1000);
 8001290:	4b56      	ldr	r3, [pc, #344]	; (80013ec <fsm_automatic_run+0x294>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001298:	fb02 f303 	mul.w	r3, r2, r3
 800129c:	4619      	mov	r1, r3
 800129e:	2000      	movs	r0, #0
 80012a0:	f000 ff3a 	bl	8002118 <setTimer>
		}
		if (timer_flag[1] == 1) {
 80012a4:	4b52      	ldr	r3, [pc, #328]	; (80013f0 <fsm_automatic_run+0x298>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d106      	bne.n	80012ba <fsm_automatic_run+0x162>
			updateBufferMode1();
 80012ac:	f7ff fcc2 	bl	8000c34 <updateBufferMode1>
			setTimer(1, 1000);
 80012b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012b4:	2001      	movs	r0, #1
 80012b6:	f000 ff2f 	bl	8002118 <setTimer>
		}
		if (timer_flag[2] == 1) {
 80012ba:	4b4d      	ldr	r3, [pc, #308]	; (80013f0 <fsm_automatic_run+0x298>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d109      	bne.n	80012d6 <fsm_automatic_run+0x17e>
			update7SEG(index_led);
 80012c2:	4b49      	ldr	r3, [pc, #292]	; (80013e8 <fsm_automatic_run+0x290>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fc52 	bl	8000b70 <update7SEG>
			setTimer(2, 500);
 80012cc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80012d0:	2002      	movs	r0, #2
 80012d2:	f000 ff21 	bl	8002118 <setTimer>
		}
		if (check_button_pressed(0) == 1) {
 80012d6:	2000      	movs	r0, #0
 80012d8:	f000 fb08 	bl	80018ec <check_button_pressed>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d175      	bne.n	80013ce <fsm_automatic_run+0x276>
			status = MODE2;
 80012e2:	4b3e      	ldr	r3, [pc, #248]	; (80013dc <fsm_automatic_run+0x284>)
 80012e4:	2202      	movs	r2, #2
 80012e6:	601a      	str	r2, [r3, #0]
		}
		break;
 80012e8:	e071      	b.n	80013ce <fsm_automatic_run+0x276>

	case AUTO_GREEN1_RED2:
		traffic_light(AUTO_GREEN1_RED2);
 80012ea:	200d      	movs	r0, #13
 80012ec:	f7ff fe62 	bl	8000fb4 <traffic_light>

		if (timer_flag[0] == 1) {
 80012f0:	4b3f      	ldr	r3, [pc, #252]	; (80013f0 <fsm_automatic_run+0x298>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d10c      	bne.n	8001312 <fsm_automatic_run+0x1ba>
			status = AUTO_AMBER1_RED2;
 80012f8:	4b38      	ldr	r3, [pc, #224]	; (80013dc <fsm_automatic_run+0x284>)
 80012fa:	220e      	movs	r2, #14
 80012fc:	601a      	str	r2, [r3, #0]
			setTimer(0, AMBER * 1000);
 80012fe:	4b3d      	ldr	r3, [pc, #244]	; (80013f4 <fsm_automatic_run+0x29c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001306:	fb02 f303 	mul.w	r3, r2, r3
 800130a:	4619      	mov	r1, r3
 800130c:	2000      	movs	r0, #0
 800130e:	f000 ff03 	bl	8002118 <setTimer>
		}
		if (timer_flag[1] == 1) {
 8001312:	4b37      	ldr	r3, [pc, #220]	; (80013f0 <fsm_automatic_run+0x298>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d106      	bne.n	8001328 <fsm_automatic_run+0x1d0>
			updateBufferMode1();
 800131a:	f7ff fc8b 	bl	8000c34 <updateBufferMode1>
			setTimer(1, 1000);
 800131e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001322:	2001      	movs	r0, #1
 8001324:	f000 fef8 	bl	8002118 <setTimer>
		}
		if (timer_flag[2] == 1) {
 8001328:	4b31      	ldr	r3, [pc, #196]	; (80013f0 <fsm_automatic_run+0x298>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d109      	bne.n	8001344 <fsm_automatic_run+0x1ec>
			update7SEG(index_led);
 8001330:	4b2d      	ldr	r3, [pc, #180]	; (80013e8 <fsm_automatic_run+0x290>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fc1b 	bl	8000b70 <update7SEG>
			setTimer(2, 500);
 800133a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800133e:	2002      	movs	r0, #2
 8001340:	f000 feea 	bl	8002118 <setTimer>
		}
		if (check_button_pressed(0) == 1) {
 8001344:	2000      	movs	r0, #0
 8001346:	f000 fad1 	bl	80018ec <check_button_pressed>
 800134a:	4603      	mov	r3, r0
 800134c:	2b01      	cmp	r3, #1
 800134e:	d140      	bne.n	80013d2 <fsm_automatic_run+0x27a>
			status = MODE2;
 8001350:	4b22      	ldr	r3, [pc, #136]	; (80013dc <fsm_automatic_run+0x284>)
 8001352:	2202      	movs	r2, #2
 8001354:	601a      	str	r2, [r3, #0]
		}
		break;
 8001356:	e03c      	b.n	80013d2 <fsm_automatic_run+0x27a>

	case AUTO_AMBER1_RED2:
		traffic_light(AUTO_AMBER1_RED2);
 8001358:	200e      	movs	r0, #14
 800135a:	f7ff fe2b 	bl	8000fb4 <traffic_light>

		if (timer_flag[0] == 1) {
 800135e:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <fsm_automatic_run+0x298>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d10c      	bne.n	8001380 <fsm_automatic_run+0x228>
			status = AUTO_RED1_GREEN2;
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <fsm_automatic_run+0x284>)
 8001368:	220b      	movs	r2, #11
 800136a:	601a      	str	r2, [r3, #0]
			setTimer(0, GREEN * 1000);
 800136c:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <fsm_automatic_run+0x294>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	4619      	mov	r1, r3
 800137a:	2000      	movs	r0, #0
 800137c:	f000 fecc 	bl	8002118 <setTimer>
		}
		if (timer_flag[1] == 1) {
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <fsm_automatic_run+0x298>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d106      	bne.n	8001396 <fsm_automatic_run+0x23e>
			updateBufferMode1();
 8001388:	f7ff fc54 	bl	8000c34 <updateBufferMode1>
			setTimer(1, 1000);
 800138c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001390:	2001      	movs	r0, #1
 8001392:	f000 fec1 	bl	8002118 <setTimer>
		}
		if (timer_flag[2] == 1) {
 8001396:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <fsm_automatic_run+0x298>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d109      	bne.n	80013b2 <fsm_automatic_run+0x25a>
			update7SEG(index_led);
 800139e:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <fsm_automatic_run+0x290>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fbe4 	bl	8000b70 <update7SEG>
			setTimer(2, 500);
 80013a8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013ac:	2002      	movs	r0, #2
 80013ae:	f000 feb3 	bl	8002118 <setTimer>
		}
		if (check_button_pressed(0) == 1) {
 80013b2:	2000      	movs	r0, #0
 80013b4:	f000 fa9a 	bl	80018ec <check_button_pressed>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d10b      	bne.n	80013d6 <fsm_automatic_run+0x27e>
			status = MODE2;
 80013be:	4b07      	ldr	r3, [pc, #28]	; (80013dc <fsm_automatic_run+0x284>)
 80013c0:	2202      	movs	r2, #2
 80013c2:	601a      	str	r2, [r3, #0]
		}
		break;
 80013c4:	e007      	b.n	80013d6 <fsm_automatic_run+0x27e>

	default:
		break;
 80013c6:	bf00      	nop
 80013c8:	e006      	b.n	80013d8 <fsm_automatic_run+0x280>
		break;
 80013ca:	bf00      	nop
 80013cc:	e004      	b.n	80013d8 <fsm_automatic_run+0x280>
		break;
 80013ce:	bf00      	nop
 80013d0:	e002      	b.n	80013d8 <fsm_automatic_run+0x280>
		break;
 80013d2:	bf00      	nop
 80013d4:	e000      	b.n	80013d8 <fsm_automatic_run+0x280>
		break;
 80013d6:	bf00      	nop
	}
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000050 	.word	0x20000050
 80013e0:	20000010 	.word	0x20000010
 80013e4:	20000014 	.word	0x20000014
 80013e8:	2000004c 	.word	0x2000004c
 80013ec:	20000020 	.word	0x20000020
 80013f0:	20000084 	.word	0x20000084
 80013f4:	2000001c 	.word	0x2000001c

080013f8 <fsm_manual_run>:
 *      Author: PC
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	switch(status){
 80013fc:	4bc3      	ldr	r3, [pc, #780]	; (800170c <fsm_manual_run+0x314>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	3b02      	subs	r3, #2
 8001402:	2b28      	cmp	r3, #40	; 0x28
 8001404:	f200 8257 	bhi.w	80018b6 <fsm_manual_run+0x4be>
 8001408:	a201      	add	r2, pc, #4	; (adr r2, 8001410 <fsm_manual_run+0x18>)
 800140a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140e:	bf00      	nop
 8001410:	080014b5 	.word	0x080014b5
 8001414:	080015fb 	.word	0x080015fb
 8001418:	08001769 	.word	0x08001769
 800141c:	080018b7 	.word	0x080018b7
 8001420:	080018b7 	.word	0x080018b7
 8001424:	080018b7 	.word	0x080018b7
 8001428:	080018b7 	.word	0x080018b7
 800142c:	080018b7 	.word	0x080018b7
 8001430:	080018b7 	.word	0x080018b7
 8001434:	080018b7 	.word	0x080018b7
 8001438:	080018b7 	.word	0x080018b7
 800143c:	080018b7 	.word	0x080018b7
 8001440:	080018b7 	.word	0x080018b7
 8001444:	080018b7 	.word	0x080018b7
 8001448:	080018b7 	.word	0x080018b7
 800144c:	080018b7 	.word	0x080018b7
 8001450:	080018b7 	.word	0x080018b7
 8001454:	080018b7 	.word	0x080018b7
 8001458:	080018b7 	.word	0x080018b7
 800145c:	080014f7 	.word	0x080014f7
 8001460:	08001575 	.word	0x08001575
 8001464:	080018b7 	.word	0x080018b7
 8001468:	080018b7 	.word	0x080018b7
 800146c:	080018b7 	.word	0x080018b7
 8001470:	080018b7 	.word	0x080018b7
 8001474:	080018b7 	.word	0x080018b7
 8001478:	080018b7 	.word	0x080018b7
 800147c:	080018b7 	.word	0x080018b7
 8001480:	080018b7 	.word	0x080018b7
 8001484:	0800163d 	.word	0x0800163d
 8001488:	080016b7 	.word	0x080016b7
 800148c:	080018b7 	.word	0x080018b7
 8001490:	080018b7 	.word	0x080018b7
 8001494:	080018b7 	.word	0x080018b7
 8001498:	080018b7 	.word	0x080018b7
 800149c:	080018b7 	.word	0x080018b7
 80014a0:	080018b7 	.word	0x080018b7
 80014a4:	080018b7 	.word	0x080018b7
 80014a8:	080018b7 	.word	0x080018b7
 80014ac:	080017ab 	.word	0x080017ab
 80014b0:	0800182d 	.word	0x0800182d
	case MODE2:
			set_blinky(INIT);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f7ff fde5 	bl	8001084 <set_blinky>

			index_led = 0;
 80014ba:	4b95      	ldr	r3, [pc, #596]	; (8001710 <fsm_manual_run+0x318>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
			updateBufferMode2();
 80014c0:	f7ff fcf4 	bl	8000eac <updateBufferMode2>
			update7SEG(index_led);
 80014c4:	4b92      	ldr	r3, [pc, #584]	; (8001710 <fsm_manual_run+0x318>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fb51 	bl	8000b70 <update7SEG>

			setTimer(2, 500);
 80014ce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80014d2:	2002      	movs	r0, #2
 80014d4:	f000 fe20 	bl	8002118 <setTimer>
			setTimer(3, 500);
 80014d8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80014dc:	2003      	movs	r0, #3
 80014de:	f000 fe1b 	bl	8002118 <setTimer>
			clearTimer(0);
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 fe36 	bl	8002154 <clearTimer>
			clearTimer(1);
 80014e8:	2001      	movs	r0, #1
 80014ea:	f000 fe33 	bl	8002154 <clearTimer>

			status = AUTO_RED;
 80014ee:	4b87      	ldr	r3, [pc, #540]	; (800170c <fsm_manual_run+0x314>)
 80014f0:	2215      	movs	r2, #21
 80014f2:	601a      	str	r2, [r3, #0]

			break;
 80014f4:	e1ec      	b.n	80018d0 <fsm_manual_run+0x4d8>

		case AUTO_RED:
			if (timer_flag[3] == 1) {
 80014f6:	4b87      	ldr	r3, [pc, #540]	; (8001714 <fsm_manual_run+0x31c>)
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d107      	bne.n	800150e <fsm_manual_run+0x116>
				setTimer(3, 500);
 80014fe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001502:	2003      	movs	r0, #3
 8001504:	f000 fe08 	bl	8002118 <setTimer>
				set_blinky(AUTO_RED);
 8001508:	2015      	movs	r0, #21
 800150a:	f7ff fdbb 	bl	8001084 <set_blinky>
			}
			if (timer_flag[2] == 1) {
 800150e:	4b81      	ldr	r3, [pc, #516]	; (8001714 <fsm_manual_run+0x31c>)
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d10b      	bne.n	800152e <fsm_manual_run+0x136>
				setTimer(2, 500);
 8001516:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800151a:	2002      	movs	r0, #2
 800151c:	f000 fdfc 	bl	8002118 <setTimer>
				updateBufferMode2();
 8001520:	f7ff fcc4 	bl	8000eac <updateBufferMode2>
				update7SEG(index_led);
 8001524:	4b7a      	ldr	r3, [pc, #488]	; (8001710 <fsm_manual_run+0x318>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fb21 	bl	8000b70 <update7SEG>
			}
			if (check_button_pressed(0) == 1) {
 800152e:	2000      	movs	r0, #0
 8001530:	f000 f9dc 	bl	80018ec <check_button_pressed>
 8001534:	4603      	mov	r3, r0
 8001536:	2b01      	cmp	r3, #1
 8001538:	d102      	bne.n	8001540 <fsm_manual_run+0x148>
				status = MODE3;
 800153a:	4b74      	ldr	r3, [pc, #464]	; (800170c <fsm_manual_run+0x314>)
 800153c:	2203      	movs	r2, #3
 800153e:	601a      	str	r2, [r3, #0]
			}
			if (check_button_pressed(1) == 1) {
 8001540:	2001      	movs	r0, #1
 8001542:	f000 f9d3 	bl	80018ec <check_button_pressed>
 8001546:	4603      	mov	r3, r0
 8001548:	2b01      	cmp	r3, #1
 800154a:	f040 81b6 	bne.w	80018ba <fsm_manual_run+0x4c2>
				status = ADJ_RED;
 800154e:	4b6f      	ldr	r3, [pc, #444]	; (800170c <fsm_manual_run+0x314>)
 8001550:	2216      	movs	r2, #22
 8001552:	601a      	str	r2, [r3, #0]
				if (RED >= 99) RED = AMBER + 1;
 8001554:	4b70      	ldr	r3, [pc, #448]	; (8001718 <fsm_manual_run+0x320>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b62      	cmp	r3, #98	; 0x62
 800155a:	dd05      	ble.n	8001568 <fsm_manual_run+0x170>
 800155c:	4b6f      	ldr	r3, [pc, #444]	; (800171c <fsm_manual_run+0x324>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3301      	adds	r3, #1
 8001562:	4a6d      	ldr	r2, [pc, #436]	; (8001718 <fsm_manual_run+0x320>)
 8001564:	6013      	str	r3, [r2, #0]
				else RED++;
			}
			break;
 8001566:	e1a8      	b.n	80018ba <fsm_manual_run+0x4c2>
				else RED++;
 8001568:	4b6b      	ldr	r3, [pc, #428]	; (8001718 <fsm_manual_run+0x320>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	3301      	adds	r3, #1
 800156e:	4a6a      	ldr	r2, [pc, #424]	; (8001718 <fsm_manual_run+0x320>)
 8001570:	6013      	str	r3, [r2, #0]
			break;
 8001572:	e1a2      	b.n	80018ba <fsm_manual_run+0x4c2>

		case ADJ_RED:
			if (timer_flag[3] == 1) {
 8001574:	4b67      	ldr	r3, [pc, #412]	; (8001714 <fsm_manual_run+0x31c>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d107      	bne.n	800158c <fsm_manual_run+0x194>
				setTimer(3, 500);
 800157c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001580:	2003      	movs	r0, #3
 8001582:	f000 fdc9 	bl	8002118 <setTimer>
				set_blinky(AUTO_RED);
 8001586:	2015      	movs	r0, #21
 8001588:	f7ff fd7c 	bl	8001084 <set_blinky>
			}
			if (timer_flag[2] == 1) {
 800158c:	4b61      	ldr	r3, [pc, #388]	; (8001714 <fsm_manual_run+0x31c>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d10b      	bne.n	80015ac <fsm_manual_run+0x1b4>
				setTimer(2, 500);
 8001594:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001598:	2002      	movs	r0, #2
 800159a:	f000 fdbd 	bl	8002118 <setTimer>
				updateBufferMode2();
 800159e:	f7ff fc85 	bl	8000eac <updateBufferMode2>
				update7SEG(index_led);
 80015a2:	4b5b      	ldr	r3, [pc, #364]	; (8001710 <fsm_manual_run+0x318>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fae2 	bl	8000b70 <update7SEG>
			}
			if (check_button_pressed(1) == 1) {
 80015ac:	2001      	movs	r0, #1
 80015ae:	f000 f99d 	bl	80018ec <check_button_pressed>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d10e      	bne.n	80015d6 <fsm_manual_run+0x1de>
				if (RED >= 99) RED = AMBER + 1;
 80015b8:	4b57      	ldr	r3, [pc, #348]	; (8001718 <fsm_manual_run+0x320>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b62      	cmp	r3, #98	; 0x62
 80015be:	dd05      	ble.n	80015cc <fsm_manual_run+0x1d4>
 80015c0:	4b56      	ldr	r3, [pc, #344]	; (800171c <fsm_manual_run+0x324>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	4a54      	ldr	r2, [pc, #336]	; (8001718 <fsm_manual_run+0x320>)
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	e004      	b.n	80015d6 <fsm_manual_run+0x1de>
				else RED++;
 80015cc:	4b52      	ldr	r3, [pc, #328]	; (8001718 <fsm_manual_run+0x320>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	3301      	adds	r3, #1
 80015d2:	4a51      	ldr	r2, [pc, #324]	; (8001718 <fsm_manual_run+0x320>)
 80015d4:	6013      	str	r3, [r2, #0]
			}
			if (check_button_pressed(2) == 1) {
 80015d6:	2002      	movs	r0, #2
 80015d8:	f000 f988 	bl	80018ec <check_button_pressed>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b01      	cmp	r3, #1
 80015e0:	f040 816d 	bne.w	80018be <fsm_manual_run+0x4c6>
				status = AUTO_RED;
 80015e4:	4b49      	ldr	r3, [pc, #292]	; (800170c <fsm_manual_run+0x314>)
 80015e6:	2215      	movs	r2, #21
 80015e8:	601a      	str	r2, [r3, #0]
				GREEN = RED - AMBER;
 80015ea:	4b4b      	ldr	r3, [pc, #300]	; (8001718 <fsm_manual_run+0x320>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b4b      	ldr	r3, [pc, #300]	; (800171c <fsm_manual_run+0x324>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	4a4a      	ldr	r2, [pc, #296]	; (8001720 <fsm_manual_run+0x328>)
 80015f6:	6013      	str	r3, [r2, #0]
			}
			break;
 80015f8:	e161      	b.n	80018be <fsm_manual_run+0x4c6>

		case MODE3:
			set_blinky(AUTO_AMBER);
 80015fa:	201f      	movs	r0, #31
 80015fc:	f7ff fd42 	bl	8001084 <set_blinky>

			index_led = 0;
 8001600:	4b43      	ldr	r3, [pc, #268]	; (8001710 <fsm_manual_run+0x318>)
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
			updateBufferMode2();
 8001606:	f7ff fc51 	bl	8000eac <updateBufferMode2>
			update7SEG(index_led);
 800160a:	4b41      	ldr	r3, [pc, #260]	; (8001710 <fsm_manual_run+0x318>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff faae 	bl	8000b70 <update7SEG>

			setTimer(2, 500);
 8001614:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001618:	2002      	movs	r0, #2
 800161a:	f000 fd7d 	bl	8002118 <setTimer>
			setTimer(3, 500);
 800161e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001622:	2003      	movs	r0, #3
 8001624:	f000 fd78 	bl	8002118 <setTimer>
			clearTimer(0);
 8001628:	2000      	movs	r0, #0
 800162a:	f000 fd93 	bl	8002154 <clearTimer>
			clearTimer(1);
 800162e:	2001      	movs	r0, #1
 8001630:	f000 fd90 	bl	8002154 <clearTimer>

			status = AUTO_AMBER;
 8001634:	4b35      	ldr	r3, [pc, #212]	; (800170c <fsm_manual_run+0x314>)
 8001636:	221f      	movs	r2, #31
 8001638:	601a      	str	r2, [r3, #0]
			break;
 800163a:	e149      	b.n	80018d0 <fsm_manual_run+0x4d8>

		case AUTO_AMBER:
			if (timer_flag[3] == 1) {
 800163c:	4b35      	ldr	r3, [pc, #212]	; (8001714 <fsm_manual_run+0x31c>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d107      	bne.n	8001654 <fsm_manual_run+0x25c>
				setTimer(3, 500);
 8001644:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001648:	2003      	movs	r0, #3
 800164a:	f000 fd65 	bl	8002118 <setTimer>
				set_blinky(AUTO_AMBER);
 800164e:	201f      	movs	r0, #31
 8001650:	f7ff fd18 	bl	8001084 <set_blinky>
			}
			if (timer_flag[2] == 1) {
 8001654:	4b2f      	ldr	r3, [pc, #188]	; (8001714 <fsm_manual_run+0x31c>)
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d10b      	bne.n	8001674 <fsm_manual_run+0x27c>
				setTimer(2, 500);
 800165c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001660:	2002      	movs	r0, #2
 8001662:	f000 fd59 	bl	8002118 <setTimer>
				updateBufferMode3();
 8001666:	f7ff fc4d 	bl	8000f04 <updateBufferMode3>
				update7SEG(index_led);
 800166a:	4b29      	ldr	r3, [pc, #164]	; (8001710 <fsm_manual_run+0x318>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fa7e 	bl	8000b70 <update7SEG>
			}
			if (check_button_pressed(0) == 1) {
 8001674:	2000      	movs	r0, #0
 8001676:	f000 f939 	bl	80018ec <check_button_pressed>
 800167a:	4603      	mov	r3, r0
 800167c:	2b01      	cmp	r3, #1
 800167e:	d102      	bne.n	8001686 <fsm_manual_run+0x28e>
				status = MODE4;
 8001680:	4b22      	ldr	r3, [pc, #136]	; (800170c <fsm_manual_run+0x314>)
 8001682:	2204      	movs	r2, #4
 8001684:	601a      	str	r2, [r3, #0]
			}
			if (check_button_pressed(1) == 1) {
 8001686:	2001      	movs	r0, #1
 8001688:	f000 f930 	bl	80018ec <check_button_pressed>
 800168c:	4603      	mov	r3, r0
 800168e:	2b01      	cmp	r3, #1
 8001690:	f040 8117 	bne.w	80018c2 <fsm_manual_run+0x4ca>
				status = ADJ_AMBER;
 8001694:	4b1d      	ldr	r3, [pc, #116]	; (800170c <fsm_manual_run+0x314>)
 8001696:	2220      	movs	r2, #32
 8001698:	601a      	str	r2, [r3, #0]
				if (AMBER >= 5) AMBER = 1;
 800169a:	4b20      	ldr	r3, [pc, #128]	; (800171c <fsm_manual_run+0x324>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b04      	cmp	r3, #4
 80016a0:	dd03      	ble.n	80016aa <fsm_manual_run+0x2b2>
 80016a2:	4b1e      	ldr	r3, [pc, #120]	; (800171c <fsm_manual_run+0x324>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	601a      	str	r2, [r3, #0]
				else AMBER++;
			}
			break;
 80016a8:	e10b      	b.n	80018c2 <fsm_manual_run+0x4ca>
				else AMBER++;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	; (800171c <fsm_manual_run+0x324>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3301      	adds	r3, #1
 80016b0:	4a1a      	ldr	r2, [pc, #104]	; (800171c <fsm_manual_run+0x324>)
 80016b2:	6013      	str	r3, [r2, #0]
			break;
 80016b4:	e105      	b.n	80018c2 <fsm_manual_run+0x4ca>

		case ADJ_AMBER:
			if (timer_flag[3] == 1) {
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <fsm_manual_run+0x31c>)
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d107      	bne.n	80016ce <fsm_manual_run+0x2d6>
				setTimer(3, 500);
 80016be:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80016c2:	2003      	movs	r0, #3
 80016c4:	f000 fd28 	bl	8002118 <setTimer>
				set_blinky(AUTO_AMBER);
 80016c8:	201f      	movs	r0, #31
 80016ca:	f7ff fcdb 	bl	8001084 <set_blinky>
			}
			if (timer_flag[2] == 1) {
 80016ce:	4b11      	ldr	r3, [pc, #68]	; (8001714 <fsm_manual_run+0x31c>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d10b      	bne.n	80016ee <fsm_manual_run+0x2f6>
				setTimer(2, 500);
 80016d6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80016da:	2002      	movs	r0, #2
 80016dc:	f000 fd1c 	bl	8002118 <setTimer>
				updateBufferMode3();
 80016e0:	f7ff fc10 	bl	8000f04 <updateBufferMode3>
				update7SEG(index_led);
 80016e4:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <fsm_manual_run+0x318>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fa41 	bl	8000b70 <update7SEG>
			}
			if (check_button_pressed(1) == 1) {
 80016ee:	2001      	movs	r0, #1
 80016f0:	f000 f8fc 	bl	80018ec <check_button_pressed>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d119      	bne.n	800172e <fsm_manual_run+0x336>
				if (AMBER >= 5) AMBER = 1;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <fsm_manual_run+0x324>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b04      	cmp	r3, #4
 8001700:	dd10      	ble.n	8001724 <fsm_manual_run+0x32c>
 8001702:	4b06      	ldr	r3, [pc, #24]	; (800171c <fsm_manual_run+0x324>)
 8001704:	2201      	movs	r2, #1
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	e011      	b.n	800172e <fsm_manual_run+0x336>
 800170a:	bf00      	nop
 800170c:	20000050 	.word	0x20000050
 8001710:	2000004c 	.word	0x2000004c
 8001714:	20000084 	.word	0x20000084
 8001718:	20000018 	.word	0x20000018
 800171c:	2000001c 	.word	0x2000001c
 8001720:	20000020 	.word	0x20000020
				else AMBER++;
 8001724:	4b6b      	ldr	r3, [pc, #428]	; (80018d4 <fsm_manual_run+0x4dc>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	4a6a      	ldr	r2, [pc, #424]	; (80018d4 <fsm_manual_run+0x4dc>)
 800172c:	6013      	str	r3, [r2, #0]
			}
			if (check_button_pressed(2) == 1) {
 800172e:	2002      	movs	r0, #2
 8001730:	f000 f8dc 	bl	80018ec <check_button_pressed>
 8001734:	4603      	mov	r3, r0
 8001736:	2b01      	cmp	r3, #1
 8001738:	f040 80c5 	bne.w	80018c6 <fsm_manual_run+0x4ce>
				status = AUTO_AMBER;
 800173c:	4b66      	ldr	r3, [pc, #408]	; (80018d8 <fsm_manual_run+0x4e0>)
 800173e:	221f      	movs	r2, #31
 8001740:	601a      	str	r2, [r3, #0]
				if (RED <= AMBER) RED = AMBER + 1;
 8001742:	4b66      	ldr	r3, [pc, #408]	; (80018dc <fsm_manual_run+0x4e4>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	4b63      	ldr	r3, [pc, #396]	; (80018d4 <fsm_manual_run+0x4dc>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	429a      	cmp	r2, r3
 800174c:	dc04      	bgt.n	8001758 <fsm_manual_run+0x360>
 800174e:	4b61      	ldr	r3, [pc, #388]	; (80018d4 <fsm_manual_run+0x4dc>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	3301      	adds	r3, #1
 8001754:	4a61      	ldr	r2, [pc, #388]	; (80018dc <fsm_manual_run+0x4e4>)
 8001756:	6013      	str	r3, [r2, #0]
				GREEN = RED - AMBER;
 8001758:	4b60      	ldr	r3, [pc, #384]	; (80018dc <fsm_manual_run+0x4e4>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b5d      	ldr	r3, [pc, #372]	; (80018d4 <fsm_manual_run+0x4dc>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	4a5f      	ldr	r2, [pc, #380]	; (80018e0 <fsm_manual_run+0x4e8>)
 8001764:	6013      	str	r3, [r2, #0]
			}
			break;
 8001766:	e0ae      	b.n	80018c6 <fsm_manual_run+0x4ce>

		case MODE4:
			set_blinky(AUTO_GREEN);
 8001768:	2029      	movs	r0, #41	; 0x29
 800176a:	f7ff fc8b 	bl	8001084 <set_blinky>

			index_led = 0;
 800176e:	4b5d      	ldr	r3, [pc, #372]	; (80018e4 <fsm_manual_run+0x4ec>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
			updateBufferMode2();
 8001774:	f7ff fb9a 	bl	8000eac <updateBufferMode2>
			update7SEG(index_led);
 8001778:	4b5a      	ldr	r3, [pc, #360]	; (80018e4 <fsm_manual_run+0x4ec>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff f9f7 	bl	8000b70 <update7SEG>

			setTimer(2, 500);
 8001782:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001786:	2002      	movs	r0, #2
 8001788:	f000 fcc6 	bl	8002118 <setTimer>
			setTimer(3, 500);
 800178c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001790:	2003      	movs	r0, #3
 8001792:	f000 fcc1 	bl	8002118 <setTimer>
			clearTimer(0);
 8001796:	2000      	movs	r0, #0
 8001798:	f000 fcdc 	bl	8002154 <clearTimer>
			clearTimer(1);
 800179c:	2001      	movs	r0, #1
 800179e:	f000 fcd9 	bl	8002154 <clearTimer>

			status = AUTO_GREEN;
 80017a2:	4b4d      	ldr	r3, [pc, #308]	; (80018d8 <fsm_manual_run+0x4e0>)
 80017a4:	2229      	movs	r2, #41	; 0x29
 80017a6:	601a      	str	r2, [r3, #0]

			break;
 80017a8:	e092      	b.n	80018d0 <fsm_manual_run+0x4d8>

		case AUTO_GREEN:
			if (timer_flag[3] == 1) {
 80017aa:	4b4f      	ldr	r3, [pc, #316]	; (80018e8 <fsm_manual_run+0x4f0>)
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d107      	bne.n	80017c2 <fsm_manual_run+0x3ca>
				setTimer(3, 500);
 80017b2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80017b6:	2003      	movs	r0, #3
 80017b8:	f000 fcae 	bl	8002118 <setTimer>
				set_blinky(AUTO_GREEN);
 80017bc:	2029      	movs	r0, #41	; 0x29
 80017be:	f7ff fc61 	bl	8001084 <set_blinky>
			}
			if (timer_flag[2] == 1) {
 80017c2:	4b49      	ldr	r3, [pc, #292]	; (80018e8 <fsm_manual_run+0x4f0>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d10b      	bne.n	80017e2 <fsm_manual_run+0x3ea>
				setTimer(2, 500);
 80017ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80017ce:	2002      	movs	r0, #2
 80017d0:	f000 fca2 	bl	8002118 <setTimer>
				updateBufferMode4();
 80017d4:	f7ff fbc2 	bl	8000f5c <updateBufferMode4>
				update7SEG(index_led);
 80017d8:	4b42      	ldr	r3, [pc, #264]	; (80018e4 <fsm_manual_run+0x4ec>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff f9c7 	bl	8000b70 <update7SEG>
			}
			if (check_button_pressed(0) == 1) {
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 f882 	bl	80018ec <check_button_pressed>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d102      	bne.n	80017f4 <fsm_manual_run+0x3fc>
				status = MODE1;
 80017ee:	4b3a      	ldr	r3, [pc, #232]	; (80018d8 <fsm_manual_run+0x4e0>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
			}
			if (check_button_pressed(1) == 1) {
 80017f4:	2001      	movs	r0, #1
 80017f6:	f000 f879 	bl	80018ec <check_button_pressed>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d164      	bne.n	80018ca <fsm_manual_run+0x4d2>
				status = ADJ_GREEN;
 8001800:	4b35      	ldr	r3, [pc, #212]	; (80018d8 <fsm_manual_run+0x4e0>)
 8001802:	222a      	movs	r2, #42	; 0x2a
 8001804:	601a      	str	r2, [r3, #0]
				if (GREEN >= RED - AMBER) GREEN = 1;
 8001806:	4b35      	ldr	r3, [pc, #212]	; (80018dc <fsm_manual_run+0x4e4>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	4b32      	ldr	r3, [pc, #200]	; (80018d4 <fsm_manual_run+0x4dc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	1ad2      	subs	r2, r2, r3
 8001810:	4b33      	ldr	r3, [pc, #204]	; (80018e0 <fsm_manual_run+0x4e8>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	dc03      	bgt.n	8001820 <fsm_manual_run+0x428>
 8001818:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <fsm_manual_run+0x4e8>)
 800181a:	2201      	movs	r2, #1
 800181c:	601a      	str	r2, [r3, #0]
				else GREEN++;
			}
			break;
 800181e:	e054      	b.n	80018ca <fsm_manual_run+0x4d2>
				else GREEN++;
 8001820:	4b2f      	ldr	r3, [pc, #188]	; (80018e0 <fsm_manual_run+0x4e8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	3301      	adds	r3, #1
 8001826:	4a2e      	ldr	r2, [pc, #184]	; (80018e0 <fsm_manual_run+0x4e8>)
 8001828:	6013      	str	r3, [r2, #0]
			break;
 800182a:	e04e      	b.n	80018ca <fsm_manual_run+0x4d2>

		case ADJ_GREEN:
			if (timer_flag[3] == 1) {
 800182c:	4b2e      	ldr	r3, [pc, #184]	; (80018e8 <fsm_manual_run+0x4f0>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d107      	bne.n	8001844 <fsm_manual_run+0x44c>
				setTimer(3, 500);
 8001834:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001838:	2003      	movs	r0, #3
 800183a:	f000 fc6d 	bl	8002118 <setTimer>
				set_blinky(AUTO_GREEN);
 800183e:	2029      	movs	r0, #41	; 0x29
 8001840:	f7ff fc20 	bl	8001084 <set_blinky>
			}
			if (timer_flag[2] == 1) {
 8001844:	4b28      	ldr	r3, [pc, #160]	; (80018e8 <fsm_manual_run+0x4f0>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d10b      	bne.n	8001864 <fsm_manual_run+0x46c>
				setTimer(2, 500);
 800184c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001850:	2002      	movs	r0, #2
 8001852:	f000 fc61 	bl	8002118 <setTimer>
				updateBufferMode4();
 8001856:	f7ff fb81 	bl	8000f5c <updateBufferMode4>
				update7SEG(index_led);
 800185a:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <fsm_manual_run+0x4ec>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff f986 	bl	8000b70 <update7SEG>
			}
			if (check_button_pressed(1) == 1) {
 8001864:	2001      	movs	r0, #1
 8001866:	f000 f841 	bl	80018ec <check_button_pressed>
 800186a:	4603      	mov	r3, r0
 800186c:	2b01      	cmp	r3, #1
 800186e:	d111      	bne.n	8001894 <fsm_manual_run+0x49c>
				if (GREEN >= RED - AMBER) GREEN = 1;
 8001870:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <fsm_manual_run+0x4e4>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <fsm_manual_run+0x4dc>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	1ad2      	subs	r2, r2, r3
 800187a:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <fsm_manual_run+0x4e8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	dc03      	bgt.n	800188a <fsm_manual_run+0x492>
 8001882:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <fsm_manual_run+0x4e8>)
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	e004      	b.n	8001894 <fsm_manual_run+0x49c>
				else GREEN++;
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <fsm_manual_run+0x4e8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	3301      	adds	r3, #1
 8001890:	4a13      	ldr	r2, [pc, #76]	; (80018e0 <fsm_manual_run+0x4e8>)
 8001892:	6013      	str	r3, [r2, #0]
			}
			if (check_button_pressed(2) == 1) {
 8001894:	2002      	movs	r0, #2
 8001896:	f000 f829 	bl	80018ec <check_button_pressed>
 800189a:	4603      	mov	r3, r0
 800189c:	2b01      	cmp	r3, #1
 800189e:	d116      	bne.n	80018ce <fsm_manual_run+0x4d6>
				status = AUTO_GREEN;
 80018a0:	4b0d      	ldr	r3, [pc, #52]	; (80018d8 <fsm_manual_run+0x4e0>)
 80018a2:	2229      	movs	r2, #41	; 0x29
 80018a4:	601a      	str	r2, [r3, #0]
				RED = GREEN + AMBER;
 80018a6:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <fsm_manual_run+0x4e8>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <fsm_manual_run+0x4dc>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4413      	add	r3, r2
 80018b0:	4a0a      	ldr	r2, [pc, #40]	; (80018dc <fsm_manual_run+0x4e4>)
 80018b2:	6013      	str	r3, [r2, #0]
			}
			break;
 80018b4:	e00b      	b.n	80018ce <fsm_manual_run+0x4d6>

		default:
			break;
 80018b6:	bf00      	nop
 80018b8:	e00a      	b.n	80018d0 <fsm_manual_run+0x4d8>
			break;
 80018ba:	bf00      	nop
 80018bc:	e008      	b.n	80018d0 <fsm_manual_run+0x4d8>
			break;
 80018be:	bf00      	nop
 80018c0:	e006      	b.n	80018d0 <fsm_manual_run+0x4d8>
			break;
 80018c2:	bf00      	nop
 80018c4:	e004      	b.n	80018d0 <fsm_manual_run+0x4d8>
			break;
 80018c6:	bf00      	nop
 80018c8:	e002      	b.n	80018d0 <fsm_manual_run+0x4d8>
			break;
 80018ca:	bf00      	nop
 80018cc:	e000      	b.n	80018d0 <fsm_manual_run+0x4d8>
			break;
 80018ce:	bf00      	nop
	}
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	2000001c 	.word	0x2000001c
 80018d8:	20000050 	.word	0x20000050
 80018dc:	20000018 	.word	0x20000018
 80018e0:	20000020 	.word	0x20000020
 80018e4:	2000004c 	.word	0x2000004c
 80018e8:	20000084 	.word	0x20000084

080018ec <check_button_pressed>:
static	uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static	uint16_t counterForButtonPress1s[NO_OF_BUTTONS];

int button_flag[NO_OF_BUTTONS];

int check_button_pressed(int i) {
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
    if (button_flag[i] == 1) {
 80018f4:	4a09      	ldr	r2, [pc, #36]	; (800191c <check_button_pressed+0x30>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d106      	bne.n	800190e <check_button_pressed+0x22>
        button_flag[i] = 0;
 8001900:	4a06      	ldr	r2, [pc, #24]	; (800191c <check_button_pressed+0x30>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2100      	movs	r1, #0
 8001906:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800190a:	2301      	movs	r3, #1
 800190c:	e000      	b.n	8001910 <check_button_pressed+0x24>
    }
    return 0;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000094 	.word	0x20000094

08001920 <button_reading>:

void button_reading(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	e0a0      	b.n	8001a6e <button_reading+0x14e>
        debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 800192c:	4a54      	ldr	r2, [pc, #336]	; (8001a80 <button_reading+0x160>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	7819      	ldrb	r1, [r3, #0]
 8001934:	4a53      	ldr	r2, [pc, #332]	; (8001a84 <button_reading+0x164>)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	460a      	mov	r2, r1
 800193c:	701a      	strb	r2, [r3, #0]
        debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 800193e:	4a52      	ldr	r2, [pc, #328]	; (8001a88 <button_reading+0x168>)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4413      	add	r3, r2
 8001944:	7819      	ldrb	r1, [r3, #0]
 8001946:	4a4e      	ldr	r2, [pc, #312]	; (8001a80 <button_reading+0x160>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4413      	add	r3, r2
 800194c:	460a      	mov	r2, r1
 800194e:	701a      	strb	r2, [r3, #0]
        switch (i) {
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d021      	beq.n	800199a <button_reading+0x7a>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b02      	cmp	r3, #2
 800195a:	dc2a      	bgt.n	80019b2 <button_reading+0x92>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d003      	beq.n	800196a <button_reading+0x4a>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d00c      	beq.n	8001982 <button_reading+0x62>
                break;
            case 2:
                debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(SET_GPIO_Port, SET_Pin);
                break;
            default:
                break;
 8001968:	e023      	b.n	80019b2 <button_reading+0x92>
                debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 800196a:	2102      	movs	r1, #2
 800196c:	4847      	ldr	r0, [pc, #284]	; (8001a8c <button_reading+0x16c>)
 800196e:	f000 ffd7 	bl	8002920 <HAL_GPIO_ReadPin>
 8001972:	4603      	mov	r3, r0
 8001974:	4619      	mov	r1, r3
 8001976:	4a44      	ldr	r2, [pc, #272]	; (8001a88 <button_reading+0x168>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4413      	add	r3, r2
 800197c:	460a      	mov	r2, r1
 800197e:	701a      	strb	r2, [r3, #0]
                break;
 8001980:	e018      	b.n	80019b4 <button_reading+0x94>
                debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(ADJ_GPIO_Port, ADJ_Pin);
 8001982:	2104      	movs	r1, #4
 8001984:	4841      	ldr	r0, [pc, #260]	; (8001a8c <button_reading+0x16c>)
 8001986:	f000 ffcb 	bl	8002920 <HAL_GPIO_ReadPin>
 800198a:	4603      	mov	r3, r0
 800198c:	4619      	mov	r1, r3
 800198e:	4a3e      	ldr	r2, [pc, #248]	; (8001a88 <button_reading+0x168>)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	460a      	mov	r2, r1
 8001996:	701a      	strb	r2, [r3, #0]
                break;
 8001998:	e00c      	b.n	80019b4 <button_reading+0x94>
                debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(SET_GPIO_Port, SET_Pin);
 800199a:	2108      	movs	r1, #8
 800199c:	483b      	ldr	r0, [pc, #236]	; (8001a8c <button_reading+0x16c>)
 800199e:	f000 ffbf 	bl	8002920 <HAL_GPIO_ReadPin>
 80019a2:	4603      	mov	r3, r0
 80019a4:	4619      	mov	r1, r3
 80019a6:	4a38      	ldr	r2, [pc, #224]	; (8001a88 <button_reading+0x168>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4413      	add	r3, r2
 80019ac:	460a      	mov	r2, r1
 80019ae:	701a      	strb	r2, [r3, #0]
                break;
 80019b0:	e000      	b.n	80019b4 <button_reading+0x94>
                break;
 80019b2:	bf00      	nop
        }
        if ((debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer3[i])) {
 80019b4:	4a34      	ldr	r2, [pc, #208]	; (8001a88 <button_reading+0x168>)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	781a      	ldrb	r2, [r3, #0]
 80019bc:	4930      	ldr	r1, [pc, #192]	; (8001a80 <button_reading+0x160>)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	440b      	add	r3, r1
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d123      	bne.n	8001a10 <button_reading+0xf0>
 80019c8:	4a2f      	ldr	r2, [pc, #188]	; (8001a88 <button_reading+0x168>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	781a      	ldrb	r2, [r3, #0]
 80019d0:	492c      	ldr	r1, [pc, #176]	; (8001a84 <button_reading+0x164>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	440b      	add	r3, r1
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d119      	bne.n	8001a10 <button_reading+0xf0>
            if (buttonBuffer[i] == BUTTON_IS_RELEASED && debounceButtonBuffer1[i] == BUTTON_IS_PRESSED) {
 80019dc:	4a2c      	ldr	r2, [pc, #176]	; (8001a90 <button_reading+0x170>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d10a      	bne.n	80019fe <button_reading+0xde>
 80019e8:	4a27      	ldr	r2, [pc, #156]	; (8001a88 <button_reading+0x168>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d104      	bne.n	80019fe <button_reading+0xde>
                button_flag[i] = 1;
 80019f4:	4a27      	ldr	r2, [pc, #156]	; (8001a94 <button_reading+0x174>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2101      	movs	r1, #1
 80019fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            }
            buttonBuffer[i] = debounceButtonBuffer1[i];
 80019fe:	4a22      	ldr	r2, [pc, #136]	; (8001a88 <button_reading+0x168>)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	7819      	ldrb	r1, [r3, #0]
 8001a06:	4a22      	ldr	r2, [pc, #136]	; (8001a90 <button_reading+0x170>)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	701a      	strb	r2, [r3, #0]
        }
        if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8001a10:	4a1f      	ldr	r2, [pc, #124]	; (8001a90 <button_reading+0x170>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d116      	bne.n	8001a4a <button_reading+0x12a>
            if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	; (8001a98 <button_reading+0x178>)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a24:	2b63      	cmp	r3, #99	; 0x63
 8001a26:	d80a      	bhi.n	8001a3e <button_reading+0x11e>
                counterForButtonPress1s[i]++;
 8001a28:	4a1b      	ldr	r2, [pc, #108]	; (8001a98 <button_reading+0x178>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a30:	3301      	adds	r3, #1
 8001a32:	b299      	uxth	r1, r3
 8001a34:	4a18      	ldr	r2, [pc, #96]	; (8001a98 <button_reading+0x178>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001a3c:	e014      	b.n	8001a68 <button_reading+0x148>
            } else {
                flagForButtonPress1s[i] = 1;
 8001a3e:	4a17      	ldr	r2, [pc, #92]	; (8001a9c <button_reading+0x17c>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4413      	add	r3, r2
 8001a44:	2201      	movs	r2, #1
 8001a46:	701a      	strb	r2, [r3, #0]
 8001a48:	e00e      	b.n	8001a68 <button_reading+0x148>
            }
        } else {
            button_flag[i] = 0;
 8001a4a:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <button_reading+0x174>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2100      	movs	r1, #0
 8001a50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            counterForButtonPress1s[i] = 0;
 8001a54:	4a10      	ldr	r2, [pc, #64]	; (8001a98 <button_reading+0x178>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2100      	movs	r1, #0
 8001a5a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            flagForButtonPress1s[i] = 0;
 8001a5e:	4a0f      	ldr	r2, [pc, #60]	; (8001a9c <button_reading+0x17c>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4413      	add	r3, r2
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	607b      	str	r3, [r7, #4]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	f77f af5b 	ble.w	800192c <button_reading+0xc>
        }
    }
}
 8001a76:	bf00      	nop
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	2000005c 	.word	0x2000005c
 8001a84:	20000060 	.word	0x20000060
 8001a88:	20000058 	.word	0x20000058
 8001a8c:	40010800 	.word	0x40010800
 8001a90:	20000054 	.word	0x20000054
 8001a94:	20000094 	.word	0x20000094
 8001a98:	20000068 	.word	0x20000068
 8001a9c:	20000064 	.word	0x20000064

08001aa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aa4:	f000 fc52 	bl	800234c <HAL_Init>

  /* USER CODE BEGIN Init */
  SCH_Init();
 8001aa8:	f000 f964 	bl	8001d74 <SCH_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aac:	f000 f828 	bl	8001b00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab0:	f000 f8ee 	bl	8001c90 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001ab4:	f000 f860 	bl	8001b78 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001ab8:	480c      	ldr	r0, [pc, #48]	; (8001aec <main+0x4c>)
 8001aba:	f001 fba5 	bl	8003208 <HAL_TIM_Base_Start_IT>
  	SCH_Add_Task(&timerRun, 0, 10);
 8001abe:	220a      	movs	r2, #10
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	480b      	ldr	r0, [pc, #44]	; (8001af0 <main+0x50>)
 8001ac4:	f000 f992 	bl	8001dec <SCH_Add_Task>
    SCH_Add_Task(&button_reading, 10, 10);
 8001ac8:	220a      	movs	r2, #10
 8001aca:	210a      	movs	r1, #10
 8001acc:	4809      	ldr	r0, [pc, #36]	; (8001af4 <main+0x54>)
 8001ace:	f000 f98d 	bl	8001dec <SCH_Add_Task>
    SCH_Add_Task(&fsm_automatic_run, 10, 10);
 8001ad2:	220a      	movs	r2, #10
 8001ad4:	210a      	movs	r1, #10
 8001ad6:	4808      	ldr	r0, [pc, #32]	; (8001af8 <main+0x58>)
 8001ad8:	f000 f988 	bl	8001dec <SCH_Add_Task>
    SCH_Add_Task(&fsm_manual_run, 10, 10);
 8001adc:	220a      	movs	r2, #10
 8001ade:	210a      	movs	r1, #10
 8001ae0:	4806      	ldr	r0, [pc, #24]	; (8001afc <main+0x5c>)
 8001ae2:	f000 f983 	bl	8001dec <SCH_Add_Task>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	fsm_automatic_run();
//	fsm_manual_run();
	  SCH_Dispatch_Tasks();
 8001ae6:	f000 fadb 	bl	80020a0 <SCH_Dispatch_Tasks>
 8001aea:	e7fc      	b.n	8001ae6 <main+0x46>
 8001aec:	200000a0 	.word	0x200000a0
 8001af0:	08002185 	.word	0x08002185
 8001af4:	08001921 	.word	0x08001921
 8001af8:	08001159 	.word	0x08001159
 8001afc:	080013f9 	.word	0x080013f9

08001b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b090      	sub	sp, #64	; 0x40
 8001b04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b06:	f107 0318 	add.w	r3, r7, #24
 8001b0a:	2228      	movs	r2, #40	; 0x28
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f001 ff36 	bl	8003980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	60da      	str	r2, [r3, #12]
 8001b20:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b22:	2302      	movs	r3, #2
 8001b24:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b26:	2301      	movs	r3, #1
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b2a:	2310      	movs	r3, #16
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b32:	f107 0318 	add.w	r3, r7, #24
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 ff3a 	bl	80029b0 <HAL_RCC_OscConfig>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001b42:	f000 f911 	bl	8001d68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b46:	230f      	movs	r3, #15
 8001b48:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f001 f9a6 	bl	8002eb0 <HAL_RCC_ClockConfig>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001b6a:	f000 f8fd 	bl	8001d68 <Error_Handler>
  }
}
 8001b6e:	bf00      	nop
 8001b70:	3740      	adds	r7, #64	; 0x40
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b94:	4b3a      	ldr	r3, [pc, #232]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001b96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001b9c:	4b38      	ldr	r3, [pc, #224]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001b9e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001ba2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba4:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001baa:	4b35      	ldr	r3, [pc, #212]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001bac:	2209      	movs	r2, #9
 8001bae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb0:	4b33      	ldr	r3, [pc, #204]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb6:	4b32      	ldr	r3, [pc, #200]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bbc:	4830      	ldr	r0, [pc, #192]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001bbe:	f001 fad3 	bl	8003168 <HAL_TIM_Base_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001bc8:	f000 f8ce 	bl	8001d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bd2:	f107 0308 	add.w	r3, r7, #8
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4829      	ldr	r0, [pc, #164]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001bda:	f001 fc69 	bl	80034b0 <HAL_TIM_ConfigClockSource>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001be4:	f000 f8c0 	bl	8001d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4822      	ldr	r0, [pc, #136]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001bf6:	f001 fe35 	bl	8003864 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c00:	f000 f8b2 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  TIME_CYCLE = 1/(8e6/(htim2.Init.Prescaler + 1)/(htim2.Init.Period + 1)) * 1000;
 8001c04:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe fbe2 	bl	80003d4 <__aeabi_ui2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	a118      	add	r1, pc, #96	; (adr r1, 8001c78 <MX_TIM2_Init+0x100>)
 8001c16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c1a:	f7fe fd7f 	bl	800071c <__aeabi_ddiv>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4614      	mov	r4, r2
 8001c24:	461d      	mov	r5, r3
 8001c26:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <MX_TIM2_Init+0x108>)
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fbd1 	bl	80003d4 <__aeabi_ui2d>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4620      	mov	r0, r4
 8001c38:	4629      	mov	r1, r5
 8001c3a:	f7fe fd6f 	bl	800071c <__aeabi_ddiv>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	f04f 0000 	mov.w	r0, #0
 8001c46:	490f      	ldr	r1, [pc, #60]	; (8001c84 <MX_TIM2_Init+0x10c>)
 8001c48:	f7fe fd68 	bl	800071c <__aeabi_ddiv>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4610      	mov	r0, r2
 8001c52:	4619      	mov	r1, r3
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <MX_TIM2_Init+0x110>)
 8001c5a:	f7fe fc35 	bl	80004c8 <__aeabi_dmul>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4610      	mov	r0, r2
 8001c64:	4619      	mov	r1, r3
 8001c66:	f7fe fe41 	bl	80008ec <__aeabi_d2iz>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	4a07      	ldr	r2, [pc, #28]	; (8001c8c <MX_TIM2_Init+0x114>)
 8001c6e:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_Init 2 */

}
 8001c70:	bf00      	nop
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bdb0      	pop	{r4, r5, r7, pc}
 8001c78:	00000000 	.word	0x00000000
 8001c7c:	415e8480 	.word	0x415e8480
 8001c80:	200000a0 	.word	0x200000a0
 8001c84:	3ff00000 	.word	0x3ff00000
 8001c88:	408f4000 	.word	0x408f4000
 8001c8c:	20000408 	.word	0x20000408

08001c90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c96:	f107 0308 	add.w	r3, r7, #8
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca4:	4b28      	ldr	r3, [pc, #160]	; (8001d48 <MX_GPIO_Init+0xb8>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a27      	ldr	r2, [pc, #156]	; (8001d48 <MX_GPIO_Init+0xb8>)
 8001caa:	f043 0304 	orr.w	r3, r3, #4
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b25      	ldr	r3, [pc, #148]	; (8001d48 <MX_GPIO_Init+0xb8>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbc:	4b22      	ldr	r3, [pc, #136]	; (8001d48 <MX_GPIO_Init+0xb8>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	4a21      	ldr	r2, [pc, #132]	; (8001d48 <MX_GPIO_Init+0xb8>)
 8001cc2:	f043 0308 	orr.w	r3, r3, #8
 8001cc6:	6193      	str	r3, [r2, #24]
 8001cc8:	4b1f      	ldr	r3, [pc, #124]	; (8001d48 <MX_GPIO_Init+0xb8>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R1_Pin|A1_Pin|G1_Pin|R2_Pin
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f643 71f0 	movw	r1, #16368	; 0x3ff0
 8001cda:	481c      	ldr	r0, [pc, #112]	; (8001d4c <MX_GPIO_Init+0xbc>)
 8001cdc:	f000 fe37 	bl	800294e <HAL_GPIO_WritePin>
                          |A2_Pin|G2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG1a_Pin|SEG1b_Pin|SEG1c_Pin|SEG2d_Pin
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001ce6:	481a      	ldr	r0, [pc, #104]	; (8001d50 <MX_GPIO_Init+0xc0>)
 8001ce8:	f000 fe31 	bl	800294e <HAL_GPIO_WritePin>
                          |SEG2e_Pin|SEG2f_Pin|SEG2g_Pin|SEG1d_Pin
                          |SEG1e_Pin|SEG1f_Pin|SEG1g_Pin|SEG2a_Pin
                          |SEG2b_Pin|SEG2c_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : MODE_Pin ADJ_Pin SET_Pin */
  GPIO_InitStruct.Pin = MODE_Pin|ADJ_Pin|SET_Pin;
 8001cec:	230e      	movs	r3, #14
 8001cee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	f107 0308 	add.w	r3, r7, #8
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4813      	ldr	r0, [pc, #76]	; (8001d4c <MX_GPIO_Init+0xbc>)
 8001d00:	f000 fc94 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin A1_Pin G1_Pin R2_Pin
                           A2_Pin G2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = R1_Pin|A1_Pin|G1_Pin|R2_Pin
 8001d04:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8001d08:	60bb      	str	r3, [r7, #8]
                          |A2_Pin|G2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	2302      	movs	r3, #2
 8001d14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	480b      	ldr	r0, [pc, #44]	; (8001d4c <MX_GPIO_Init+0xbc>)
 8001d1e:	f000 fc85 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG1a_Pin SEG1b_Pin SEG1c_Pin SEG2d_Pin
                           SEG2e_Pin SEG2f_Pin SEG2g_Pin SEG1d_Pin
                           SEG1e_Pin SEG1f_Pin SEG1g_Pin SEG2a_Pin
                           SEG2b_Pin SEG2c_Pin */
  GPIO_InitStruct.Pin = SEG1a_Pin|SEG1b_Pin|SEG1c_Pin|SEG2d_Pin
 8001d22:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001d26:	60bb      	str	r3, [r7, #8]
                          |SEG2e_Pin|SEG2f_Pin|SEG2g_Pin|SEG1d_Pin
                          |SEG1e_Pin|SEG1f_Pin|SEG1g_Pin|SEG2a_Pin
                          |SEG2b_Pin|SEG2c_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d30:	2302      	movs	r3, #2
 8001d32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d34:	f107 0308 	add.w	r3, r7, #8
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_GPIO_Init+0xc0>)
 8001d3c:	f000 fc76 	bl	800262c <HAL_GPIO_Init>

}
 8001d40:	bf00      	nop
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40010800 	.word	0x40010800
 8001d50:	40010c00 	.word	0x40010c00

08001d54 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
//	timerRun();
//	button_reading();
	SCH_Update();
 8001d5c:	f000 f9c4 	bl	80020e8 <SCH_Update>
}
 8001d60:	bf00      	nop
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d6c:	b672      	cpsid	i
}
 8001d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d70:	e7fe      	b.n	8001d70 <Error_Handler+0x8>
	...

08001d74 <SCH_Init>:
#define	HEAD	0

sTask SCH_tasks_G[SCH_MAX_TASKS];
uint32_t Size = 0;

void SCH_Init(void) {
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
	for(uint32_t Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	607b      	str	r3, [r7, #4]
 8001d7e:	e029      	b.n	8001dd4 <SCH_Init+0x60>
		SCH_tasks_G[Index].pTask = 0x0000;
 8001d80:	4919      	ldr	r1, [pc, #100]	; (8001de8 <SCH_Init+0x74>)
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[Index].Delay = 0;
 8001d92:	4915      	ldr	r1, [pc, #84]	; (8001de8 <SCH_Init+0x74>)
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	4613      	mov	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4413      	add	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	440b      	add	r3, r1
 8001da0:	3304      	adds	r3, #4
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[Index].Period = 0;
 8001da6:	4910      	ldr	r1, [pc, #64]	; (8001de8 <SCH_Init+0x74>)
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	440b      	add	r3, r1
 8001db4:	3308      	adds	r3, #8
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[Index].RunMe = 0;
 8001dba:	490b      	ldr	r1, [pc, #44]	; (8001de8 <SCH_Init+0x74>)
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4413      	add	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	330c      	adds	r3, #12
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
	for(uint32_t Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b27      	cmp	r3, #39	; 0x27
 8001dd8:	d9d2      	bls.n	8001d80 <SCH_Init+0xc>
	}
}
 8001dda:	bf00      	nop
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	200000e8 	.word	0x200000e8

08001dec <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (* pFunction)(void), uint32_t DELAY, uint32_t PERIOD) {
 8001dec:	b4b0      	push	{r4, r5, r7}
 8001dee:	b089      	sub	sp, #36	; 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
	if(Size == SCH_MAX_TASKS - 1) return SCH_MAX_TASKS;
 8001df8:	4b6e      	ldr	r3, [pc, #440]	; (8001fb4 <SCH_Add_Task+0x1c8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b27      	cmp	r3, #39	; 0x27
 8001dfe:	d101      	bne.n	8001e04 <SCH_Add_Task+0x18>
 8001e00:	2328      	movs	r3, #40	; 0x28
 8001e02:	e0d2      	b.n	8001faa <SCH_Add_Task+0x1be>

	uint8_t flag = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	77fb      	strb	r3, [r7, #31]
	uint32_t Index = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61bb      	str	r3, [r7, #24]
	if(TIMER_CYCLE > 0) {
		DELAY /= TIMER_CYCLE;
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	4a6a      	ldr	r2, [pc, #424]	; (8001fb8 <SCH_Add_Task+0x1cc>)
 8001e10:	fba2 2303 	umull	r2, r3, r2, r3
 8001e14:	08db      	lsrs	r3, r3, #3
 8001e16:	60bb      	str	r3, [r7, #8]
	}

	for(Index = 0; Index < Size && flag == 0; Index++) {
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]
 8001e1c:	e046      	b.n	8001eac <SCH_Add_Task+0xc0>
		if(DELAY > SCH_tasks_G[Index].Delay) {
 8001e1e:	4967      	ldr	r1, [pc, #412]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	440b      	add	r3, r1
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d90c      	bls.n	8001e50 <SCH_Add_Task+0x64>
			DELAY -= SCH_tasks_G[Index].Delay;
 8001e36:	4961      	ldr	r1, [pc, #388]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	440b      	add	r3, r1
 8001e44:	3304      	adds	r3, #4
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	68ba      	ldr	r2, [r7, #8]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	e02a      	b.n	8001ea6 <SCH_Add_Task+0xba>
		}
		else {
			flag = 1;
 8001e50:	2301      	movs	r3, #1
 8001e52:	77fb      	strb	r3, [r7, #31]
			SCH_tasks_G[Index].Delay -= DELAY;
 8001e54:	4959      	ldr	r1, [pc, #356]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	440b      	add	r3, r1
 8001e62:	3304      	adds	r3, #4
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	1ad1      	subs	r1, r2, r3
 8001e6a:	4854      	ldr	r0, [pc, #336]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4403      	add	r3, r0
 8001e78:	3304      	adds	r3, #4
 8001e7a:	6019      	str	r1, [r3, #0]
			if(SCH_tasks_G[Index].Delay == 0) {
 8001e7c:	494f      	ldr	r1, [pc, #316]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4613      	mov	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4413      	add	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	440b      	add	r3, r1
 8001e8a:	3304      	adds	r3, #4
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d109      	bne.n	8001ea6 <SCH_Add_Task+0xba>
				SCH_tasks_G[Index].RunMe = 1;
 8001e92:	494a      	ldr	r1, [pc, #296]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4613      	mov	r3, r2
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	4413      	add	r3, r2
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	440b      	add	r3, r1
 8001ea0:	330c      	adds	r3, #12
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	701a      	strb	r2, [r3, #0]
	for(Index = 0; Index < Size && flag == 0; Index++) {
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	61bb      	str	r3, [r7, #24]
 8001eac:	4b41      	ldr	r3, [pc, #260]	; (8001fb4 <SCH_Add_Task+0x1c8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d202      	bcs.n	8001ebc <SCH_Add_Task+0xd0>
 8001eb6:	7ffb      	ldrb	r3, [r7, #31]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0b0      	beq.n	8001e1e <SCH_Add_Task+0x32>
			}
		}
	}

	if(flag == 1) {
 8001ebc:	7ffb      	ldrb	r3, [r7, #31]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d135      	bne.n	8001f2e <SCH_Add_Task+0x142>
		Index -= 1;
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	61bb      	str	r3, [r7, #24]
		for(uint32_t Temp = Size; Temp > Index; Temp--) {
 8001ec8:	4b3a      	ldr	r3, [pc, #232]	; (8001fb4 <SCH_Add_Task+0x1c8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	617b      	str	r3, [r7, #20]
 8001ece:	e02a      	b.n	8001f26 <SCH_Add_Task+0x13a>
			SCH_tasks_G[Temp] = SCH_tasks_G[Temp - 1];
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	1e5a      	subs	r2, r3, #1
 8001ed4:	4839      	ldr	r0, [pc, #228]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001ed6:	6979      	ldr	r1, [r7, #20]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	440b      	add	r3, r1
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4418      	add	r0, r3
 8001ee2:	4936      	ldr	r1, [pc, #216]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	4604      	mov	r4, r0
 8001ef0:	461d      	mov	r5, r3
 8001ef2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef6:	682b      	ldr	r3, [r5, #0]
 8001ef8:	6023      	str	r3, [r4, #0]
			SCH_tasks_G[Temp].TaskID += 1;
 8001efa:	4930      	ldr	r1, [pc, #192]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	4613      	mov	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	440b      	add	r3, r1
 8001f08:	3310      	adds	r3, #16
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	1c59      	adds	r1, r3, #1
 8001f0e:	482b      	ldr	r0, [pc, #172]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4403      	add	r3, r0
 8001f1c:	3310      	adds	r3, #16
 8001f1e:	6019      	str	r1, [r3, #0]
		for(uint32_t Temp = Size; Temp > Index; Temp--) {
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	617b      	str	r3, [r7, #20]
 8001f26:	697a      	ldr	r2, [r7, #20]
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d8d0      	bhi.n	8001ed0 <SCH_Add_Task+0xe4>
		}
	}
	SCH_tasks_G[Index].pTask = pFunction;
 8001f2e:	4923      	ldr	r1, [pc, #140]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4613      	mov	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	68fa      	ldr	r2, [r7, #12]
 8001f3e:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Delay = DELAY;
 8001f40:	491e      	ldr	r1, [pc, #120]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3304      	adds	r3, #4
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Period = PERIOD;
 8001f54:	4919      	ldr	r1, [pc, #100]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	3308      	adds	r3, #8
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].RunMe = (DELAY == 0) ? 1 : 0;
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	bf0c      	ite	eq
 8001f6e:	2301      	moveq	r3, #1
 8001f70:	2300      	movne	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	4618      	mov	r0, r3
 8001f76:	4911      	ldr	r1, [pc, #68]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	330c      	adds	r3, #12
 8001f86:	4602      	mov	r2, r0
 8001f88:	701a      	strb	r2, [r3, #0]
	SCH_tasks_G[Index].TaskID = Index;
 8001f8a:	490c      	ldr	r1, [pc, #48]	; (8001fbc <SCH_Add_Task+0x1d0>)
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	3310      	adds	r3, #16
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	601a      	str	r2, [r3, #0]

	Size += 1;
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <SCH_Add_Task+0x1c8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	4a03      	ldr	r2, [pc, #12]	; (8001fb4 <SCH_Add_Task+0x1c8>)
 8001fa6:	6013      	str	r3, [r2, #0]

	return Index;
 8001fa8:	69bb      	ldr	r3, [r7, #24]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3724      	adds	r7, #36	; 0x24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bcb0      	pop	{r4, r5, r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	20000070 	.word	0x20000070
 8001fb8:	cccccccd 	.word	0xcccccccd
 8001fbc:	200000e8 	.word	0x200000e8

08001fc0 <SCH_Delete_Task>:

void SCH_Delete_Task(uint32_t TASK_INDEX) {
 8001fc0:	b4b0      	push	{r4, r5, r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
	if(SCH_tasks_G[TASK_INDEX].pTask == 0) return;
 8001fc8:	4933      	ldr	r1, [pc, #204]	; (8002098 <SCH_Delete_Task+0xd8>)
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d057      	beq.n	800208c <SCH_Delete_Task+0xcc>

	SCH_tasks_G[TASK_INDEX + 1].Delay += SCH_tasks_G[TASK_INDEX].Delay;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	1c5a      	adds	r2, r3, #1
 8001fe0:	492d      	ldr	r1, [pc, #180]	; (8002098 <SCH_Delete_Task+0xd8>)
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	4413      	add	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	3304      	adds	r3, #4
 8001fee:	6819      	ldr	r1, [r3, #0]
 8001ff0:	4829      	ldr	r0, [pc, #164]	; (8002098 <SCH_Delete_Task+0xd8>)
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4403      	add	r3, r0
 8001ffe:	3304      	adds	r3, #4
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	3201      	adds	r2, #1
 8002006:	4419      	add	r1, r3
 8002008:	4823      	ldr	r0, [pc, #140]	; (8002098 <SCH_Delete_Task+0xd8>)
 800200a:	4613      	mov	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4403      	add	r3, r0
 8002014:	3304      	adds	r3, #4
 8002016:	6019      	str	r1, [r3, #0]

	for(uint32_t Temp = TASK_INDEX; Temp < Size - 1; Temp++) {
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	e02a      	b.n	8002074 <SCH_Delete_Task+0xb4>
		SCH_tasks_G[Temp] = SCH_tasks_G[Temp + 1];
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	481d      	ldr	r0, [pc, #116]	; (8002098 <SCH_Delete_Task+0xd8>)
 8002024:	68f9      	ldr	r1, [r7, #12]
 8002026:	460b      	mov	r3, r1
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4418      	add	r0, r3
 8002030:	4919      	ldr	r1, [pc, #100]	; (8002098 <SCH_Delete_Task+0xd8>)
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	440b      	add	r3, r1
 800203c:	4604      	mov	r4, r0
 800203e:	461d      	mov	r5, r3
 8002040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002044:	682b      	ldr	r3, [r5, #0]
 8002046:	6023      	str	r3, [r4, #0]
		SCH_tasks_G[Temp].TaskID -= 1;
 8002048:	4913      	ldr	r1, [pc, #76]	; (8002098 <SCH_Delete_Task+0xd8>)
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	440b      	add	r3, r1
 8002056:	3310      	adds	r3, #16
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	1e59      	subs	r1, r3, #1
 800205c:	480e      	ldr	r0, [pc, #56]	; (8002098 <SCH_Delete_Task+0xd8>)
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4403      	add	r3, r0
 800206a:	3310      	adds	r3, #16
 800206c:	6019      	str	r1, [r3, #0]
	for(uint32_t Temp = TASK_INDEX; Temp < Size - 1; Temp++) {
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	3301      	adds	r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	4b09      	ldr	r3, [pc, #36]	; (800209c <SCH_Delete_Task+0xdc>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	3b01      	subs	r3, #1
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	429a      	cmp	r2, r3
 800207e:	d3ce      	bcc.n	800201e <SCH_Delete_Task+0x5e>
	}

	Size -= 1;
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <SCH_Delete_Task+0xdc>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	3b01      	subs	r3, #1
 8002086:	4a05      	ldr	r2, [pc, #20]	; (800209c <SCH_Delete_Task+0xdc>)
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e000      	b.n	800208e <SCH_Delete_Task+0xce>
	if(SCH_tasks_G[TASK_INDEX].pTask == 0) return;
 800208c:	bf00      	nop
}
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	bcb0      	pop	{r4, r5, r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	200000e8 	.word	0x200000e8
 800209c:	20000070 	.word	0x20000070

080020a0 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80020a0:	b5b0      	push	{r4, r5, r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[HEAD].RunMe == 1) {
 80020a6:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <SCH_Dispatch_Tasks+0x44>)
 80020a8:	7b1b      	ldrb	r3, [r3, #12]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d115      	bne.n	80020da <SCH_Dispatch_Tasks+0x3a>
		(*SCH_tasks_G[HEAD].pTask)();
 80020ae:	4b0d      	ldr	r3, [pc, #52]	; (80020e4 <SCH_Dispatch_Tasks+0x44>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4798      	blx	r3

		sTask temp = SCH_tasks_G[HEAD];
 80020b4:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <SCH_Dispatch_Tasks+0x44>)
 80020b6:	1d3c      	adds	r4, r7, #4
 80020b8:	461d      	mov	r5, r3
 80020ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020be:	682b      	ldr	r3, [r5, #0]
 80020c0:	6023      	str	r3, [r4, #0]

		SCH_Delete_Task(HEAD);
 80020c2:	2000      	movs	r0, #0
 80020c4:	f7ff ff7c 	bl	8001fc0 <SCH_Delete_Task>

		if(temp.Period > 0) {
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d005      	beq.n	80020da <SCH_Dispatch_Tasks+0x3a>
			SCH_Add_Task(temp.pTask, temp.Period, temp.Period);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68f9      	ldr	r1, [r7, #12]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff fe89 	bl	8001dec <SCH_Add_Task>
		}
	}
}
 80020da:	bf00      	nop
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bdb0      	pop	{r4, r5, r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200000e8 	.word	0x200000e8

080020e8 <SCH_Update>:

void SCH_Update(void) {
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[HEAD].Delay > 0) SCH_tasks_G[HEAD].Delay--;
 80020ec:	4b09      	ldr	r3, [pc, #36]	; (8002114 <SCH_Update+0x2c>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d004      	beq.n	80020fe <SCH_Update+0x16>
 80020f4:	4b07      	ldr	r3, [pc, #28]	; (8002114 <SCH_Update+0x2c>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	3b01      	subs	r3, #1
 80020fa:	4a06      	ldr	r2, [pc, #24]	; (8002114 <SCH_Update+0x2c>)
 80020fc:	6053      	str	r3, [r2, #4]

	if(SCH_tasks_G[HEAD].Delay == 0) {
 80020fe:	4b05      	ldr	r3, [pc, #20]	; (8002114 <SCH_Update+0x2c>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <SCH_Update+0x24>
		SCH_tasks_G[HEAD].RunMe = 1;
 8002106:	4b03      	ldr	r3, [pc, #12]	; (8002114 <SCH_Update+0x2c>)
 8002108:	2201      	movs	r2, #1
 800210a:	731a      	strb	r2, [r3, #12]
	}
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	200000e8 	.word	0x200000e8

08002118 <setTimer>:
int TIME_CYCLE;

int timer_counter[NUM_OF_TIMERS] = {0};
int timer_flag[NUM_OF_TIMERS] = {0};

void setTimer(int index, int duration) {
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIME_CYCLE;
 8002122:	4b09      	ldr	r3, [pc, #36]	; (8002148 <setTimer+0x30>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	fb92 f2f3 	sdiv	r2, r2, r3
 800212c:	4907      	ldr	r1, [pc, #28]	; (800214c <setTimer+0x34>)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8002134:	4a06      	ldr	r2, [pc, #24]	; (8002150 <setTimer+0x38>)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2100      	movs	r1, #0
 800213a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr
 8002148:	20000408 	.word	0x20000408
 800214c:	20000074 	.word	0x20000074
 8002150:	20000084 	.word	0x20000084

08002154 <clearTimer>:

void clearTimer(int index) {
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	timer_counter[index] = 0;
 800215c:	4a07      	ldr	r2, [pc, #28]	; (800217c <clearTimer+0x28>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2100      	movs	r1, #0
 8002162:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_flag[index] = 0;
 8002166:	4a06      	ldr	r2, [pc, #24]	; (8002180 <clearTimer+0x2c>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2100      	movs	r1, #0
 800216c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20000074 	.word	0x20000074
 8002180:	20000084 	.word	0x20000084

08002184 <timerRun>:

void timerRun(){
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_OF_TIMERS; i++) {
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	e01c      	b.n	80021ca <timerRun+0x46>
		if (timer_counter[i] > 0){
 8002190:	4a12      	ldr	r2, [pc, #72]	; (80021dc <timerRun+0x58>)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002198:	2b00      	cmp	r3, #0
 800219a:	dd13      	ble.n	80021c4 <timerRun+0x40>
			timer_counter[i]--;
 800219c:	4a0f      	ldr	r2, [pc, #60]	; (80021dc <timerRun+0x58>)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a4:	1e5a      	subs	r2, r3, #1
 80021a6:	490d      	ldr	r1, [pc, #52]	; (80021dc <timerRun+0x58>)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 80021ae:	4a0b      	ldr	r2, [pc, #44]	; (80021dc <timerRun+0x58>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	dc04      	bgt.n	80021c4 <timerRun+0x40>
				timer_flag[i] = 1;
 80021ba:	4a09      	ldr	r2, [pc, #36]	; (80021e0 <timerRun+0x5c>)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2101      	movs	r1, #1
 80021c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_OF_TIMERS; i++) {
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	3301      	adds	r3, #1
 80021c8:	607b      	str	r3, [r7, #4]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	dddf      	ble.n	8002190 <timerRun+0xc>
			}
		}
	}
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	20000074 	.word	0x20000074
 80021e0:	20000084 	.word	0x20000084

080021e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021ea:	4b15      	ldr	r3, [pc, #84]	; (8002240 <HAL_MspInit+0x5c>)
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	4a14      	ldr	r2, [pc, #80]	; (8002240 <HAL_MspInit+0x5c>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6193      	str	r3, [r2, #24]
 80021f6:	4b12      	ldr	r3, [pc, #72]	; (8002240 <HAL_MspInit+0x5c>)
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002202:	4b0f      	ldr	r3, [pc, #60]	; (8002240 <HAL_MspInit+0x5c>)
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	4a0e      	ldr	r2, [pc, #56]	; (8002240 <HAL_MspInit+0x5c>)
 8002208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800220c:	61d3      	str	r3, [r2, #28]
 800220e:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <HAL_MspInit+0x5c>)
 8002210:	69db      	ldr	r3, [r3, #28]
 8002212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002216:	607b      	str	r3, [r7, #4]
 8002218:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800221a:	4b0a      	ldr	r3, [pc, #40]	; (8002244 <HAL_MspInit+0x60>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	4a04      	ldr	r2, [pc, #16]	; (8002244 <HAL_MspInit+0x60>)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr
 8002240:	40021000 	.word	0x40021000
 8002244:	40010000 	.word	0x40010000

08002248 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002258:	d113      	bne.n	8002282 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800225a:	4b0c      	ldr	r3, [pc, #48]	; (800228c <HAL_TIM_Base_MspInit+0x44>)
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	4a0b      	ldr	r2, [pc, #44]	; (800228c <HAL_TIM_Base_MspInit+0x44>)
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	61d3      	str	r3, [r2, #28]
 8002266:	4b09      	ldr	r3, [pc, #36]	; (800228c <HAL_TIM_Base_MspInit+0x44>)
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	201c      	movs	r0, #28
 8002278:	f000 f9a1 	bl	80025be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800227c:	201c      	movs	r0, #28
 800227e:	f000 f9ba 	bl	80025f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40021000 	.word	0x40021000

08002290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002294:	e7fe      	b.n	8002294 <NMI_Handler+0x4>

08002296 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800229a:	e7fe      	b.n	800229a <HardFault_Handler+0x4>

0800229c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a0:	e7fe      	b.n	80022a0 <MemManage_Handler+0x4>

080022a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a2:	b480      	push	{r7}
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a6:	e7fe      	b.n	80022a6 <BusFault_Handler+0x4>

080022a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022ac:	e7fe      	b.n	80022ac <UsageFault_Handler+0x4>

080022ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr

080022c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bc80      	pop	{r7}
 80022d0:	4770      	bx	lr

080022d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022d6:	f000 f87f 	bl	80023d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022e4:	4802      	ldr	r0, [pc, #8]	; (80022f0 <TIM2_IRQHandler+0x10>)
 80022e6:	f000 ffdb 	bl	80032a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	200000a0 	.word	0x200000a0

080022f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002300:	f7ff fff8 	bl	80022f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002304:	480b      	ldr	r0, [pc, #44]	; (8002334 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002306:	490c      	ldr	r1, [pc, #48]	; (8002338 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002308:	4a0c      	ldr	r2, [pc, #48]	; (800233c <LoopFillZerobss+0x16>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800230c:	e002      	b.n	8002314 <LoopCopyDataInit>

0800230e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800230e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002312:	3304      	adds	r3, #4

08002314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002318:	d3f9      	bcc.n	800230e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800231a:	4a09      	ldr	r2, [pc, #36]	; (8002340 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800231c:	4c09      	ldr	r4, [pc, #36]	; (8002344 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800231e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002320:	e001      	b.n	8002326 <LoopFillZerobss>

08002322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002324:	3204      	adds	r2, #4

08002326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002328:	d3fb      	bcc.n	8002322 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800232a:	f001 fb05 	bl	8003938 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800232e:	f7ff fbb7 	bl	8001aa0 <main>
  bx lr
 8002332:	4770      	bx	lr
  ldr r0, =_sdata
 8002334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002338:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 800233c:	080039e0 	.word	0x080039e0
  ldr r2, =_sbss
 8002340:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8002344:	20000410 	.word	0x20000410

08002348 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002348:	e7fe      	b.n	8002348 <ADC1_2_IRQHandler>
	...

0800234c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002350:	4b08      	ldr	r3, [pc, #32]	; (8002374 <HAL_Init+0x28>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a07      	ldr	r2, [pc, #28]	; (8002374 <HAL_Init+0x28>)
 8002356:	f043 0310 	orr.w	r3, r3, #16
 800235a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235c:	2003      	movs	r0, #3
 800235e:	f000 f923 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002362:	200f      	movs	r0, #15
 8002364:	f000 f808 	bl	8002378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002368:	f7ff ff3c 	bl	80021e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40022000 	.word	0x40022000

08002378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002380:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_InitTick+0x54>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_InitTick+0x58>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4619      	mov	r1, r3
 800238a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800238e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002392:	fbb2 f3f3 	udiv	r3, r2, r3
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f93b 	bl	8002612 <HAL_SYSTICK_Config>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00e      	b.n	80023c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b0f      	cmp	r3, #15
 80023aa:	d80a      	bhi.n	80023c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ac:	2200      	movs	r2, #0
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295
 80023b4:	f000 f903 	bl	80025be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b8:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <HAL_InitTick+0x5c>)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	e000      	b.n	80023c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000024 	.word	0x20000024
 80023d0:	2000002c 	.word	0x2000002c
 80023d4:	20000028 	.word	0x20000028

080023d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_IncTick+0x1c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_IncTick+0x20>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4413      	add	r3, r2
 80023e8:	4a03      	ldr	r2, [pc, #12]	; (80023f8 <HAL_IncTick+0x20>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	2000002c 	.word	0x2000002c
 80023f8:	2000040c 	.word	0x2000040c

080023fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002400:	4b02      	ldr	r3, [pc, #8]	; (800240c <HAL_GetTick+0x10>)
 8002402:	681b      	ldr	r3, [r3, #0]
}
 8002404:	4618      	mov	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr
 800240c:	2000040c 	.word	0x2000040c

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	; (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4906      	ldr	r1, [pc, #24]	; (80024a8 <__NVIC_EnableIRQ+0x34>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr
 80024a8:	e000e100 	.word	0xe000e100

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002574:	d301      	bcc.n	800257a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002576:	2301      	movs	r3, #1
 8002578:	e00f      	b.n	800259a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257a:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <SysTick_Config+0x40>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002582:	210f      	movs	r1, #15
 8002584:	f04f 30ff 	mov.w	r0, #4294967295
 8002588:	f7ff ff90 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <SysTick_Config+0x40>)
 800258e:	2200      	movs	r2, #0
 8002590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <SysTick_Config+0x40>)
 8002594:	2207      	movs	r2, #7
 8002596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	e000e010 	.word	0xe000e010

080025a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff2d 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025be:	b580      	push	{r7, lr}
 80025c0:	b086      	sub	sp, #24
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
 80025ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d0:	f7ff ff42 	bl	8002458 <__NVIC_GetPriorityGrouping>
 80025d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	68b9      	ldr	r1, [r7, #8]
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f7ff ff90 	bl	8002500 <NVIC_EncodePriority>
 80025e0:	4602      	mov	r2, r0
 80025e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff5f 	bl	80024ac <__NVIC_SetPriority>
}
 80025ee:	bf00      	nop
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	4603      	mov	r3, r0
 80025fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff35 	bl	8002474 <__NVIC_EnableIRQ>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ffa2 	bl	8002564 <SysTick_Config>
 8002620:	4603      	mov	r3, r0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
	...

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b480      	push	{r7}
 800262e:	b08b      	sub	sp, #44	; 0x2c
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002636:	2300      	movs	r3, #0
 8002638:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800263a:	2300      	movs	r3, #0
 800263c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800263e:	e148      	b.n	80028d2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002640:	2201      	movs	r2, #1
 8002642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69fa      	ldr	r2, [r7, #28]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	429a      	cmp	r2, r3
 800265a:	f040 8137 	bne.w	80028cc <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	4aa3      	ldr	r2, [pc, #652]	; (80028f0 <HAL_GPIO_Init+0x2c4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d05e      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002668:	4aa1      	ldr	r2, [pc, #644]	; (80028f0 <HAL_GPIO_Init+0x2c4>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d875      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 800266e:	4aa1      	ldr	r2, [pc, #644]	; (80028f4 <HAL_GPIO_Init+0x2c8>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d058      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002674:	4a9f      	ldr	r2, [pc, #636]	; (80028f4 <HAL_GPIO_Init+0x2c8>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d86f      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 800267a:	4a9f      	ldr	r2, [pc, #636]	; (80028f8 <HAL_GPIO_Init+0x2cc>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d052      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002680:	4a9d      	ldr	r2, [pc, #628]	; (80028f8 <HAL_GPIO_Init+0x2cc>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d869      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 8002686:	4a9d      	ldr	r2, [pc, #628]	; (80028fc <HAL_GPIO_Init+0x2d0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d04c      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 800268c:	4a9b      	ldr	r2, [pc, #620]	; (80028fc <HAL_GPIO_Init+0x2d0>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d863      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 8002692:	4a9b      	ldr	r2, [pc, #620]	; (8002900 <HAL_GPIO_Init+0x2d4>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d046      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002698:	4a99      	ldr	r2, [pc, #612]	; (8002900 <HAL_GPIO_Init+0x2d4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d85d      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 800269e:	2b12      	cmp	r3, #18
 80026a0:	d82a      	bhi.n	80026f8 <HAL_GPIO_Init+0xcc>
 80026a2:	2b12      	cmp	r3, #18
 80026a4:	d859      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 80026a6:	a201      	add	r2, pc, #4	; (adr r2, 80026ac <HAL_GPIO_Init+0x80>)
 80026a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ac:	08002727 	.word	0x08002727
 80026b0:	08002701 	.word	0x08002701
 80026b4:	08002713 	.word	0x08002713
 80026b8:	08002755 	.word	0x08002755
 80026bc:	0800275b 	.word	0x0800275b
 80026c0:	0800275b 	.word	0x0800275b
 80026c4:	0800275b 	.word	0x0800275b
 80026c8:	0800275b 	.word	0x0800275b
 80026cc:	0800275b 	.word	0x0800275b
 80026d0:	0800275b 	.word	0x0800275b
 80026d4:	0800275b 	.word	0x0800275b
 80026d8:	0800275b 	.word	0x0800275b
 80026dc:	0800275b 	.word	0x0800275b
 80026e0:	0800275b 	.word	0x0800275b
 80026e4:	0800275b 	.word	0x0800275b
 80026e8:	0800275b 	.word	0x0800275b
 80026ec:	0800275b 	.word	0x0800275b
 80026f0:	08002709 	.word	0x08002709
 80026f4:	0800271d 	.word	0x0800271d
 80026f8:	4a82      	ldr	r2, [pc, #520]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d013      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026fe:	e02c      	b.n	800275a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	623b      	str	r3, [r7, #32]
          break;
 8002706:	e029      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	3304      	adds	r3, #4
 800270e:	623b      	str	r3, [r7, #32]
          break;
 8002710:	e024      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	3308      	adds	r3, #8
 8002718:	623b      	str	r3, [r7, #32]
          break;
 800271a:	e01f      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	330c      	adds	r3, #12
 8002722:	623b      	str	r3, [r7, #32]
          break;
 8002724:	e01a      	b.n	800275c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d102      	bne.n	8002734 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800272e:	2304      	movs	r3, #4
 8002730:	623b      	str	r3, [r7, #32]
          break;
 8002732:	e013      	b.n	800275c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d105      	bne.n	8002748 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800273c:	2308      	movs	r3, #8
 800273e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69fa      	ldr	r2, [r7, #28]
 8002744:	611a      	str	r2, [r3, #16]
          break;
 8002746:	e009      	b.n	800275c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002748:	2308      	movs	r3, #8
 800274a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	615a      	str	r2, [r3, #20]
          break;
 8002752:	e003      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002754:	2300      	movs	r3, #0
 8002756:	623b      	str	r3, [r7, #32]
          break;
 8002758:	e000      	b.n	800275c <HAL_GPIO_Init+0x130>
          break;
 800275a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	2bff      	cmp	r3, #255	; 0xff
 8002760:	d801      	bhi.n	8002766 <HAL_GPIO_Init+0x13a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	e001      	b.n	800276a <HAL_GPIO_Init+0x13e>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3304      	adds	r3, #4
 800276a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	2bff      	cmp	r3, #255	; 0xff
 8002770:	d802      	bhi.n	8002778 <HAL_GPIO_Init+0x14c>
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	e002      	b.n	800277e <HAL_GPIO_Init+0x152>
 8002778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277a:	3b08      	subs	r3, #8
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	210f      	movs	r1, #15
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	fa01 f303 	lsl.w	r3, r1, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	401a      	ands	r2, r3
 8002790:	6a39      	ldr	r1, [r7, #32]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	fa01 f303 	lsl.w	r3, r1, r3
 8002798:	431a      	orrs	r2, r3
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 8090 	beq.w	80028cc <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027ac:	4b56      	ldr	r3, [pc, #344]	; (8002908 <HAL_GPIO_Init+0x2dc>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4a55      	ldr	r2, [pc, #340]	; (8002908 <HAL_GPIO_Init+0x2dc>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	6193      	str	r3, [r2, #24]
 80027b8:	4b53      	ldr	r3, [pc, #332]	; (8002908 <HAL_GPIO_Init+0x2dc>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027c4:	4a51      	ldr	r2, [pc, #324]	; (800290c <HAL_GPIO_Init+0x2e0>)
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	220f      	movs	r2, #15
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	4013      	ands	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a49      	ldr	r2, [pc, #292]	; (8002910 <HAL_GPIO_Init+0x2e4>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d00d      	beq.n	800280c <HAL_GPIO_Init+0x1e0>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a48      	ldr	r2, [pc, #288]	; (8002914 <HAL_GPIO_Init+0x2e8>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d007      	beq.n	8002808 <HAL_GPIO_Init+0x1dc>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a47      	ldr	r2, [pc, #284]	; (8002918 <HAL_GPIO_Init+0x2ec>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d101      	bne.n	8002804 <HAL_GPIO_Init+0x1d8>
 8002800:	2302      	movs	r3, #2
 8002802:	e004      	b.n	800280e <HAL_GPIO_Init+0x1e2>
 8002804:	2303      	movs	r3, #3
 8002806:	e002      	b.n	800280e <HAL_GPIO_Init+0x1e2>
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_GPIO_Init+0x1e2>
 800280c:	2300      	movs	r3, #0
 800280e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002810:	f002 0203 	and.w	r2, r2, #3
 8002814:	0092      	lsls	r2, r2, #2
 8002816:	4093      	lsls	r3, r2
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800281e:	493b      	ldr	r1, [pc, #236]	; (800290c <HAL_GPIO_Init+0x2e0>)
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	3302      	adds	r3, #2
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d006      	beq.n	8002846 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002838:	4b38      	ldr	r3, [pc, #224]	; (800291c <HAL_GPIO_Init+0x2f0>)
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	4937      	ldr	r1, [pc, #220]	; (800291c <HAL_GPIO_Init+0x2f0>)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	4313      	orrs	r3, r2
 8002842:	608b      	str	r3, [r1, #8]
 8002844:	e006      	b.n	8002854 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002846:	4b35      	ldr	r3, [pc, #212]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	43db      	mvns	r3, r3
 800284e:	4933      	ldr	r1, [pc, #204]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002850:	4013      	ands	r3, r2
 8002852:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d006      	beq.n	800286e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002860:	4b2e      	ldr	r3, [pc, #184]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002862:	68da      	ldr	r2, [r3, #12]
 8002864:	492d      	ldr	r1, [pc, #180]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	4313      	orrs	r3, r2
 800286a:	60cb      	str	r3, [r1, #12]
 800286c:	e006      	b.n	800287c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800286e:	4b2b      	ldr	r3, [pc, #172]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	43db      	mvns	r3, r3
 8002876:	4929      	ldr	r1, [pc, #164]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002878:	4013      	ands	r3, r2
 800287a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002888:	4b24      	ldr	r3, [pc, #144]	; (800291c <HAL_GPIO_Init+0x2f0>)
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	4923      	ldr	r1, [pc, #140]	; (800291c <HAL_GPIO_Init+0x2f0>)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
 8002894:	e006      	b.n	80028a4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002896:	4b21      	ldr	r3, [pc, #132]	; (800291c <HAL_GPIO_Init+0x2f0>)
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	43db      	mvns	r3, r3
 800289e:	491f      	ldr	r1, [pc, #124]	; (800291c <HAL_GPIO_Init+0x2f0>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d006      	beq.n	80028be <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028b0:	4b1a      	ldr	r3, [pc, #104]	; (800291c <HAL_GPIO_Init+0x2f0>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4919      	ldr	r1, [pc, #100]	; (800291c <HAL_GPIO_Init+0x2f0>)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	600b      	str	r3, [r1, #0]
 80028bc:	e006      	b.n	80028cc <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028be:	4b17      	ldr	r3, [pc, #92]	; (800291c <HAL_GPIO_Init+0x2f0>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	4915      	ldr	r1, [pc, #84]	; (800291c <HAL_GPIO_Init+0x2f0>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	3301      	adds	r3, #1
 80028d0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d8:	fa22 f303 	lsr.w	r3, r2, r3
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f47f aeaf 	bne.w	8002640 <HAL_GPIO_Init+0x14>
  }
}
 80028e2:	bf00      	nop
 80028e4:	bf00      	nop
 80028e6:	372c      	adds	r7, #44	; 0x2c
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	10320000 	.word	0x10320000
 80028f4:	10310000 	.word	0x10310000
 80028f8:	10220000 	.word	0x10220000
 80028fc:	10210000 	.word	0x10210000
 8002900:	10120000 	.word	0x10120000
 8002904:	10110000 	.word	0x10110000
 8002908:	40021000 	.word	0x40021000
 800290c:	40010000 	.word	0x40010000
 8002910:	40010800 	.word	0x40010800
 8002914:	40010c00 	.word	0x40010c00
 8002918:	40011000 	.word	0x40011000
 800291c:	40010400 	.word	0x40010400

08002920 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	887b      	ldrh	r3, [r7, #2]
 8002932:	4013      	ands	r3, r2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
 800293c:	e001      	b.n	8002942 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800293e:	2300      	movs	r3, #0
 8002940:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002942:	7bfb      	ldrb	r3, [r7, #15]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr

0800294e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800294e:	b480      	push	{r7}
 8002950:	b083      	sub	sp, #12
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	460b      	mov	r3, r1
 8002958:	807b      	strh	r3, [r7, #2]
 800295a:	4613      	mov	r3, r2
 800295c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800295e:	787b      	ldrb	r3, [r7, #1]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002964:	887a      	ldrh	r2, [r7, #2]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800296a:	e003      	b.n	8002974 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800296c:	887b      	ldrh	r3, [r7, #2]
 800296e:	041a      	lsls	r2, r3, #16
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	611a      	str	r2, [r3, #16]
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr

0800297e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800297e:	b480      	push	{r7}
 8002980:	b085      	sub	sp, #20
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
 8002986:	460b      	mov	r3, r1
 8002988:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002990:	887a      	ldrh	r2, [r7, #2]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4013      	ands	r3, r2
 8002996:	041a      	lsls	r2, r3, #16
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	43d9      	mvns	r1, r3
 800299c:	887b      	ldrh	r3, [r7, #2]
 800299e:	400b      	ands	r3, r1
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	611a      	str	r2, [r3, #16]
}
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e26c      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 8087 	beq.w	8002ade <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029d0:	4b92      	ldr	r3, [pc, #584]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 030c 	and.w	r3, r3, #12
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d00c      	beq.n	80029f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029dc:	4b8f      	ldr	r3, [pc, #572]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 030c 	and.w	r3, r3, #12
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d112      	bne.n	8002a0e <HAL_RCC_OscConfig+0x5e>
 80029e8:	4b8c      	ldr	r3, [pc, #560]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f4:	d10b      	bne.n	8002a0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f6:	4b89      	ldr	r3, [pc, #548]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d06c      	beq.n	8002adc <HAL_RCC_OscConfig+0x12c>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d168      	bne.n	8002adc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e246      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a16:	d106      	bne.n	8002a26 <HAL_RCC_OscConfig+0x76>
 8002a18:	4b80      	ldr	r3, [pc, #512]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a7f      	ldr	r2, [pc, #508]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a22:	6013      	str	r3, [r2, #0]
 8002a24:	e02e      	b.n	8002a84 <HAL_RCC_OscConfig+0xd4>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10c      	bne.n	8002a48 <HAL_RCC_OscConfig+0x98>
 8002a2e:	4b7b      	ldr	r3, [pc, #492]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a7a      	ldr	r2, [pc, #488]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	4b78      	ldr	r3, [pc, #480]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a77      	ldr	r2, [pc, #476]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a44:	6013      	str	r3, [r2, #0]
 8002a46:	e01d      	b.n	8002a84 <HAL_RCC_OscConfig+0xd4>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a50:	d10c      	bne.n	8002a6c <HAL_RCC_OscConfig+0xbc>
 8002a52:	4b72      	ldr	r3, [pc, #456]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a71      	ldr	r2, [pc, #452]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a5c:	6013      	str	r3, [r2, #0]
 8002a5e:	4b6f      	ldr	r3, [pc, #444]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a6e      	ldr	r2, [pc, #440]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	e00b      	b.n	8002a84 <HAL_RCC_OscConfig+0xd4>
 8002a6c:	4b6b      	ldr	r3, [pc, #428]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a6a      	ldr	r2, [pc, #424]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a76:	6013      	str	r3, [r2, #0]
 8002a78:	4b68      	ldr	r3, [pc, #416]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a67      	ldr	r2, [pc, #412]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d013      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8c:	f7ff fcb6 	bl	80023fc <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a92:	e008      	b.n	8002aa6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a94:	f7ff fcb2 	bl	80023fc <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b64      	cmp	r3, #100	; 0x64
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e1fa      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa6:	4b5d      	ldr	r3, [pc, #372]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0f0      	beq.n	8002a94 <HAL_RCC_OscConfig+0xe4>
 8002ab2:	e014      	b.n	8002ade <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab4:	f7ff fca2 	bl	80023fc <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002abc:	f7ff fc9e 	bl	80023fc <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b64      	cmp	r3, #100	; 0x64
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e1e6      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ace:	4b53      	ldr	r3, [pc, #332]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x10c>
 8002ada:	e000      	b.n	8002ade <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002adc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d063      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aea:	4b4c      	ldr	r3, [pc, #304]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00b      	beq.n	8002b0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002af6:	4b49      	ldr	r3, [pc, #292]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	d11c      	bne.n	8002b3c <HAL_RCC_OscConfig+0x18c>
 8002b02:	4b46      	ldr	r3, [pc, #280]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d116      	bne.n	8002b3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b0e:	4b43      	ldr	r3, [pc, #268]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <HAL_RCC_OscConfig+0x176>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d001      	beq.n	8002b26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e1ba      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b26:	4b3d      	ldr	r3, [pc, #244]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4939      	ldr	r1, [pc, #228]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3a:	e03a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d020      	beq.n	8002b86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b44:	4b36      	ldr	r3, [pc, #216]	; (8002c20 <HAL_RCC_OscConfig+0x270>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4a:	f7ff fc57 	bl	80023fc <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b52:	f7ff fc53 	bl	80023fc <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e19b      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b64:	4b2d      	ldr	r3, [pc, #180]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b70:	4b2a      	ldr	r3, [pc, #168]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	4927      	ldr	r1, [pc, #156]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	600b      	str	r3, [r1, #0]
 8002b84:	e015      	b.n	8002bb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b86:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <HAL_RCC_OscConfig+0x270>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8c:	f7ff fc36 	bl	80023fc <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b94:	f7ff fc32 	bl	80023fc <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e17a      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ba6:	4b1d      	ldr	r3, [pc, #116]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f0      	bne.n	8002b94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d03a      	beq.n	8002c34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d019      	beq.n	8002bfa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bc6:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002bc8:	2201      	movs	r2, #1
 8002bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bcc:	f7ff fc16 	bl	80023fc <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd4:	f7ff fc12 	bl	80023fc <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e15a      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be6:	4b0d      	ldr	r3, [pc, #52]	; (8002c1c <HAL_RCC_OscConfig+0x26c>)
 8002be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bf2:	2001      	movs	r0, #1
 8002bf4:	f000 fa9a 	bl	800312c <RCC_Delay>
 8002bf8:	e01c      	b.n	8002c34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bfa:	4b0a      	ldr	r3, [pc, #40]	; (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c00:	f7ff fbfc 	bl	80023fc <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c06:	e00f      	b.n	8002c28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c08:	f7ff fbf8 	bl	80023fc <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d908      	bls.n	8002c28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e140      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
 8002c1a:	bf00      	nop
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	42420000 	.word	0x42420000
 8002c24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c28:	4b9e      	ldr	r3, [pc, #632]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e9      	bne.n	8002c08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0304 	and.w	r3, r3, #4
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 80a6 	beq.w	8002d8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c46:	4b97      	ldr	r3, [pc, #604]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10d      	bne.n	8002c6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c52:	4b94      	ldr	r3, [pc, #592]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	4a93      	ldr	r2, [pc, #588]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c5c:	61d3      	str	r3, [r2, #28]
 8002c5e:	4b91      	ldr	r3, [pc, #580]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6e:	4b8e      	ldr	r3, [pc, #568]	; (8002ea8 <HAL_RCC_OscConfig+0x4f8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d118      	bne.n	8002cac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c7a:	4b8b      	ldr	r3, [pc, #556]	; (8002ea8 <HAL_RCC_OscConfig+0x4f8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a8a      	ldr	r2, [pc, #552]	; (8002ea8 <HAL_RCC_OscConfig+0x4f8>)
 8002c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c86:	f7ff fbb9 	bl	80023fc <HAL_GetTick>
 8002c8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c8e:	f7ff fbb5 	bl	80023fc <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b64      	cmp	r3, #100	; 0x64
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e0fd      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca0:	4b81      	ldr	r3, [pc, #516]	; (8002ea8 <HAL_RCC_OscConfig+0x4f8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d0f0      	beq.n	8002c8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d106      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x312>
 8002cb4:	4b7b      	ldr	r3, [pc, #492]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	4a7a      	ldr	r2, [pc, #488]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cba:	f043 0301 	orr.w	r3, r3, #1
 8002cbe:	6213      	str	r3, [r2, #32]
 8002cc0:	e02d      	b.n	8002d1e <HAL_RCC_OscConfig+0x36e>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10c      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x334>
 8002cca:	4b76      	ldr	r3, [pc, #472]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	4a75      	ldr	r2, [pc, #468]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cd0:	f023 0301 	bic.w	r3, r3, #1
 8002cd4:	6213      	str	r3, [r2, #32]
 8002cd6:	4b73      	ldr	r3, [pc, #460]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	4a72      	ldr	r2, [pc, #456]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cdc:	f023 0304 	bic.w	r3, r3, #4
 8002ce0:	6213      	str	r3, [r2, #32]
 8002ce2:	e01c      	b.n	8002d1e <HAL_RCC_OscConfig+0x36e>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	2b05      	cmp	r3, #5
 8002cea:	d10c      	bne.n	8002d06 <HAL_RCC_OscConfig+0x356>
 8002cec:	4b6d      	ldr	r3, [pc, #436]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	4a6c      	ldr	r2, [pc, #432]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cf2:	f043 0304 	orr.w	r3, r3, #4
 8002cf6:	6213      	str	r3, [r2, #32]
 8002cf8:	4b6a      	ldr	r3, [pc, #424]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4a69      	ldr	r2, [pc, #420]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	6213      	str	r3, [r2, #32]
 8002d04:	e00b      	b.n	8002d1e <HAL_RCC_OscConfig+0x36e>
 8002d06:	4b67      	ldr	r3, [pc, #412]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	4a66      	ldr	r2, [pc, #408]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	f023 0301 	bic.w	r3, r3, #1
 8002d10:	6213      	str	r3, [r2, #32]
 8002d12:	4b64      	ldr	r3, [pc, #400]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d14:	6a1b      	ldr	r3, [r3, #32]
 8002d16:	4a63      	ldr	r2, [pc, #396]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d18:	f023 0304 	bic.w	r3, r3, #4
 8002d1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d015      	beq.n	8002d52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d26:	f7ff fb69 	bl	80023fc <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2c:	e00a      	b.n	8002d44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2e:	f7ff fb65 	bl	80023fc <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e0ab      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d44:	4b57      	ldr	r3, [pc, #348]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0ee      	beq.n	8002d2e <HAL_RCC_OscConfig+0x37e>
 8002d50:	e014      	b.n	8002d7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d52:	f7ff fb53 	bl	80023fc <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d58:	e00a      	b.n	8002d70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5a:	f7ff fb4f 	bl	80023fc <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e095      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d70:	4b4c      	ldr	r3, [pc, #304]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1ee      	bne.n	8002d5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d7c:	7dfb      	ldrb	r3, [r7, #23]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d105      	bne.n	8002d8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d82:	4b48      	ldr	r3, [pc, #288]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	4a47      	ldr	r2, [pc, #284]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8081 	beq.w	8002e9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d98:	4b42      	ldr	r3, [pc, #264]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f003 030c 	and.w	r3, r3, #12
 8002da0:	2b08      	cmp	r3, #8
 8002da2:	d061      	beq.n	8002e68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d146      	bne.n	8002e3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dac:	4b3f      	ldr	r3, [pc, #252]	; (8002eac <HAL_RCC_OscConfig+0x4fc>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db2:	f7ff fb23 	bl	80023fc <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dba:	f7ff fb1f 	bl	80023fc <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e067      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dcc:	4b35      	ldr	r3, [pc, #212]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1f0      	bne.n	8002dba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a1b      	ldr	r3, [r3, #32]
 8002ddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de0:	d108      	bne.n	8002df4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002de2:	4b30      	ldr	r3, [pc, #192]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	492d      	ldr	r1, [pc, #180]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002df4:	4b2b      	ldr	r3, [pc, #172]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a19      	ldr	r1, [r3, #32]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	430b      	orrs	r3, r1
 8002e06:	4927      	ldr	r1, [pc, #156]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e0c:	4b27      	ldr	r3, [pc, #156]	; (8002eac <HAL_RCC_OscConfig+0x4fc>)
 8002e0e:	2201      	movs	r2, #1
 8002e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e12:	f7ff faf3 	bl	80023fc <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e18:	e008      	b.n	8002e2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1a:	f7ff faef 	bl	80023fc <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e037      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d0f0      	beq.n	8002e1a <HAL_RCC_OscConfig+0x46a>
 8002e38:	e02f      	b.n	8002e9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3a:	4b1c      	ldr	r3, [pc, #112]	; (8002eac <HAL_RCC_OscConfig+0x4fc>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e40:	f7ff fadc 	bl	80023fc <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e48:	f7ff fad8 	bl	80023fc <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e020      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e5a:	4b12      	ldr	r3, [pc, #72]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f0      	bne.n	8002e48 <HAL_RCC_OscConfig+0x498>
 8002e66:	e018      	b.n	8002e9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	69db      	ldr	r3, [r3, #28]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e013      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e74:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <HAL_RCC_OscConfig+0x4f4>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d106      	bne.n	8002e96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d001      	beq.n	8002e9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	40007000 	.word	0x40007000
 8002eac:	42420060 	.word	0x42420060

08002eb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0d0      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b6a      	ldr	r3, [pc, #424]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d910      	bls.n	8002ef4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b67      	ldr	r3, [pc, #412]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f023 0207 	bic.w	r2, r3, #7
 8002eda:	4965      	ldr	r1, [pc, #404]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b63      	ldr	r3, [pc, #396]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e0b8      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d020      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d005      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f0c:	4b59      	ldr	r3, [pc, #356]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	4a58      	ldr	r2, [pc, #352]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0308 	and.w	r3, r3, #8
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f24:	4b53      	ldr	r3, [pc, #332]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a52      	ldr	r2, [pc, #328]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f30:	4b50      	ldr	r3, [pc, #320]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	494d      	ldr	r1, [pc, #308]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d040      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d107      	bne.n	8002f66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f56:	4b47      	ldr	r3, [pc, #284]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d115      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e07f      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6e:	4b41      	ldr	r3, [pc, #260]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e073      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7e:	4b3d      	ldr	r3, [pc, #244]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e06b      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f8e:	4b39      	ldr	r3, [pc, #228]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f023 0203 	bic.w	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4936      	ldr	r1, [pc, #216]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fa0:	f7ff fa2c 	bl	80023fc <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa8:	f7ff fa28 	bl	80023fc <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e053      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	4b2d      	ldr	r3, [pc, #180]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 020c 	and.w	r2, r3, #12
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d1eb      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b27      	ldr	r3, [pc, #156]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d210      	bcs.n	8003000 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b24      	ldr	r3, [pc, #144]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f023 0207 	bic.w	r2, r3, #7
 8002fe6:	4922      	ldr	r1, [pc, #136]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fee:	4b20      	ldr	r3, [pc, #128]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d001      	beq.n	8003000 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e032      	b.n	8003066 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d008      	beq.n	800301e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800300c:	4b19      	ldr	r3, [pc, #100]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	4916      	ldr	r1, [pc, #88]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 800301a:	4313      	orrs	r3, r2
 800301c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d009      	beq.n	800303e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	490e      	ldr	r1, [pc, #56]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 800303a:	4313      	orrs	r3, r2
 800303c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800303e:	f000 f821 	bl	8003084 <HAL_RCC_GetSysClockFreq>
 8003042:	4602      	mov	r2, r0
 8003044:	4b0b      	ldr	r3, [pc, #44]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	091b      	lsrs	r3, r3, #4
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	490a      	ldr	r1, [pc, #40]	; (8003078 <HAL_RCC_ClockConfig+0x1c8>)
 8003050:	5ccb      	ldrb	r3, [r1, r3]
 8003052:	fa22 f303 	lsr.w	r3, r2, r3
 8003056:	4a09      	ldr	r2, [pc, #36]	; (800307c <HAL_RCC_ClockConfig+0x1cc>)
 8003058:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800305a:	4b09      	ldr	r3, [pc, #36]	; (8003080 <HAL_RCC_ClockConfig+0x1d0>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff f98a 	bl	8002378 <HAL_InitTick>

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40022000 	.word	0x40022000
 8003074:	40021000 	.word	0x40021000
 8003078:	080039b4 	.word	0x080039b4
 800307c:	20000024 	.word	0x20000024
 8003080:	20000028 	.word	0x20000028

08003084 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003084:	b480      	push	{r7}
 8003086:	b087      	sub	sp, #28
 8003088:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	2300      	movs	r3, #0
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	2300      	movs	r3, #0
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	2300      	movs	r3, #0
 8003098:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800309e:	4b1e      	ldr	r3, [pc, #120]	; (8003118 <HAL_RCC_GetSysClockFreq+0x94>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f003 030c 	and.w	r3, r3, #12
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	d002      	beq.n	80030b4 <HAL_RCC_GetSysClockFreq+0x30>
 80030ae:	2b08      	cmp	r3, #8
 80030b0:	d003      	beq.n	80030ba <HAL_RCC_GetSysClockFreq+0x36>
 80030b2:	e027      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030b4:	4b19      	ldr	r3, [pc, #100]	; (800311c <HAL_RCC_GetSysClockFreq+0x98>)
 80030b6:	613b      	str	r3, [r7, #16]
      break;
 80030b8:	e027      	b.n	800310a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	0c9b      	lsrs	r3, r3, #18
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	4a17      	ldr	r2, [pc, #92]	; (8003120 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030c4:	5cd3      	ldrb	r3, [r2, r3]
 80030c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d010      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030d2:	4b11      	ldr	r3, [pc, #68]	; (8003118 <HAL_RCC_GetSysClockFreq+0x94>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	0c5b      	lsrs	r3, r3, #17
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	4a11      	ldr	r2, [pc, #68]	; (8003124 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030de:	5cd3      	ldrb	r3, [r2, r3]
 80030e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a0d      	ldr	r2, [pc, #52]	; (800311c <HAL_RCC_GetSysClockFreq+0x98>)
 80030e6:	fb02 f203 	mul.w	r2, r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e004      	b.n	80030fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a0c      	ldr	r2, [pc, #48]	; (8003128 <HAL_RCC_GetSysClockFreq+0xa4>)
 80030f8:	fb02 f303 	mul.w	r3, r2, r3
 80030fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	613b      	str	r3, [r7, #16]
      break;
 8003102:	e002      	b.n	800310a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003104:	4b05      	ldr	r3, [pc, #20]	; (800311c <HAL_RCC_GetSysClockFreq+0x98>)
 8003106:	613b      	str	r3, [r7, #16]
      break;
 8003108:	bf00      	nop
    }
  }
  return sysclockfreq;
 800310a:	693b      	ldr	r3, [r7, #16]
}
 800310c:	4618      	mov	r0, r3
 800310e:	371c      	adds	r7, #28
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	40021000 	.word	0x40021000
 800311c:	007a1200 	.word	0x007a1200
 8003120:	080039c4 	.word	0x080039c4
 8003124:	080039d4 	.word	0x080039d4
 8003128:	003d0900 	.word	0x003d0900

0800312c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003134:	4b0a      	ldr	r3, [pc, #40]	; (8003160 <RCC_Delay+0x34>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a0a      	ldr	r2, [pc, #40]	; (8003164 <RCC_Delay+0x38>)
 800313a:	fba2 2303 	umull	r2, r3, r2, r3
 800313e:	0a5b      	lsrs	r3, r3, #9
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	fb02 f303 	mul.w	r3, r2, r3
 8003146:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003148:	bf00      	nop
  }
  while (Delay --);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	1e5a      	subs	r2, r3, #1
 800314e:	60fa      	str	r2, [r7, #12]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1f9      	bne.n	8003148 <RCC_Delay+0x1c>
}
 8003154:	bf00      	nop
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr
 8003160:	20000024 	.word	0x20000024
 8003164:	10624dd3 	.word	0x10624dd3

08003168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e041      	b.n	80031fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d106      	bne.n	8003194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff f85a 	bl	8002248 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2202      	movs	r2, #2
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3304      	adds	r3, #4
 80031a4:	4619      	mov	r1, r3
 80031a6:	4610      	mov	r0, r2
 80031a8:	f000 fa6e 	bl	8003688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003216:	b2db      	uxtb	r3, r3
 8003218:	2b01      	cmp	r3, #1
 800321a:	d001      	beq.n	8003220 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e035      	b.n	800328c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2202      	movs	r2, #2
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a16      	ldr	r2, [pc, #88]	; (8003298 <HAL_TIM_Base_Start_IT+0x90>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d009      	beq.n	8003256 <HAL_TIM_Base_Start_IT+0x4e>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800324a:	d004      	beq.n	8003256 <HAL_TIM_Base_Start_IT+0x4e>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a12      	ldr	r2, [pc, #72]	; (800329c <HAL_TIM_Base_Start_IT+0x94>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d111      	bne.n	800327a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2b06      	cmp	r3, #6
 8003266:	d010      	beq.n	800328a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003278:	e007      	b.n	800328a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0201 	orr.w	r2, r2, #1
 8003288:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40012c00 	.word	0x40012c00
 800329c:	40000400 	.word	0x40000400

080032a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d122      	bne.n	80032fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d11b      	bne.n	80032fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0202 	mvn.w	r2, #2
 80032cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f9b4 	bl	8003650 <HAL_TIM_IC_CaptureCallback>
 80032e8:	e005      	b.n	80032f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f9a7 	bl	800363e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f9b6 	bl	8003662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b04      	cmp	r3, #4
 8003308:	d122      	bne.n	8003350 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b04      	cmp	r3, #4
 8003316:	d11b      	bne.n	8003350 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0204 	mvn.w	r2, #4
 8003320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2202      	movs	r2, #2
 8003326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f98a 	bl	8003650 <HAL_TIM_IC_CaptureCallback>
 800333c:	e005      	b.n	800334a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f97d 	bl	800363e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 f98c 	bl	8003662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	2b08      	cmp	r3, #8
 800335c:	d122      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b08      	cmp	r3, #8
 800336a:	d11b      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f06f 0208 	mvn.w	r2, #8
 8003374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2204      	movs	r2, #4
 800337a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 f960 	bl	8003650 <HAL_TIM_IC_CaptureCallback>
 8003390:	e005      	b.n	800339e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f953 	bl	800363e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f962 	bl	8003662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	f003 0310 	and.w	r3, r3, #16
 80033ae:	2b10      	cmp	r3, #16
 80033b0:	d122      	bne.n	80033f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f003 0310 	and.w	r3, r3, #16
 80033bc:	2b10      	cmp	r3, #16
 80033be:	d11b      	bne.n	80033f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0210 	mvn.w	r2, #16
 80033c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2208      	movs	r2, #8
 80033ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f936 	bl	8003650 <HAL_TIM_IC_CaptureCallback>
 80033e4:	e005      	b.n	80033f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f929 	bl	800363e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 f938 	bl	8003662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b01      	cmp	r3, #1
 8003404:	d10e      	bne.n	8003424 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d107      	bne.n	8003424 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0201 	mvn.w	r2, #1
 800341c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fe fc98 	bl	8001d54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800342e:	2b80      	cmp	r3, #128	; 0x80
 8003430:	d10e      	bne.n	8003450 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343c:	2b80      	cmp	r3, #128	; 0x80
 800343e:	d107      	bne.n	8003450 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 fa6b 	bl	8003926 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b40      	cmp	r3, #64	; 0x40
 800345c:	d10e      	bne.n	800347c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003468:	2b40      	cmp	r3, #64	; 0x40
 800346a:	d107      	bne.n	800347c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f8fc 	bl	8003674 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f003 0320 	and.w	r3, r3, #32
 8003486:	2b20      	cmp	r3, #32
 8003488:	d10e      	bne.n	80034a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	f003 0320 	and.w	r3, r3, #32
 8003494:	2b20      	cmp	r3, #32
 8003496:	d107      	bne.n	80034a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f06f 0220 	mvn.w	r2, #32
 80034a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fa36 	bl	8003914 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034a8:	bf00      	nop
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <HAL_TIM_ConfigClockSource+0x1c>
 80034c8:	2302      	movs	r3, #2
 80034ca:	e0b4      	b.n	8003636 <HAL_TIM_ConfigClockSource+0x186>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2202      	movs	r2, #2
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003504:	d03e      	beq.n	8003584 <HAL_TIM_ConfigClockSource+0xd4>
 8003506:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800350a:	f200 8087 	bhi.w	800361c <HAL_TIM_ConfigClockSource+0x16c>
 800350e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003512:	f000 8086 	beq.w	8003622 <HAL_TIM_ConfigClockSource+0x172>
 8003516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800351a:	d87f      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 800351c:	2b70      	cmp	r3, #112	; 0x70
 800351e:	d01a      	beq.n	8003556 <HAL_TIM_ConfigClockSource+0xa6>
 8003520:	2b70      	cmp	r3, #112	; 0x70
 8003522:	d87b      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 8003524:	2b60      	cmp	r3, #96	; 0x60
 8003526:	d050      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0x11a>
 8003528:	2b60      	cmp	r3, #96	; 0x60
 800352a:	d877      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 800352c:	2b50      	cmp	r3, #80	; 0x50
 800352e:	d03c      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0xfa>
 8003530:	2b50      	cmp	r3, #80	; 0x50
 8003532:	d873      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 8003534:	2b40      	cmp	r3, #64	; 0x40
 8003536:	d058      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0x13a>
 8003538:	2b40      	cmp	r3, #64	; 0x40
 800353a:	d86f      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 800353c:	2b30      	cmp	r3, #48	; 0x30
 800353e:	d064      	beq.n	800360a <HAL_TIM_ConfigClockSource+0x15a>
 8003540:	2b30      	cmp	r3, #48	; 0x30
 8003542:	d86b      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 8003544:	2b20      	cmp	r3, #32
 8003546:	d060      	beq.n	800360a <HAL_TIM_ConfigClockSource+0x15a>
 8003548:	2b20      	cmp	r3, #32
 800354a:	d867      	bhi.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
 800354c:	2b00      	cmp	r3, #0
 800354e:	d05c      	beq.n	800360a <HAL_TIM_ConfigClockSource+0x15a>
 8003550:	2b10      	cmp	r3, #16
 8003552:	d05a      	beq.n	800360a <HAL_TIM_ConfigClockSource+0x15a>
 8003554:	e062      	b.n	800361c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6899      	ldr	r1, [r3, #8]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	f000 f95e 	bl	8003826 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003578:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	609a      	str	r2, [r3, #8]
      break;
 8003582:	e04f      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	6899      	ldr	r1, [r3, #8]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f000 f947 	bl	8003826 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035a6:	609a      	str	r2, [r3, #8]
      break;
 80035a8:	e03c      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6818      	ldr	r0, [r3, #0]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	6859      	ldr	r1, [r3, #4]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	461a      	mov	r2, r3
 80035b8:	f000 f8be 	bl	8003738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2150      	movs	r1, #80	; 0x50
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 f915 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 80035c8:	e02c      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6818      	ldr	r0, [r3, #0]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	6859      	ldr	r1, [r3, #4]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	461a      	mov	r2, r3
 80035d8:	f000 f8dc 	bl	8003794 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2160      	movs	r1, #96	; 0x60
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 f905 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 80035e8:	e01c      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6818      	ldr	r0, [r3, #0]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	6859      	ldr	r1, [r3, #4]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	461a      	mov	r2, r3
 80035f8:	f000 f89e 	bl	8003738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2140      	movs	r1, #64	; 0x40
 8003602:	4618      	mov	r0, r3
 8003604:	f000 f8f5 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 8003608:	e00c      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4619      	mov	r1, r3
 8003614:	4610      	mov	r0, r2
 8003616:	f000 f8ec 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 800361a:	e003      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	73fb      	strb	r3, [r7, #15]
      break;
 8003620:	e000      	b.n	8003624 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003622:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003634:	7bfb      	ldrb	r3, [r7, #15]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800363e:	b480      	push	{r7}
 8003640:	b083      	sub	sp, #12
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800366a:	bf00      	nop
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr

08003674 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr
	...

08003688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a25      	ldr	r2, [pc, #148]	; (8003730 <TIM_Base_SetConfig+0xa8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d007      	beq.n	80036b0 <TIM_Base_SetConfig+0x28>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a6:	d003      	beq.n	80036b0 <TIM_Base_SetConfig+0x28>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a22      	ldr	r2, [pc, #136]	; (8003734 <TIM_Base_SetConfig+0xac>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d108      	bne.n	80036c2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a1a      	ldr	r2, [pc, #104]	; (8003730 <TIM_Base_SetConfig+0xa8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d007      	beq.n	80036da <TIM_Base_SetConfig+0x52>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d0:	d003      	beq.n	80036da <TIM_Base_SetConfig+0x52>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a17      	ldr	r2, [pc, #92]	; (8003734 <TIM_Base_SetConfig+0xac>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d108      	bne.n	80036ec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a07      	ldr	r2, [pc, #28]	; (8003730 <TIM_Base_SetConfig+0xa8>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d103      	bne.n	8003720 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	691a      	ldr	r2, [r3, #16]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	615a      	str	r2, [r3, #20]
}
 8003726:	bf00      	nop
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr
 8003730:	40012c00 	.word	0x40012c00
 8003734:	40000400 	.word	0x40000400

08003738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	f023 0201 	bic.w	r2, r3, #1
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f023 030a 	bic.w	r3, r3, #10
 8003774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	621a      	str	r2, [r3, #32]
}
 800378a:	bf00      	nop
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	bc80      	pop	{r7}
 8003792:	4770      	bx	lr

08003794 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	f023 0210 	bic.w	r2, r3, #16
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	031b      	lsls	r3, r3, #12
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	697a      	ldr	r2, [r7, #20]
 80037d8:	4313      	orrs	r3, r2
 80037da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	621a      	str	r2, [r3, #32]
}
 80037e8:	bf00      	nop
 80037ea:	371c      	adds	r7, #28
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b085      	sub	sp, #20
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
 80037fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003808:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	f043 0307 	orr.w	r3, r3, #7
 8003814:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	609a      	str	r2, [r3, #8]
}
 800381c:	bf00      	nop
 800381e:	3714      	adds	r7, #20
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr

08003826 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003826:	b480      	push	{r7}
 8003828:	b087      	sub	sp, #28
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
 8003832:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003840:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	021a      	lsls	r2, r3, #8
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	431a      	orrs	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4313      	orrs	r3, r2
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	609a      	str	r2, [r3, #8]
}
 800385a:	bf00      	nop
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr

08003864 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003878:	2302      	movs	r3, #2
 800387a:	e041      	b.n	8003900 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a14      	ldr	r2, [pc, #80]	; (800390c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d009      	beq.n	80038d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038c8:	d004      	beq.n	80038d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a10      	ldr	r2, [pc, #64]	; (8003910 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d10c      	bne.n	80038ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68ba      	ldr	r2, [r7, #8]
 80038ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40012c00 	.word	0x40012c00
 8003910:	40000400 	.word	0x40000400

08003914 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr

08003926 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <__libc_init_array>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	2600      	movs	r6, #0
 800393c:	4d0c      	ldr	r5, [pc, #48]	; (8003970 <__libc_init_array+0x38>)
 800393e:	4c0d      	ldr	r4, [pc, #52]	; (8003974 <__libc_init_array+0x3c>)
 8003940:	1b64      	subs	r4, r4, r5
 8003942:	10a4      	asrs	r4, r4, #2
 8003944:	42a6      	cmp	r6, r4
 8003946:	d109      	bne.n	800395c <__libc_init_array+0x24>
 8003948:	f000 f822 	bl	8003990 <_init>
 800394c:	2600      	movs	r6, #0
 800394e:	4d0a      	ldr	r5, [pc, #40]	; (8003978 <__libc_init_array+0x40>)
 8003950:	4c0a      	ldr	r4, [pc, #40]	; (800397c <__libc_init_array+0x44>)
 8003952:	1b64      	subs	r4, r4, r5
 8003954:	10a4      	asrs	r4, r4, #2
 8003956:	42a6      	cmp	r6, r4
 8003958:	d105      	bne.n	8003966 <__libc_init_array+0x2e>
 800395a:	bd70      	pop	{r4, r5, r6, pc}
 800395c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003960:	4798      	blx	r3
 8003962:	3601      	adds	r6, #1
 8003964:	e7ee      	b.n	8003944 <__libc_init_array+0xc>
 8003966:	f855 3b04 	ldr.w	r3, [r5], #4
 800396a:	4798      	blx	r3
 800396c:	3601      	adds	r6, #1
 800396e:	e7f2      	b.n	8003956 <__libc_init_array+0x1e>
 8003970:	080039d8 	.word	0x080039d8
 8003974:	080039d8 	.word	0x080039d8
 8003978:	080039d8 	.word	0x080039d8
 800397c:	080039dc 	.word	0x080039dc

08003980 <memset>:
 8003980:	4603      	mov	r3, r0
 8003982:	4402      	add	r2, r0
 8003984:	4293      	cmp	r3, r2
 8003986:	d100      	bne.n	800398a <memset+0xa>
 8003988:	4770      	bx	lr
 800398a:	f803 1b01 	strb.w	r1, [r3], #1
 800398e:	e7f9      	b.n	8003984 <memset+0x4>

08003990 <_init>:
 8003990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003992:	bf00      	nop
 8003994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003996:	bc08      	pop	{r3}
 8003998:	469e      	mov	lr, r3
 800399a:	4770      	bx	lr

0800399c <_fini>:
 800399c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399e:	bf00      	nop
 80039a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039a2:	bc08      	pop	{r3}
 80039a4:	469e      	mov	lr, r3
 80039a6:	4770      	bx	lr
