{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646316652211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646316652211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:40:52 2022 " "Processing started: Thu Mar 03 19:40:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646316652211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646316652211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_2300_Task6 -c SM_2300_Task6 --generate_symbol=D:/SM_2300_Task6/SM_2300_Task6_adc_control.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_2300_Task6 -c SM_2300_Task6 --generate_symbol=D:/SM_2300_Task6/SM_2300_Task6_adc_control.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646316652211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sm_2300_task6_adc_control.v(2482) " "Verilog HDL information at sm_2300_task6_adc_control.v(2482): always construct contains both blocking and non-blocking assignments" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 2482 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1646316652529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S sm_2300_task6_adc_control.v(77) " "Verilog HDL Declaration information at sm_2300_task6_adc_control.v(77): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1646316652531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n sm_2300_task6_adc_control.v(1133) " "Verilog HDL Declaration information at sm_2300_task6_adc_control.v(1133): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 1133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1646316652531 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_6 sm_2300_task6_adc_control.v(600) " "Verilog HDL or VHDL information at sm_2300_task6_adc_control.v(600): object \"state_6\" declared but not used" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 600 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_7 sm_2300_task6_adc_control.v(601) " "Verilog HDL or VHDL information at sm_2300_task6_adc_control.v(601): object \"state_7\" declared but not used" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 601 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_6_1 sm_2300_task6_adc_control.v(888) " "Verilog HDL or VHDL information at sm_2300_task6_adc_control.v(888): object \"state_6_1\" declared but not used" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 888 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_7_1 sm_2300_task6_adc_control.v(889) " "Verilog HDL or VHDL information at sm_2300_task6_adc_control.v(889): object \"state_7_1\" declared but not used" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 889 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ps7 sm_2300_task6_adc_control.v(1523) " "Verilog HDL or VHDL information at sm_2300_task6_adc_control.v(1523): object \"ps7\" declared but not used" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 1523 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 11 sm_2300_task6_adc_control.v(316) " "Verilog HDL Assignment information at sm_2300_task6_adc_control.v(316): truncated unsized constant literal with size 32 to size 11 with no loss of information" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 316 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 sm_2300_task6_adc_control.v(1012) " "Verilog HDL Assignment information at sm_2300_task6_adc_control.v(1012): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 1012 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "delay_value sm_2300_task6_adc_control.v(1012) " "Verilog HDL or VHDL information at sm_2300_task6_adc_control.v(1012): object \"delay_value\" declared but not used" {  } { { "sm_2300_task6_adc_control.v" "" { Text "D:/SM_2300_Task6/sm_2300_task6_adc_control.v" 1012 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1646316652543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646316652581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:40:52 2022 " "Processing ended: Thu Mar 03 19:40:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646316652581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646316652581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646316652581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646316652581 ""}
