{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 5.4000"
  ],
  "cts__clock__skew__hold": 0.250172,
  "cts__clock__skew__hold__post_repair": 0.25466,
  "cts__clock__skew__hold__pre_repair": 0.25466,
  "cts__clock__skew__setup": 0.250172,
  "cts__clock__skew__setup__post_repair": 0.25466,
  "cts__clock__skew__setup__pre_repair": 0.25466,
  "cts__cpu__total": 952.12,
  "cts__design__core__area": 858480,
  "cts__design__core__area__post_repair": 858480,
  "cts__design__core__area__pre_repair": 858480,
  "cts__design__die__area": 900000,
  "cts__design__die__area__post_repair": 900000,
  "cts__design__die__area__pre_repair": 900000,
  "cts__design__instance__area": 588377,
  "cts__design__instance__area__macros": 244110,
  "cts__design__instance__area__macros__post_repair": 244110,
  "cts__design__instance__area__macros__pre_repair": 244110,
  "cts__design__instance__area__post_repair": 586890,
  "cts__design__instance__area__pre_repair": 586890,
  "cts__design__instance__area__stdcell": 344267,
  "cts__design__instance__area__stdcell__post_repair": 342780,
  "cts__design__instance__area__stdcell__pre_repair": 342780,
  "cts__design__instance__count": 44094,
  "cts__design__instance__count__hold_buffer": 5,
  "cts__design__instance__count__macros": 10,
  "cts__design__instance__count__macros__post_repair": 10,
  "cts__design__instance__count__macros__pre_repair": 10,
  "cts__design__instance__count__post_repair": 43903,
  "cts__design__instance__count__pre_repair": 43903,
  "cts__design__instance__count__setup_buffer": 128,
  "cts__design__instance__count__stdcell": 44084,
  "cts__design__instance__count__stdcell__post_repair": 43893,
  "cts__design__instance__count__stdcell__pre_repair": 43893,
  "cts__design__instance__displacement__max": 58.6,
  "cts__design__instance__displacement__mean": 0.1515,
  "cts__design__instance__displacement__total": 6691.03,
  "cts__design__instance__utilization": 0.68537,
  "cts__design__instance__utilization__post_repair": 0.683639,
  "cts__design__instance__utilization__pre_repair": 0.683639,
  "cts__design__instance__utilization__stdcell": 0.560357,
  "cts__design__instance__utilization__stdcell__post_repair": 0.557938,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.557938,
  "cts__design__io": 3029,
  "cts__design__io__post_repair": 3029,
  "cts__design__io__pre_repair": 3029,
  "cts__design__violations": 0,
  "cts__mem__peak": 620044.0,
  "cts__power__internal__total": 0.0330601,
  "cts__power__internal__total__post_repair": 0.0330596,
  "cts__power__internal__total__pre_repair": 0.0330596,
  "cts__power__leakage__total": 0.000273304,
  "cts__power__leakage__total__post_repair": 0.000271434,
  "cts__power__leakage__total__pre_repair": 0.000271434,
  "cts__power__switching__total": 0.0243952,
  "cts__power__switching__total__post_repair": 0.0242931,
  "cts__power__switching__total__pre_repair": 0.0242931,
  "cts__power__total": 0.0577286,
  "cts__power__total__post_repair": 0.0576242,
  "cts__power__total__pre_repair": 0.0576242,
  "cts__route__wirelength__estimated": 2319420.0,
  "cts__runtime__total": "16:41.68",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 24,
  "cts__timing__drv__hold_violation_count__pre_repair": 24,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0456438,
  "cts__timing__drv__max_cap_limit__post_repair": 0.019341,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.019341,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.00886893,
  "cts__timing__drv__max_slew_limit__post_repair": 0.00770256,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.00770256,
  "cts__timing__drv__setup_violation_count": 486,
  "cts__timing__drv__setup_violation_count__post_repair": 826,
  "cts__timing__drv__setup_violation_count__pre_repair": 826,
  "cts__timing__setup__tns": -145.319,
  "cts__timing__setup__tns__post_repair": -931.681,
  "cts__timing__setup__tns__pre_repair": -931.681,
  "cts__timing__setup__ws": -0.72235,
  "cts__timing__setup__ws__post_repair": -3.08746,
  "cts__timing__setup__ws__pre_repair": -3.08746,
  "design__io__hpwl": 2153491506,
  "detailedplace__cpu__total": 46.61,
  "detailedplace__design__core__area": 858480,
  "detailedplace__design__die__area": 900000,
  "detailedplace__design__instance__area": 585200,
  "detailedplace__design__instance__area__macros": 244110,
  "detailedplace__design__instance__area__stdcell": 341091,
  "detailedplace__design__instance__count": 43551,
  "detailedplace__design__instance__count__macros": 10,
  "detailedplace__design__instance__count__stdcell": 43541,
  "detailedplace__design__instance__displacement__max": 66.9,
  "detailedplace__design__instance__displacement__mean": 5.11,
  "detailedplace__design__instance__displacement__total": 222564,
  "detailedplace__design__instance__utilization": 0.68167,
  "detailedplace__design__instance__utilization__stdcell": 0.555188,
  "detailedplace__design__io": 3029,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 580540.0,
  "detailedplace__power__internal__total": 0.0322426,
  "detailedplace__power__leakage__total": 0.000269385,
  "detailedplace__power__switching__total": 0.018789,
  "detailedplace__power__total": 0.051301,
  "detailedplace__route__wirelength__estimated": 2314350.0,
  "detailedplace__runtime__total": "0:53.22",
  "detailedplace__timing__drv__hold_violation_count": 8,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.019341,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.00770256,
  "detailedplace__timing__drv__setup_violation_count": 668,
  "detailedplace__timing__setup__tns": -735.829,
  "detailedplace__timing__setup__ws": -2.2948,
  "detailedroute__cpu__total": 2778.36,
  "detailedroute__mem__peak": 3752408.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 27709,
  "detailedroute__route__drc_errors__iter:10": 0,
  "detailedroute__route__drc_errors__iter:2": 1495,
  "detailedroute__route__drc_errors__iter:3": 890,
  "detailedroute__route__drc_errors__iter:4": 28,
  "detailedroute__route__drc_errors__iter:5": 10,
  "detailedroute__route__drc_errors__iter:6": 5,
  "detailedroute__route__drc_errors__iter:7": 5,
  "detailedroute__route__drc_errors__iter:8": 3,
  "detailedroute__route__drc_errors__iter:9": 1,
  "detailedroute__route__net": 42283,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 343291,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 343291,
  "detailedroute__route__wirelength": 2742699,
  "detailedroute__route__wirelength__iter:1": 2751359,
  "detailedroute__route__wirelength__iter:10": 2742699,
  "detailedroute__route__wirelength__iter:2": 2744617,
  "detailedroute__route__wirelength__iter:3": 2742850,
  "detailedroute__route__wirelength__iter:4": 2742715,
  "detailedroute__route__wirelength__iter:5": 2742709,
  "detailedroute__route__wirelength__iter:6": 2742710,
  "detailedroute__route__wirelength__iter:7": 2742702,
  "detailedroute__route__wirelength__iter:8": 2742699,
  "detailedroute__route__wirelength__iter:9": 2742699,
  "detailedroute__runtime__total": "4:33.16",
  "fillcell__cpu__total": 5.0,
  "fillcell__mem__peak": 480480.0,
  "fillcell__runtime__total": "0:05.40",
  "finish__clock__skew__hold": 0.221296,
  "finish__clock__skew__setup": 0.221296,
  "finish__cpu__total": 95.91,
  "finish__design__core__area": 858480,
  "finish__design__die__area": 900000,
  "finish__design__instance__area": 604446,
  "finish__design__instance__area__macros": 244110,
  "finish__design__instance__area__stdcell": 360336,
  "finish__design__instance__count": 44302,
  "finish__design__instance__count__macros": 10,
  "finish__design__instance__count__stdcell": 44292,
  "finish__design__instance__utilization": 0.704088,
  "finish__design__instance__utilization__stdcell": 0.586513,
  "finish__design__io": 3029,
  "finish__mem__peak": 1886884.0,
  "finish__power__internal__total": 0.0334689,
  "finish__power__leakage__total": 0.000284524,
  "finish__power__switching__total": 0.0203135,
  "finish__power__total": 0.054067,
  "finish__runtime__total": "1:45.68",
  "finish__timing__drv__hold_violation_count": 20,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.234484,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.265978,
  "finish__timing__drv__setup_violation_count": 109,
  "finish__timing__setup__tns": -27.6239,
  "finish__timing__setup__ws": -0.352344,
  "finish__timing__wns_percent_delay": -6.837723,
  "finish_merge__cpu__total": 20.04,
  "finish_merge__mem__peak": 736012.0,
  "finish_merge__runtime__total": "0:22.14",
  "floorplan__cpu__total": 14.28,
  "floorplan__design__core__area": 858480,
  "floorplan__design__die__area": 900000,
  "floorplan__design__instance__area": 487042,
  "floorplan__design__instance__area__macros": 244110,
  "floorplan__design__instance__area__stdcell": 242932,
  "floorplan__design__instance__count": 36068,
  "floorplan__design__instance__count__macros": 10,
  "floorplan__design__instance__count__stdcell": 36058,
  "floorplan__design__instance__utilization": 0.56733,
  "floorplan__design__instance__utilization__stdcell": 0.395417,
  "floorplan__design__io": 3029,
  "floorplan__mem__peak": 454544.0,
  "floorplan__power__internal__total": 0.0317521,
  "floorplan__power__leakage__total": 0.00019366,
  "floorplan__power__switching__total": 0.00480311,
  "floorplan__power__total": 0.0367489,
  "floorplan__runtime__total": "0:14.76",
  "floorplan__timing__setup__tns": -42555.6,
  "floorplan__timing__setup__ws": -26.8884,
  "floorplan_io__cpu__total": 4.04,
  "floorplan_io__mem__peak": 343624.0,
  "floorplan_io__runtime__total": "0:04.35",
  "floorplan_macro__cpu__total": 622.42,
  "floorplan_macro__mem__peak": 482924.0,
  "floorplan_macro__runtime__total": "1:41.52",
  "floorplan_pdn__cpu__total": 6.99,
  "floorplan_pdn__mem__peak": 461780.0,
  "floorplan_pdn__runtime__total": "0:07.38",
  "floorplan_tap__cpu__total": 4.27,
  "floorplan_tap__mem__peak": 321384.0,
  "floorplan_tap__runtime__total": "0:04.55",
  "globalplace__cpu__total": 1887.44,
  "globalplace__design__core__area": 858480,
  "globalplace__design__die__area": 900000,
  "globalplace__design__instance__area": 490782,
  "globalplace__design__instance__area__macros": 244110,
  "globalplace__design__instance__area__stdcell": 246672,
  "globalplace__design__instance__count": 39964,
  "globalplace__design__instance__count__macros": 10,
  "globalplace__design__instance__count__stdcell": 39954,
  "globalplace__design__instance__utilization": 0.571687,
  "globalplace__design__instance__utilization__stdcell": 0.401504,
  "globalplace__design__io": 3029,
  "globalplace__mem__peak": 789296.0,
  "globalplace__power__internal__total": 0.0361211,
  "globalplace__power__leakage__total": 0.00019366,
  "globalplace__power__switching__total": 0.0148253,
  "globalplace__power__total": 0.05114,
  "globalplace__runtime__total": "4:24.91",
  "globalplace__timing__setup__tns": -106872,
  "globalplace__timing__setup__ws": -70.8762,
  "globalplace_io__cpu__total": 4.9,
  "globalplace_io__mem__peak": 355260.0,
  "globalplace_io__runtime__total": "0:05.68",
  "globalplace_skip_io__cpu__total": 17.3,
  "globalplace_skip_io__mem__peak": 411000.0,
  "globalplace_skip_io__runtime__total": "0:18.10",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.265361,
  "globalroute__clock__skew__setup": 0.265361,
  "globalroute__cpu__total": 371.13,
  "globalroute__design__core__area": 858480,
  "globalroute__design__die__area": 900000,
  "globalroute__design__instance__area": 604446,
  "globalroute__design__instance__area__macros": 244110,
  "globalroute__design__instance__area__stdcell": 360336,
  "globalroute__design__instance__count": 44302,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 10,
  "globalroute__design__instance__count__setup_buffer": 36,
  "globalroute__design__instance__count__stdcell": 44292,
  "globalroute__design__instance__displacement__max": 69.4,
  "globalroute__design__instance__displacement__mean": 0.0785,
  "globalroute__design__instance__displacement__total": 3480.8,
  "globalroute__design__instance__utilization": 0.704088,
  "globalroute__design__instance__utilization__stdcell": 0.586513,
  "globalroute__design__io": 3029,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 1380972.0,
  "globalroute__power__internal__total": 0.0333707,
  "globalroute__power__leakage__total": 0.000284504,
  "globalroute__power__switching__total": 0.0270643,
  "globalroute__power__total": 0.0607195,
  "globalroute__route__wirelength__estimated": 2383390.0,
  "globalroute__runtime__total": "6:56.61",
  "globalroute__timing__clock__slack": -1.055,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0157218,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0475249,
  "globalroute__timing__drv__setup_violation_count": 774,
  "globalroute__timing__setup__tns": -284.261,
  "globalroute__timing__setup__ws": -1.05459,
  "placeopt__cpu__total": 41.15,
  "placeopt__design__core__area": 858480,
  "placeopt__design__core__area__pre_opt": 858480,
  "placeopt__design__die__area": 900000,
  "placeopt__design__die__area__pre_opt": 900000,
  "placeopt__design__instance__area": 585200,
  "placeopt__design__instance__area__macros": 244110,
  "placeopt__design__instance__area__macros__pre_opt": 244110,
  "placeopt__design__instance__area__pre_opt": 490782,
  "placeopt__design__instance__area__stdcell": 341091,
  "placeopt__design__instance__area__stdcell__pre_opt": 246672,
  "placeopt__design__instance__count": 43551,
  "placeopt__design__instance__count__macros": 10,
  "placeopt__design__instance__count__macros__pre_opt": 10,
  "placeopt__design__instance__count__pre_opt": 39964,
  "placeopt__design__instance__count__stdcell": 43541,
  "placeopt__design__instance__count__stdcell__pre_opt": 39954,
  "placeopt__design__instance__utilization": 0.68167,
  "placeopt__design__instance__utilization__pre_opt": 0.571687,
  "placeopt__design__instance__utilization__stdcell": 0.555188,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.401504,
  "placeopt__design__io": 3029,
  "placeopt__design__io__pre_opt": 3029,
  "placeopt__mem__peak": 527496.0,
  "placeopt__power__internal__total": 0.0307223,
  "placeopt__power__internal__total__pre_opt": 0.0361211,
  "placeopt__power__leakage__total": 0.000268633,
  "placeopt__power__leakage__total__pre_opt": 0.00019366,
  "placeopt__power__switching__total": 0.0120358,
  "placeopt__power__switching__total__pre_opt": 0.0148253,
  "placeopt__power__total": 0.0430268,
  "placeopt__power__total__pre_opt": 0.05114,
  "placeopt__runtime__total": "0:43.63",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 16,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0494036,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0177029,
  "placeopt__timing__drv__setup_violation_count": 577,
  "placeopt__timing__setup__tns": -694.67,
  "placeopt__timing__setup__tns__pre_opt": -106872,
  "placeopt__timing__setup__ws": -2.23887,
  "placeopt__timing__setup__ws__pre_opt": -70.8762,
  "run__flow__design": "bp_be",
  "run__flow__generate_date": "2023-12-12 08:13",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11423-g41f53d4db",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "730fc586e5c9b66fa3a4f855f18f25797b654914",
  "run__flow__scripts_commit": "0dca3ef7280992e00a8bceb8bf23ae61022e4302",
  "run__flow__uuid": "7becd06f-48be-495b-8ca2-9b68af624eda",
  "run__flow__variant": "base",
  "synth__cpu__total": 195.0,
  "synth__design__instance__area__stdcell": 503814.946,
  "synth__design__instance__count__stdcell": 40741.0,
  "synth__mem__peak": 339556.0,
  "synth__runtime__total": "3:58.75",
  "total_time": "0:43:01.520000"
}