/*
 * Device Tree Include file for NXP Layerscape-1028A family SoC.
 *
 * Copyright 2018 NXP
 * Copyright (C) 2019 MicroSys Electronics GmbH
 *
 * Harninder Rai <harninder.rai@nxp.com>
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPLv2 or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/dts-v1/;
#include "fsl-ls1028a.dtsi"

/ {
    model = "MPXLS1028/CRX07";
    compatible = "fsl,ls1028a-rdb", "fsl,ls1028a";

    aliases {
        crypto = &crypto;
        serial0 = &duart0;
        serial1 = &duart1;
        ethernet0 = &enetc_port0;
    };

    chosen {
        stdout-path = "serial0:115200n8";
    };

    sys_mclk: clock-mclk {
        compatible = "fixed-clock";
        #clock-cells = <0>;
        clock-frequency = <25000000>;
    };

    reg_1p8v: regulator-1p8v {
        compatible = "regulator-fixed";
        regulator-name = "1P8V";
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
        regulator-always-on;
    };

    sb_3v3: regulator-sb3v3 {
        compatible = "regulator-fixed";
        regulator-name = "3v3_vbus";
        regulator-min-microvolt = <3300000>;
        regulator-max-microvolt = <3300000>;
        regulator-boot-on;
        regulator-always-on;
    };

//    gpu-subsystem {
//        /* take etnaviv GPU driver: */
//        compatible = "fsl,imx-gpu-subsystem", "vivante,gpu-subsystem";
//        cores = <&gpu0>;
//        status = "okay";
//    };

      leds {
          compatible = "gpio-leds";
          ld1 {
              label = "ld1";
              gpios = <&gpio2 7 0>;
              default-state = "off";
          };
          ld2 {
              label = "ld2";
              gpios = <&gpio2 6 0>;
              default-state = "off";
          };
      };

};

&esdhc {
    status = "okay";
};

&esdhc1 {
    status = "okay";
};

&gpio1 {
    status = "okay";
    little-endian;
};

&gpio2 {
    status = "okay";
    little-endian;
};

&gpio3 {
    status = "okay";
    little-endian;
};

&i2c0 {
    status = "okay";

    temp-sensor@4c {
        compatible = "ti,tmp451";
        reg = <0x4c>;
        // IRQ: THERM_FAULT# and THERM_ALERT#
        interrupt-parent = <&gpio43>;
        interrupts = <0 IRQ_TYPE_EDGE_FALLING>, // THERM_ALERT# == TMP451.ALERT#
                     <1 IRQ_TYPE_EDGE_FALLING>; // THERM_FAULT# == TMP451.THERM#
        extended-mode; // switch to extended temperature range from [-64..191]
        #limit-cells = <4>;
        limits = <0x00 0xff 0xa4 0x8b>, // Local Temp.:  <-64 191 100 75>
                 <0x00 0xff 0xff 0x00>; // Remote Temp.: <-64 191 120 0>
    };

    pcf85063: rtc@51 {
        compatible = "pcf85063";
        reg = <0x51>;
        // IRQ: RTC_IRQ#
        interrupt-parent = <&gpio43>;
        interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
    };

    eeprom@54 {
        compatible = "at24,24c128";
        reg = <0x54>;
    };

    gpio43: gpio@43 {
        compatible = "fcs,fxl6408";
        gpio-controller;
        #gpio-cells = <2>;
        reg = <0x43>;
        input-default-state = [1f];
        pull-config = [00 1f];
        interrupt-parent = <&gpio2>;
        interrupts = <28 IRQ_TYPE_EDGE_FALLING>;
        interrupt-controller;
        #interrupt-cells = <2>;
    };
};

&fspi {

    status = "okay";

    qspi0: n25q128a@0 {
        compatible = "jedec,spi-nor","n25q128a11";
        #address-cells = <1>;
        #size-cells = <1>;
        spi-max-frequency = <20000000>;
        reg = <0>;
        partition@0 {
            reg = <0x0 0x32000>;
            label = "bl2";
        };
        partition@1 {
            reg = <0x40000 0x20000>;
            label = "dp-fw";
        };
        partition@2 {
            reg = <0x100000 0x200000>;
            label = "fip";
        };
        partition@ff {
            reg = <0x0 0x1000000>;
            label = "qspi0";
        };
    };

    nand0: tc58cy@1 {
        compatible = "spi-nand";
        #address-cells = <1>;
        #size-cells = <1>;
        spi-max-frequency = <20000000>;
        reg = <1>;
        partition@ff {
            reg = <0x0 0x20000000>;
            label = "nand0";
        };
    };
};

&duart0 {
    status = "okay";
};

&duart1 {
    status = "disabled";
};

&can0 {
    status = "okay";

    can-transceiver {
        max-bitrate = <5000000>;
    };
};

&can1 {
    status = "okay";

    can-transceiver {
        max-bitrate = <5000000>;
    };
};

&sai4 {
    status = "okay";
};

&enetc_mdio_pf3 {
    status = "okay";

    sgmii_phy0: ethernet-phy@0 {
        reg = <0x0>;
        // IRQ0#
        interrupt-parent = <&gpio43>;
        interrupts = <4 IRQ_TYPE_EDGE_FALLING>;
    };

    rgmii_phy1: ethernet-phy@1 {
        reg = <0x1>;
        // IRQ0#
        interrupt-parent = <&gpio43>;
        interrupts = <4 IRQ_TYPE_EDGE_FALLING>;
    };

    qsgmii_phy1: ethernet-phy@4 {
        reg = <0x4>;
        // IRQ1#
        interrupt-parent = <&gpio43>;
        interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
    };

    qsgmii_phy2: ethernet-phy@5 {
        reg = <0x5>;
        // IRQ1#
        interrupt-parent = <&gpio43>;
        interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
    };

    qsgmii_phy3: ethernet-phy@6 {
        reg = <0x6>;
        // IRQ1#
        interrupt-parent = <&gpio43>;
        interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
    };

    qsgmii_phy4: ethernet-phy@7 {
        reg = <0x7>;
        // IRQ1#
        interrupt-parent = <&gpio43>;
        interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
    };
};

&enetc_port0 {
    status = "okay";
    phy-handle = <&sgmii_phy0>;
    phy-connection-type = "sgmii";
};

&enetc_port1 {
    status = "okay";
    phy-handle = <&rgmii_phy1>;
    phy-connection-type = "rgmii";
};

/* l2switch ports */

&mscc_felix_port0 {
    status = "okay";
    phy-handle = <&qsgmii_phy1>;
    phy-mode = "qsgmii";
};

&mscc_felix_port1 {
    status = "okay";
    phy-handle = <&qsgmii_phy2>;
    phy-mode = "qsgmii";
};

&mscc_felix_port2 {
    status = "okay";
    phy-handle = <&qsgmii_phy3>;
    phy-mode = "qsgmii";
};

&mscc_felix_port3 {
    status = "okay";
    phy-handle = <&qsgmii_phy4>;
    phy-mode = "qsgmii";
};

&enetc_port2 {
    status = "okay";
};

&mscc_felix_port4 {
    status = "okay";
    // /delete-property/ ethernet;
};

//&enetc_port3 {
//    status = "okay";
//};

//&mscc_felix_port5 {
//    status = "okay";
//    ethernet = <&enetc_port3>;
//};

&sata {
    status = "okay";
};

&hdptx0 {
    lane-mapping = <0x4e>;
    status = "okay";
};

//&gpu0 {
//    /* take etnaviv GPU driver: */
//    compatible = "fsl,ls1028a-gpu","vivante,gc";
//    status = "okay";
//};
