
---------- Begin Simulation Statistics ----------
final_tick                               110526426488001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5090322                       # Simulator instruction rate (inst/s)
host_mem_usage                                1976892                       # Number of bytes of host memory used
host_op_rate                                  5239102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4877.01                       # Real time elapsed on the host
host_tick_rate                              134191731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 24825558600                       # Number of instructions simulated
sim_ops                                   25551161926                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.654455                       # Number of seconds simulated
sim_ticks                                654454625501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes     25636864                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages         6259                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs         6259                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       233472                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           57                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           57                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |      400873    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total       400873                      
system.ruby.DMA_Controller.I.allocI_store |        3648    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         3648                      
system.ruby.DMA_Controller.I.deallocnet0from_in |        3452    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total         3452                      
system.ruby.DMA_Controller.I.deallocnet2from_in |      400045    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total       400045                      
system.ruby.DMA_Controller.M.allocTBE    |        3648    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         3648                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |        3648    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total         3648                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       50995    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        50995                      
system.ruby.DMA_Controller.S.SloadSEvent |         723    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total          723                      
system.ruby.DMA_Controller.S.allocTBE    |      400046    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total       400046                      
system.ruby.DMA_Controller.S.deallocTBE  |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          196                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |      400669    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total       400669                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |         204    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total          204                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |     1158716    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total      1158716                      
system.ruby.DMA_Controller.SloadSEvent   |         723    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total          723                      
system.ruby.DMA_Controller.Stallmandatory_in |     1209711    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total      1209711                      
system.ruby.DMA_Controller.allocI_load   |      400873    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total       400873                      
system.ruby.DMA_Controller.allocI_store  |        3648    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         3648                      
system.ruby.DMA_Controller.allocTBE      |      403694    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total       403694                      
system.ruby.DMA_Controller.deallocTBE    |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          196                      
system.ruby.DMA_Controller.deallocnet0from_in |        3452    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total         3452                      
system.ruby.DMA_Controller.deallocnet2from_in |      400045    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total       400045                      
system.ruby.DMA_Controller.externalloadSnet0from_in |      400669    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total       400669                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |         204    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total          204                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |        3648    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total         3648                      
system.ruby.Directory_Controller.I.allocTBE |      490263     25.59%     25.59% |      484142     25.27%     50.85% |      466065     24.32%     75.17% |      475726     24.83%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      1916196                      
system.ruby.Directory_Controller.I.deallocTBE |      489324     25.59%     25.59% |      483217     25.27%     50.85% |      465131     24.32%     75.17% |      474805     24.83%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      1912477                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |           2      4.44%      4.44% |          27     60.00%     64.44% |           2      4.44%     68.89% |          14     31.11%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total           45                      
system.ruby.Directory_Controller.M.allocTBE |       57862     25.77%     25.77% |       57566     25.64%     51.41% |       54567     24.30%     75.71% |       54536     24.29%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       224531                      
system.ruby.Directory_Controller.M.deallocTBE |       57999     25.77%     25.77% |       57686     25.63%     51.40% |       54718     24.31%     75.71% |       54673     24.29%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       225076                      
system.ruby.Directory_Controller.M_GetS.Progress |        2678     32.18%     32.18% |        2192     26.34%     58.51% |        1931     23.20%     81.71% |        1522     18.29%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         8323                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           6     15.38%     15.38% |           2      5.13%     20.51% |          31     79.49%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           39                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |         115     27.45%     27.45% |         163     38.90%     66.35% |          35      8.35%     74.70% |         106     25.30%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          419                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |        2678     32.18%     32.18% |        2192     26.34%     58.51% |        1931     23.20%     81.71% |        1522     18.29%    100.00%
system.ruby.Directory_Controller.Progress::total         8323                      
system.ruby.Directory_Controller.S.allocTBE |      767179     24.72%     24.72% |      800490     25.79%     50.50% |      751481     24.21%     74.71% |      784849     25.29%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      3103999                      
system.ruby.Directory_Controller.S.deallocTBE |      767981     24.72%     24.72% |      801295     25.79%     50.50% |      752264     24.21%     74.72% |      785633     25.28%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      3107173                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           2     10.53%     10.53% |          16     84.21%     94.74% |           1      5.26%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total           19                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           0      0.00%      0.00% |           3     42.86%     42.86% |           4     57.14%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |          56     33.14%     33.14% |          58     34.32%     67.46% |          15      8.88%     76.33% |          40     23.67%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total          169                      
system.ruby.Directory_Controller.Stallreqto_in |         175     24.68%     24.68% |         273     38.50%     63.19% |          70      9.87%     73.06% |         191     26.94%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          709                      
system.ruby.Directory_Controller.allocTBE |     1315304     25.08%     25.08% |     1342198     25.59%     50.67% |     1272113     24.26%     74.93% |     1315111     25.07%    100.00%
system.ruby.Directory_Controller.allocTBE::total      5244726                      
system.ruby.Directory_Controller.deallocTBE |     1315304     25.08%     25.08% |     1342198     25.59%     50.67% |     1272113     24.26%     74.93% |     1315111     25.07%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      5244726                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1568718061                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1568718061    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1568718061                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1569394672                      
system.ruby.IFETCH.latency_hist_seqr     |  1569394672    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1569394672                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       676611                      
system.ruby.IFETCH.miss_latency_hist_seqr |      676611    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       676611                      
system.ruby.L1Cache_Controller.I.allocI_load |      572969     27.88%     27.88% |      487310     23.71%     51.59% |      505287     24.59%     76.18% |      489641     23.82%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2055207                      
system.ruby.L1Cache_Controller.I.allocI_store |       32262     25.88%     25.88% |       27695     22.22%     48.09% |       28790     23.09%     71.19% |       35917     28.81%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       124664                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |       59705     28.06%     28.06% |       47227     22.20%     50.26% |       54667     25.69%     75.96% |       51156     24.04%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total       212755                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total            1                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |      544506     27.74%     27.74% |      466760     23.78%     51.52% |      478386     24.37%     75.88% |      473389     24.12%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total      1963041                      
system.ruby.L1Cache_Controller.I_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in::total            1                      
system.ruby.L1Cache_Controller.I_store.Progress |           1     11.11%     11.11% |           3     33.33%     44.44% |           2     22.22%     66.67% |           3     33.33%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total            9                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |           6     17.65%     17.65% |          10     29.41%     47.06% |          16     47.06%     94.12% |           2      5.88%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total           34                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |        1064     69.63%     69.63% |         114      7.46%     77.09% |         230     15.05%     92.15% |         120      7.85%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total         1528                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    66535030     24.11%     24.11% |    69354978     25.13%     49.24% |    68194209     24.71%     73.95% |    71904758     26.05%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    275988975                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    29313156     25.23%     25.23% |    28879663     24.86%     50.09% |    28517642     24.55%     74.63% |    29471807     25.37%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    116182268                      
system.ruby.L1Cache_Controller.M.allocTBE |       63521     28.76%     28.76% |       48773     22.08%     50.84% |       56584     25.62%     76.46% |       52004     23.54%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       220882                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |       59334     28.24%     28.24% |       45825     21.81%     50.06% |       54001     25.71%     75.76% |       50914     24.24%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total       210074                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        4308     37.95%     37.95% |        3047     26.84%     64.78% |        2722     23.98%     88.76% |        1276     11.24%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        11353                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          94     17.09%     17.09% |          64     11.64%     28.73% |         336     61.09%     89.82% |          56     10.18%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          550                      
system.ruby.L1Cache_Controller.MloadMEvent |    66535030     24.11%     24.11% |    69354978     25.13%     49.24% |    68194209     24.71%     73.95% |    71904758     26.05%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    275988975                      
system.ruby.L1Cache_Controller.MstoreMEvent |    29313156     25.23%     25.23% |    28879663     24.86%     50.09% |    28517642     24.55%     74.63% |    29471807     25.37%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    116182268                      
system.ruby.L1Cache_Controller.Progress  |       39291     36.07%     36.07% |       22834     20.96%     57.03% |       29722     27.28%     84.31% |       17089     15.69%    100.00%
system.ruby.L1Cache_Controller.Progress::total       108936                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   420532217     26.01%     26.01% |   396812965     24.55%     50.56% |   396532785     24.53%     75.09% |   402778194     24.91%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1616656161                      
system.ruby.L1Cache_Controller.S.allocTBE |      575886     27.96%     27.96% |      487937     23.69%     51.65% |      506320     24.58%     76.23% |      489662     23.77%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2059805                      
system.ruby.L1Cache_Controller.S.deallocTBE |        3816     46.95%     46.95% |        1546     19.02%     65.98% |        1917     23.59%     89.57% |         848     10.43%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         8127                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |      572354     27.96%     27.96% |      485132     23.70%     51.66% |      503848     24.61%     76.27% |      485754     23.73%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total      2047088                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |         615      7.57%      7.57% |        2178     26.83%     34.40% |        1439     17.72%     52.12% |        3887     47.88%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total         8119                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         181     22.43%     22.43% |         134     16.60%     39.03% |         384     47.58%     86.62% |         108     13.38%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          807                      
system.ruby.L1Cache_Controller.S_store.Progress |       31381     32.43%     32.43% |       21177     21.89%     54.32% |       27933     28.87%     83.18% |       16273     16.82%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total        96764                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |           2      8.70%      8.70% |          13     56.52%     65.22% |           7     30.43%     95.65% |           1      4.35%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total           23                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |        6845     64.37%     64.37% |        1540     14.48%     78.85% |        1556     14.63%     93.48% |         693      6.52%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total        10634                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |          11     39.29%     39.29% |          13     46.43%     85.71% |           3     10.71%     96.43% |           1      3.57%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total           28                      
system.ruby.L1Cache_Controller.SloadSEvent |   420532217     26.01%     26.01% |   396812965     24.55%     50.56% |   396532785     24.53%     75.09% |   402778194     24.91%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1616656161                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         275     20.25%     20.25% |         198     14.58%     34.83% |         721     53.09%     87.92% |         164     12.08%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         1358                      
system.ruby.L1Cache_Controller.Stallnet0from_in |          19     22.35%     22.35% |          36     42.35%     64.71% |          26     30.59%     95.29% |           4      4.71%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total           85                      
system.ruby.L1Cache_Controller.allocI_load |      572969     27.88%     27.88% |      487310     23.71%     51.59% |      505287     24.59%     76.18% |      489641     23.82%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2055207                      
system.ruby.L1Cache_Controller.allocI_store |       32262     25.88%     25.88% |       27695     22.22%     48.09% |       28790     23.09%     71.19% |       35917     28.81%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       124664                      
system.ruby.L1Cache_Controller.allocTBE  |      639407     28.04%     28.04% |      536710     23.53%     51.57% |      562904     24.68%     76.25% |      541666     23.75%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      2280687                      
system.ruby.L1Cache_Controller.deallocTBE |        3816     46.95%     46.95% |        1546     19.02%     65.98% |        1917     23.59%     89.57% |         848     10.43%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         8127                      
system.ruby.L1Cache_Controller.deallocnet0from_in |       59705     28.06%     28.06% |       47227     22.20%     50.26% |       54667     25.69%     75.96% |       51156     24.04%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total       212755                      
system.ruby.L1Cache_Controller.deallocnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total            1                      
system.ruby.L1Cache_Controller.deallocnet2from_in |      544506     27.74%     27.74% |      466760     23.78%     51.52% |      478386     24.37%     75.88% |      473389     24.12%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total      1963041                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |      572354     27.96%     27.96% |      485132     23.70%     51.66% |      503848     24.61%     76.27% |      485754     23.73%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total      2047088                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |         615      7.57%      7.57% |        2178     26.83%     34.40% |        1439     17.72%     52.12% |        3887     47.88%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total         8119                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |       59334     28.24%     28.24% |       45825     21.81%     50.06% |       54001     25.71%     75.76% |       50914     24.24%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total       210074                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        4308     37.95%     37.95% |        3047     26.84%     64.78% |        2722     23.98%     88.76% |        1276     11.24%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        11353                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    323927075                      
system.ruby.LD.hit_latency_hist_seqr     |   323927075    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    323927075                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    325305671                      
system.ruby.LD.latency_hist_seqr         |   325305671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     325305671                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      1378596                      
system.ruby.LD.miss_latency_hist_seqr    |     1378596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      1378596                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       130522                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      130522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       130522                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       169266                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      169266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       169266                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        38744                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       38744    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        38744                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       169266                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      169266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       169266                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       169266                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      169266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       169266                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2171608                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2171608    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2171608                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2191057                      
system.ruby.RMW_Read.latency_hist_seqr   |     2191057    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2191057                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        19449                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       19449    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        19449                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    113710872                      
system.ruby.ST.hit_latency_hist_seqr     |   113710872    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    113710872                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    113874106                      
system.ruby.ST.latency_hist_seqr         |   113874106    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     113874106                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       163234                      
system.ruby.ST.miss_latency_hist_seqr    |      163234    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       163234                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.005141                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3092.452065                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3001.353529                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.002705                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.984274                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001006                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4288.205501                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000555                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999672                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 13638.919518                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999608                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.005329                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3100.894032                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3001.096006                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.002766                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.991554                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001028                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4407.688357                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14490.036606                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000566                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999931                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.008773                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3177.829176                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.000293                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3003.051582                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.002621                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.979758                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000972                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4316.998302                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14533.286750                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999932                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.009731                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3209.308813                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.000290                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3004.760906                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.002720                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.990465                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001006                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4399.085981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999916                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15373.943021                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999851                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles       366837                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.011081                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 15856.577670                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time 88017.762187                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 73697.238603                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  5325.015181                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.005618                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   362.488538                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time  9952.205518                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   362.866473                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2008827404                      
system.ruby.hit_latency_hist_seqr        |  2008827404    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2008827404                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.405827                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1083.409164                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs     1.404493                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 15154.025621                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16551.811245                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6424.393000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000947                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14704.321042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   948.633458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.387708                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   990.498783                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs     1.348329                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 15804.729870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16399.298870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000357                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6576.385751                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.998819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14470.687699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   530.947493                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.386812                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1029.103960                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs     0.000428                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 15777.914083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16650.808687                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000365                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6511.406148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000833                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000095                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14299.403749                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   516.828775                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.394936                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1006.757871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs     0.000411                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 16003.677844                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16591.085804                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6643.659949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000812                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14925.793680                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   514.450028                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2011104038                      
system.ruby.latency_hist_seqr            |  2011104038    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2011104038                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      2276634                      
system.ruby.miss_latency_hist_seqr       |     2276634    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      2276634                      
system.ruby.network.average_flit_latency    26.161692                      
system.ruby.network.average_flit_network_latency    16.243049                      
system.ruby.network.average_flit_queueing_latency     9.918643                      
system.ruby.network.average_flit_vnet_latency |   23.048301                       |   15.799979                       |    5.059877                       |   15.812335                       |    6.755592                      
system.ruby.network.average_flit_vqueue_latency |   14.753694                       |    6.686747                       |    6.000003                       |    1.257049                       |    2.368700                      
system.ruby.network.average_hops             1.006114                      
system.ruby.network.average_packet_latency    18.734431                      
system.ruby.network.average_packet_network_latency    12.524467                      
system.ruby.network.average_packet_queueing_latency     6.209965                      
system.ruby.network.average_packet_vnet_latency |   31.021767                       |   25.810457                       |    5.059877                       |   25.832422                       |    5.819754                      
system.ruby.network.average_packet_vqueue_latency |   14.192073                       |    6.686744                       |    6.000003                       |    1.257049                       |    2.247973                      
system.ruby.network.avg_link_utilization     0.050965                      
system.ruby.network.avg_vc_load          |    0.019183     37.64%     37.64% |    0.003160      6.20%     43.84% |    0.003141      6.16%     50.00% |    0.003108      6.10%     56.10% |    0.001891      3.71%     59.81% |    0.000219      0.43%     60.24% |    0.000218      0.43%     60.67% |    0.000217      0.43%     61.09% |    0.003800      7.46%     68.55% |    0.000606      1.19%     69.74% |    0.000518      1.02%     70.75% |    0.000497      0.98%     71.73% |    0.000279      0.55%     72.28% |    0.000071      0.14%     72.42% |    0.000037      0.07%     72.49% |    0.000031      0.06%     72.55% |    0.010053     19.73%     92.27% |    0.001579      3.10%     95.37% |    0.001194      2.34%     97.71% |    0.001165      2.29%    100.00%
system.ruby.network.avg_vc_load::total       0.050965                      
system.ruby.network.ext_in_link_utilization     22191106                      
system.ruby.network.ext_out_link_utilization     22191106                      
system.ruby.network.flit_network_latency |   287258239                       |    17498888                       |    11956974                       |     2559938                       |    41177186                      
system.ruby.network.flit_queueing_latency |   183879933                       |     7405746                       |    14178583                       |      203510                       |    14437876                      
system.ruby.network.flits_injected       |    12463315     56.16%     56.16% |     1107526      4.99%     61.15% |     2363096     10.65%     71.80% |      161895      0.73%     72.53% |     6095274     27.47%    100.00%
system.ruby.network.flits_injected::total     22191106                      
system.ruby.network.flits_received       |    12463315     56.16%     56.16% |     1107526      4.99%     61.15% |     2363096     10.65%     71.80% |      161895      0.73%     72.53% |     6095274     27.47%    100.00%
system.ruby.network.flits_received::total     22191106                      
system.ruby.network.int_link_utilization     22326792                      
system.ruby.network.packet_network_latency |    82899066                       |     5717171                       |    11956974                       |      836428                       |    30523017                      
system.ruby.network.packet_queueing_latency |    37925293                       |     1481154                       |    14178583                       |       40702                       |    11790000                      
system.ruby.network.packets_injected     |     2672287     25.37%     25.37% |      221506      2.10%     27.47% |     2363096     22.43%     49.90% |       32379      0.31%     50.21% |     5244726     49.79%    100.00%
system.ruby.network.packets_injected::total     10533994                      
system.ruby.network.packets_received     |     2672287     25.37%     25.37% |      221506      2.10%     27.47% |     2363096     22.43%     49.90% |       32379      0.31%     50.21% |     5244726     49.79%    100.00%
system.ruby.network.packets_received::total     10533994                      
system.ruby.network.routers0.buffer_reads     13173983                      
system.ruby.network.routers0.buffer_writes     13173983                      
system.ruby.network.routers0.crossbar_activity     13173983                      
system.ruby.network.routers0.sw_input_arbiter_activity     14212370                      
system.ruby.network.routers0.sw_output_arbiter_activity     13173983                      
system.ruby.network.routers1.buffer_reads     10430070                      
system.ruby.network.routers1.buffer_writes     10430070                      
system.ruby.network.routers1.crossbar_activity     10430070                      
system.ruby.network.routers1.sw_input_arbiter_activity     10434888                      
system.ruby.network.routers1.sw_output_arbiter_activity     10430070                      
system.ruby.network.routers2.buffer_reads     10824599                      
system.ruby.network.routers2.buffer_writes     10824599                      
system.ruby.network.routers2.crossbar_activity     10824599                      
system.ruby.network.routers2.sw_input_arbiter_activity     11045425                      
system.ruby.network.routers2.sw_output_arbiter_activity     10824599                      
system.ruby.network.routers3.buffer_reads     10089246                      
system.ruby.network.routers3.buffer_writes     10089246                      
system.ruby.network.routers3.crossbar_activity     10089246                      
system.ruby.network.routers3.sw_input_arbiter_activity     10092816                      
system.ruby.network.routers3.sw_output_arbiter_activity     10089246                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2011104038                      
system.ruby.outstanding_req_hist_seqr::mean     1.002425                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001683                      
system.ruby.outstanding_req_hist_seqr::stdev     0.049188                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2006226405     99.76%     99.76% |     4877633      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2011104038                      
system.switch_cpus0.Branches                  5107979                       # Number of branches fetched
system.switch_cpus0.committedInsts          269084544                       # Number of instructions committed
system.switch_cpus0.committedOps            454934702                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           84426732                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                68805                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           28757141                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 3887                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.148801                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          403608455                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3427                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.851199                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1308873678                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1114112135.289963                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    140661486                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     93720269                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      4149964                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     347283536                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            347283536                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    425848567                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    313910299                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             569055                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      194761542.710037                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    207096769                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           207096769                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    498767444                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     99704776                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           83107446                       # Number of load instructions
system.switch_cpus0.num_mem_refs            111861010                       # number of memory refs
system.switch_cpus0.num_store_insts          28753564                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       233862      0.05%      0.05% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        145497241     31.98%     32.03% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           33976      0.01%     32.04% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            32855      0.01%     32.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       92257708     20.28%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            128      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         3627452      0.80%     53.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     53.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            3036      0.00%     53.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        3622892      0.80%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     53.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     23383267      5.14%     59.06% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp     17188028      3.78%     62.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8251922      1.81%     64.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      2101916      0.46%     65.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     46645187     10.25%     75.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       194240      0.04%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         9343815      2.05%     77.47% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5473647      1.20%     78.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     73763631     16.21%     94.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     23279917      5.12%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         454934720                       # Class of executed instruction
system.switch_cpus1.Branches                  6278047                       # Number of branches fetched
system.switch_cpus1.committedInsts          258564793                       # Number of instructions committed
system.switch_cpus1.committedOps            438334654                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           80211287                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                61322                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           28342617                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 3622                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.190889                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          386835223                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 3351                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.809111                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1307804970                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1058159496.741978                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    139601776                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     90244676                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      5030195                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     329697387                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            329697387                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    404742874                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    297374298                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             836766                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      249645473.258022                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    203501162                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           203501162                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    485296073                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     99325043                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           78949686                       # Number of load instructions
system.switch_cpus1.num_mem_refs            107290295                       # number of memory refs
system.switch_cpus1.num_store_insts          28340609                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       163250      0.04%      0.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        145147169     33.11%     33.15% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           35122      0.01%     33.16% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            43917      0.01%     33.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87083677     19.87%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            272      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              24      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     53.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         3128636      0.71%     53.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     53.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2596      0.00%     53.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        3254067      0.74%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            16      0.00%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     21978542      5.01%     59.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp     16858152      3.85%     63.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      7622428      1.74%     65.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1935220      0.44%     65.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     43633612      9.95%     75.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       157696      0.04%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.52% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         9209263      2.10%     77.62% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5386820      1.23%     78.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     69740423     15.91%     94.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     22953789      5.24%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         438334691                       # Class of executed instruction
system.switch_cpus2.Branches                  7511355                       # Number of branches fetched
system.switch_cpus2.committedInsts          258776219                       # Number of instructions committed
system.switch_cpus2.committedOps            439984571                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           79734492                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                59946                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           27941308                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 3963                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.190352                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          385932309                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 3553                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.809648                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1308909134                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1059755447.271965                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    145448551                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     93117963                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      6055017                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     322662159                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            322662159                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    396347236                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    291237987                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1038055                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      249153686.728035                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    210143430                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           210143430                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    494542869                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    106406192                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           78513761                       # Number of load instructions
system.switch_cpus2.num_mem_refs            106452391                       # number of memory refs
system.switch_cpus2.num_store_insts          27938630                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       201292      0.05%      0.05% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        149595625     34.00%     34.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           54660      0.01%     34.06% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            55108      0.01%     34.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       85011979     19.32%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            304      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             260      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     53.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         4004939      0.91%     54.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            4192      0.00%     54.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        3723643      0.85%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     55.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     21696192      4.93%     60.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp     16031064      3.64%     63.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      7862209      1.79%     65.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      2051475      0.47%     65.98% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43004095      9.77%     75.75% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       235126      0.05%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     75.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         9954695      2.26%     78.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        6069563      1.38%     79.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     68559066     15.58%     95.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     21869067      4.97%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         439984622                       # Class of executed instruction
system.switch_cpus3.Branches                  3899878                       # Number of branches fetched
system.switch_cpus3.committedInsts          260726607                       # Number of instructions committed
system.switch_cpus3.committedOps            439501562                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           82423117                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                65434                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           29026918                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 3943                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.176402                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          393032496                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 3480                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.823598                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1307773598                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1077079775.408892                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    130260061                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     88054946                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      3345808                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     342825098                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            342825098                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    419329234                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    308923878                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             212564                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      230693822.591108                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    196430296                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           196430296                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    478447249                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     90593261                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           81093754                       # Number of load instructions
system.switch_cpus3.num_mem_refs            110116960                       # number of memory refs
system.switch_cpus3.num_store_insts          29023206                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       129298      0.03%      0.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        136008096     30.95%     30.98% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           15458      0.00%     30.98% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            60224      0.01%     30.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       90405209     20.57%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            160      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              76      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         3572521      0.81%     52.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     52.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            3220      0.00%     52.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        3526569      0.80%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            12      0.00%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     53.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     22343100      5.08%     58.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp     18275860      4.16%     62.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      7966491      1.81%     64.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      2031272      0.46%     64.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     44850750     10.20%     74.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       196352      0.04%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         7996458      1.82%     76.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4845759      1.10%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     73097296     16.63%     94.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     24177447      5.50%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         439501628                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          269                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          134                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 929678018.656716                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 198871711.575167                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          134    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     52898000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    992105500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          134                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 528629818001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 124576854500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 109873219815500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          254                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          127                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 909032102.370079                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 224461977.164005                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     47505000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    992194500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          127                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 538960755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 115447077001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 109872018656000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          204                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          102                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 954739392.166667                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 157675116.252509                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     17786501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    990338500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          102                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 556879014500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  97383418001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 109872164055500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          535                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          267                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 467889768.277154                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 434387007.164133                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          267    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       373500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    992172500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          267                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 529526491371                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 124926568130                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 109871973428500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 654454625501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 654454625501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 654454625501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 654454625501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2     12445504                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          12445504                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.writebacks        16512                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          16512                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       194461                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             194461                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.writebacks          258                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               258                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     19016603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             19016603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.writebacks         25230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               25230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.writebacks         25230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     19016603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            19041833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.writebacks::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    194421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.361363492500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             555932                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               219                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     194461                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                       258                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   194461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                     258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                    40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            16348                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            16603                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            15285                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            11363                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9047                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7867                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8535                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            12647                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            15740                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            16565                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           15104                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           11247                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8157                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            7961                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8716                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           13236                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0               36                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1               47                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2               12                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               37                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               50                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              23                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     15.27                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  3574912710                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 972105000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             7220306460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    18387.48                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               37137.48                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  107120                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                    127                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                55.10                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               49.22                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               194461                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 258                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  99158                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   7017                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   6558                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   6811                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   6489                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                  36825                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                  17007                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                  11158                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                   1600                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                    418                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                   362                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                   244                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                   205                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                   194                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                   191                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                   181                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    15                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        87402                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   142.530743                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    84.760227                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   248.877715                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        72713     83.19%     83.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         7625      8.72%     91.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          410      0.47%     92.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          131      0.15%     92.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          101      0.12%     92.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           70      0.08%     92.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           53      0.06%     92.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           60      0.07%     92.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         6239      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        87402                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean  14805.230769                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean  3272.145532                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev 43564.852867                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-8191           12     92.31%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::155648-163839            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.846154                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.837652                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              12     92.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM              12442944                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                   2560                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14848                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               12445504                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys               16512                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.15                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 654453778000                       # Total gap between requests
system.mem_ctrls2.avgGap                   3361016.53                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2     12442944                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 19012691.659829955548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.writebacks 22687.592724451319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       194461                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.writebacks          258                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   7220306460                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.writebacks 7744682704247                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     37129.84                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.writebacks 30018150016.46                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   55.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       507024                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       507024                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       507024                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       507024                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       194461                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       194461                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       194461                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       194461                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  17185635539                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  17185635539                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  17185635539                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  17185635539                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       701485                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       701485                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       701485                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       701485                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.277213                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.277213                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.277213                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.277213                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 88375.743923                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 88375.743923                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 88375.743923                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 88375.743923                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.writebacks::.writebacks          258                       # number of writebacks
system.mem_ctrls2.llc.writebacks::total           258                       # number of writebacks
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       194461                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       194461                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       194461                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       194461                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2  13202656289                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total  13202656289                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2  13202656289                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total  13202656289                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.277213                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.277213                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.277213                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.277213                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 67893.594546                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 67893.594546                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 67893.594546                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 67893.594546                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements               6336                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       453113                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       453113                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       194461                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       194461                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  17185635539                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  17185635539                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       647574                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       647574                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.300292                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.300292                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 88375.743923                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 88375.743923                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       194461                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       194461                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2  13202656289                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total  13202656289                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.300292                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.300292                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 67893.594546                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 67893.594546                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        53911                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        53911                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        53911                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        53911                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     128906.956300                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs            8713                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs          6336                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs          1.375158                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  109871971930500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 128906.956300                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.491741                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.491741                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       188125                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       187962                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.717640                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      11418221                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       701485                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           307812540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           163598655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          690623640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy            699480                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     65182851030                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    196418928480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      314426235105                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       480.440084                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 509914026250                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 122687079251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           316266300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           168091935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          697542300                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy            511560                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     66719715810                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    195125546400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      314689395585                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       480.842190                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 506534158000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 126066947501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3     12468288                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          12468288                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.writebacks        15232                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          15232                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       194817                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             194817                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.writebacks          238                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               238                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     19051417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             19051417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.writebacks         23274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               23274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.writebacks         23274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     19051417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            19074691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.writebacks::samples       238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    194789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.398888118500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             556623                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               204                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     194817                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                       238                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   194817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                     238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                    28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            16468                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            16472                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            15385                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            11423                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9083                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7909                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8544                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            12677                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            15782                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            16671                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           15082                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           11208                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8190                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            7959                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8674                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           13262                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               42                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1               39                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2               18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8               23                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9               51                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              25                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.64                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     14.62                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  3710358724                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 973945000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             7362652474                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    19048.09                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               37798.09                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  107016                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                    121                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                54.94                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               50.84                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               194817                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 238                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  99523                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   7007                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   6423                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   6869                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   6426                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                  21647                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                  28451                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                  10494                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                   6120                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    451                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                   337                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                   253                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                   206                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                   201                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                   192                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                   187                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        87865                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   142.036806                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    84.558097                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   248.351216                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        73285     83.41%     83.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         7539      8.58%     91.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          391      0.45%     92.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          132      0.15%     92.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           93      0.11%     92.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           72      0.08%     92.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           47      0.05%     92.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           54      0.06%     92.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         6252      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        87865                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean  16161.333333                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean  3289.991883                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev 46153.205448                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-8191           11     91.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::155648-163839            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM              12466496                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1792                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  13824                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               12468288                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys               15232                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       19.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    19.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.15                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 654453072000                       # Total gap between requests
system.mem_ctrls3.avgGap                   3355223.25                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3     12466496                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.writebacks        13824                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 19048678.875875636935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.writebacks 21122.931157247782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       194817                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.writebacks          238                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   7362652474                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.writebacks 7701842663499                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     37792.66                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.writebacks 32360683460.08                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   54.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       527205                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       527205                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       527205                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       527205                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       194817                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       194817                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       194817                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       194817                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  17344808683                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  17344808683                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  17344808683                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  17344808683                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       722022                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       722022                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       722022                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       722022                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.269821                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.269821                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.269821                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.269821                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 89031.289277                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 89031.289277                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 89031.289277                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 89031.289277                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.writebacks::.writebacks          238                       # number of writebacks
system.mem_ctrls3.llc.writebacks::total           238                       # number of writebacks
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       194817                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       194817                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       194817                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       194817                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3  13354424184                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total  13354424184                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3  13354424184                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total  13354424184                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.269821                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.269821                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.269821                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.269821                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 68548.556769                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 68548.556769                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 68548.556769                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 68548.556769                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements               6275                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       473628                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       473628                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       194817                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       194817                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  17344808683                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  17344808683                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       668445                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       668445                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.291448                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.291448                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 89031.289277                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 89031.289277                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       194817                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       194817                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3  13354424184                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total  13354424184                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.291448                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.291448                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 68548.556769                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 68548.556769                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        53577                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        53577                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        53577                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        53577                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     129226.676389                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs            8586                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs          6275                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs          1.368287                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  109871972036500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 129226.676389                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.492961                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.492961                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       188542                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       188390                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.719231                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      11747169                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       722022                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           308790720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           164126160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          691351920                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy            600300                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     65536036140                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    196122288480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      314484915000                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       480.529746                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 509138257753                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 123462847748                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           318586800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           169321515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          699441540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy            527220                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     67008503460                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    194882275680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      314740377495                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       480.920090                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 505896317250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 126704788251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0     12469696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          12469696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        16064                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          16064                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       194839                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             194839                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          251                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               251                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     19053568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             19053568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         24546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               24546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         24546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     19053568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            19078114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    194799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.446976436500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             556735                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               221                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     194839                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       251                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   194839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            16483                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            16392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            15385                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            11416                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7901                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            12701                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            15796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            16586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           15142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           11252                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8173                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7934                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8683                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           13304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               39                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               35                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               17                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              32                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     15.15                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  3639495525                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 973995000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             7291976775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18683.34                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37433.34                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  107364                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    123                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               49.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               194839                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 251                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  99543                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   6988                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   6426                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   6844                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   6625                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  27684                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                  25506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                  11714                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1729                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    428                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   324                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   227                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   200                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   195                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   184                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   179                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        87544                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   142.579549                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    84.797639                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   248.718992                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        72880     83.25%     83.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         7528      8.60%     91.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          475      0.54%     92.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          133      0.15%     92.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          103      0.12%     92.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           76      0.09%     92.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           50      0.06%     92.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           60      0.07%     92.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         6239      7.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        87544                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean         14967                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean  3149.307601                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev 44651.166095                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-8191           12     92.31%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::155648-163839            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              12467136                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   2560                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  14976                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               12469696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               16064                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       19.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    19.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 654452038000                       # Total gap between requests
system.mem_ctrls0.avgGap                   3354616.01                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0     12467136                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        14976                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 19049656.789355140179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 22883.175420351763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       194839                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          251                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   7291976775                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 7990781446749                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     37425.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 31835782656.37                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       532064                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       532064                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       532064                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       532064                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       194839                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       194839                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       194839                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       194839                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  17281044161                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  17281044161                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  17281044161                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  17281044161                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       726903                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       726903                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       726903                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       726903                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.268040                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.268040                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.268040                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.268040                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 88693.968666                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 88693.968666                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 88693.968666                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 88693.968666                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.writebacks::.writebacks          251                       # number of writebacks
system.mem_ctrls0.llc.writebacks::total           251                       # number of writebacks
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       194839                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       194839                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       194839                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       194839                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0  13290346161                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total  13290346161                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0  13290346161                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total  13290346161                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.268040                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.268040                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.268040                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.268040                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 68211.939914                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 68211.939914                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 68211.939914                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 68211.939914                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements               6245                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       475194                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       475194                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       194839                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       194839                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  17281044161                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  17281044161                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       670033                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       670033                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.290790                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.290790                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 88693.968666                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 88693.968666                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       194839                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       194839                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0  13290346161                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total  13290346161                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.290790                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.290790                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 68211.939914                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 68211.939914                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        56870                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        56870                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        56870                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        56870                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     129292.756264                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs            8523                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs          6245                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs          1.364772                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  109871972354500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 129292.756264                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.493213                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.493213                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       188594                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       188444                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.719429                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      11825287                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       726903                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           307955340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           163682145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          691651800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            736020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     65137158690                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    196457469120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      314420374395                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       480.431129                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 510017122502                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 122583982999                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           317123100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           168547335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          699213060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            485460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     66541652370                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    195275331840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      314664074445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       480.803500                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 506924229752                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 125676875749                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     12473216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          12473216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        16640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          16640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       194894                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             194894                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          260                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               260                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     19058947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             19058947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         25426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               25426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         25426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     19058947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            19084373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    194849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.316954830500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             556796                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               224                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     194894                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       260                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   194894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            16414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            16466                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            15312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            11349                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9107                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7921                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8643                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            12655                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            15755                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            16575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           15173                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           11323                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8169                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8002                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8706                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           13279                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               20                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               35                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               54                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              31                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     15.25                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  3531106076                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 974245000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             7184524826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18122.27                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36872.27                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  107321                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    129                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.08                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               49.62                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               194894                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 260                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  99631                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   6980                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   6559                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   6835                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   6501                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  36246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                  17844                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                  11224                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   1265                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    432                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                   340                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                   224                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                   203                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   197                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                   186                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   180                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        87633                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.471991                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    84.728651                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   248.707630                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        73009     83.31%     83.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         7472      8.53%     91.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          491      0.56%     92.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          130      0.15%     92.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           96      0.11%     92.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           80      0.09%     92.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           46      0.05%     92.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           68      0.08%     92.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         6241      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        87633                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean  14927.692308                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean  3411.510716                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev 43680.089082                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-8191           12     92.31%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::155648-163839            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.230769                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.222105                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.599145                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     84.62%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      7.69%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              12470336                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   2880                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  15168                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               12473216                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               16640                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       19.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    19.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.15                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 654454468000                       # Total gap between requests
system.mem_ctrls1.avgGap                   3353528.33                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     12470336                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        15168                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 19054546.356752652675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 23176.549464202424                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       194894                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          260                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   7184524826                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 8178590129998                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     36863.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 31456115884.61                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       544918                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       544918                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       544918                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       544918                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       194894                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       194894                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       194894                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       194894                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  17176860606                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  17176860606                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  17176860606                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  17176860606                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       739812                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       739812                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       739812                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       739812                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.263437                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.263437                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.263437                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.263437                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 88134.373588                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 88134.373588                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 88134.373588                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 88134.373588                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.writebacks::.writebacks          260                       # number of writebacks
system.mem_ctrls1.llc.writebacks::total           260                       # number of writebacks
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       194894                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       194894                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       194894                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       194894                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1  13185009617                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total  13185009617                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1  13185009617                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total  13185009617                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.263437                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.263437                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.263437                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.263437                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 67652.208980                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 67652.208980                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 67652.208980                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 67652.208980                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements               6305                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       488316                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       488316                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       194894                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       194894                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  17176860606                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  17176860606                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       683210                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       683210                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.285262                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.285262                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 88134.373588                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 88134.373588                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       194894                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       194894                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1  13185009617                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total  13185009617                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.285262                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.285262                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 67652.208980                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 67652.208980                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        56602                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        56602                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        56602                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        56602                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     129328.574921                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs            8605                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs          6305                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs          1.364790                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  109871971931500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 129328.574921                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.493349                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.493349                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       188589                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       188416                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.719410                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      12031886                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       739812                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           308883540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           164167905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          692451480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            741240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     64883480760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    196671052320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      314382498525                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       480.373255                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 510573305750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 122027799751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           316837500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           168399330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          698770380                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            495900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    51661721280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     66423969600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    195374595360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      314644789350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       480.774032                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 507180926501                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  21853520000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 125420179000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 2178                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2178                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6585                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6585                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         4952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         8230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         3230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   17526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         2698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1900                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy              7808000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 110526426488001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1689473                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1628944                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              915000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             3004770                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1267000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             6214000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             3090000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              626797                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1472000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1648452                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
