#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 21 23:33:47 2023
# Process ID: 27860
# Current directory: E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17896 E:\WorkStation\Digital IC\src\final\hdl\carry_lookahead_adder_8bit\carry_lookahead_adder_8bit.xpr
# Log file: E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/vivado.log
# Journal file: E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/carry_lookahead_adder_8bit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/carry_lookahead_adder_8bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/carry_lookahead_adder_8bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/carry_lookahead_adder_8bit.sim/sim_1/behav/xsim'
"xelab -wto 34987c5a633e4c2590dda9130610d7cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34987c5a633e4c2590dda9130610d7cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 980.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/carry_lookahead_adder_8bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A=  0, B=  0, Cin=1, S=  0, Cout=0
Simulation finished Successfully.
A=  1, B=  0, Cin=0, S=  2, Cout=0
Simulation finished Successfully.
A=  1, B=  0, Cin=1, S=  1, Cout=0
Simulation finished Successfully.
A=  2, B=  0, Cin=0, S=  3, Cout=0
Simulation finished Successfully.
A=  2, B=  0, Cin=1, S=  2, Cout=0
Simulation finished Successfully.
A=  3, B=  0, Cin=0, S=  4, Cout=0
Simulation finished Successfully.
A=  3, B=  0, Cin=1, S=  3, Cout=0
Simulation finished Successfully.
A=  4, B=  0, Cin=0, S=  5, Cout=0
Simulation finished Successfully.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 993.211 ; gain = 28.211
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 23:56:55 2023...
