

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc18'
================================================================
* Date:           Fri Dec  9 11:05:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.262 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       16|  2015799|  80.000 ns|  10.079 ms|   16|  2015799|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+------+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max    | min |  max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+------+----------+
        |dataflow_in_loop_VITIS_LOOP_332_1_U0  |dataflow_in_loop_VITIS_LOOP_332_1  |       34|     3555|  0.170 us|  17.775 us|   21|  1967|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+------+----------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_332_1  |       15|  2015798|  37 ~ 3558|          -|          -|  0 ~ 1024|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     336|      78|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       32|     1|    2512|    3480|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      48|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|     1|    2896|    3576|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_VITIS_LOOP_332_1_U0  |dataflow_in_loop_VITIS_LOOP_332_1  |       32|   1|  2512|  3480|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                 |                                   |       32|   1|  2512|  3480|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  112|  26|          24|           1|
    |loop_dataflow_output_count  |         +|   0|  112|  26|          24|           1|
    |bound_minus_1               |         -|   0|  112|  26|          24|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  336|  78|          72|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   24|         48|
    |loop_dataflow_output_count  |   9|          2|   24|         48|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   48|         96|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  24|   0|   24|          0|
    |loop_dataflow_output_count  |  24|   0|   24|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  48|   0|   48|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|mul_i                      |   in|   24|     ap_none|                        mul_i|        scalar|
|out_st_dout                |   in|   64|     ap_fifo|                       out_st|       pointer|
|out_st_empty_n             |   in|    1|     ap_fifo|                       out_st|       pointer|
|out_st_read                |  out|    1|     ap_fifo|                       out_st|       pointer|
|ctrl1_reg_ls               |   in|    8|     ap_none|                 ctrl1_reg_ls|        scalar|
|ctrl1_reg_ls_ap_vld        |   in|    1|     ap_none|                 ctrl1_reg_ls|        scalar|
|ctrl2_reg_pn               |   in|    8|     ap_none|                 ctrl2_reg_pn|        scalar|
|ctrl2_reg_pn_ap_vld        |   in|    1|     ap_none|                 ctrl2_reg_pn|        scalar|
|actp_reg_pool_size         |   in|    8|     ap_none|           actp_reg_pool_size|        scalar|
|actp_reg_pool_size_ap_vld  |   in|    1|     ap_none|           actp_reg_pool_size|        scalar|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WDATA           |  out|  128|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|   16|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RDATA           |   in|  128|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                         gmem|       pointer|
|out1                       |   in|   64|     ap_none|                         out1|        scalar|
|out1_ap_vld                |   in|    1|     ap_none|                         out1|        scalar|
|out2                       |   in|   64|     ap_none|                         out2|        scalar|
|out2_ap_vld                |   in|    1|     ap_none|                         out2|        scalar|
|layer2_reg_ifs             |   in|   16|     ap_none|               layer2_reg_ifs|        scalar|
|layer2_reg_ifs_ap_vld      |   in|    1|     ap_none|               layer2_reg_ifs|        scalar|
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc18|  return value|
+---------------------------+-----+-----+------------+-----------------------------+--------------+

