Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 21 02:10:40 2024
| Host         : LAPTOP-ITU9JLQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     68          
LUTAR-1    Warning           LUT drives async reset alert    12          
TIMING-20  Warning           Non-clocked latch               13          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (185)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (185)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PISOACT[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PISOACT[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PISOACT[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PISOACT[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr0/sreg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr0/sreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr0/sreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr1/sreg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr1/sreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr1/sreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr2/sreg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr2/sreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr2/sreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr3/sreg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr3/sreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr3/sreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/CE_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/Inst_Temporizador/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  188          inf        0.000                      0                  188           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_fmsElevator/pisoobjetivo_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_Floor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.067ns  (logic 4.254ns (42.259%)  route 5.813ns (57.741%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE                         0.000     0.000 r  Inst_fmsElevator/pisoobjetivo_reg[1]_P/C
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_fmsElevator/pisoobjetivo_reg[1]_P/Q
                         net (fo=1, routed)           0.950     1.406    Inst_fmsElevator/pisoobjetivo_reg[1]_P_n_0
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.530 r  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          2.422     3.952    Inst_fmsElevator/Pisoobjsal[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     4.076 r  Inst_fmsElevator/BCD_Floor_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     6.517    BCD_Floor_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.067 r  BCD_Floor_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.067    BCD_Floor[3]
    K13                                                               r  BCD_Floor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/pisoobjetivo_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_Floor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 4.197ns (44.631%)  route 5.207ns (55.369%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE                         0.000     0.000 r  Inst_fmsElevator/pisoobjetivo_reg[1]_P/C
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_fmsElevator/pisoobjetivo_reg[1]_P/Q
                         net (fo=1, routed)           0.950     1.406    Inst_fmsElevator/pisoobjetivo_reg[1]_P_n_0
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.530 r  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          2.388     3.918    Inst_fmsElevator/Pisoobjsal[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     4.042 r  Inst_fmsElevator/BCD_Floor_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     5.911    BCD_Floor_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.404 r  BCD_Floor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.404    BCD_Floor[4]
    K16                                                               r  BCD_Floor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            BCD_Floor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.640ns (51.839%)  route 4.311ns (48.161%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          LDCE                         0.000     0.000 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
    SLICE_X6Y73          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/Q
                         net (fo=2, routed)           0.790     1.415    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_n_0
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.152     1.567 r  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_4/O
                         net (fo=14, routed)          1.853     3.421    Inst_fmsElevator/Pisoobjsal[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.326     3.747 r  Inst_fmsElevator/BCD_Floor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.414    BCD_Floor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.951 r  BCD_Floor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.951    BCD_Floor[0]
    L18                                                               r  BCD_Floor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            BCD_Floor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.680ns (53.106%)  route 4.133ns (46.894%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          LDCE                         0.000     0.000 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
    SLICE_X6Y73          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/Q
                         net (fo=2, routed)           0.790     1.415    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_n_0
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.152     1.567 f  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_4/O
                         net (fo=14, routed)          1.018     2.585    Inst_fmsElevator/Pisoobjsal[2]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.326     2.911 r  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.324     5.236    BCD_Floor_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.813 r  BCD_Floor_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.813    BCD_Floor[6]
    T10                                                               r  BCD_Floor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            BCD_Floor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 4.664ns (54.545%)  route 3.887ns (45.455%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          LDCE                         0.000     0.000 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
    SLICE_X6Y73          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/Q
                         net (fo=2, routed)           0.790     1.415    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_n_0
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.152     1.567 r  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_4/O
                         net (fo=14, routed)          1.020     2.587    Inst_fmsElevator/Pisoobjsal[2]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.326     2.913 r  Inst_fmsElevator/BCD_Floor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.076     4.990    BCD_Floor_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.550 r  BCD_Floor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.550    BCD_Floor[1]
    T11                                                               r  BCD_Floor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            BCD_Floor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.637ns (57.939%)  route 3.366ns (42.061%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          LDCE                         0.000     0.000 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/G
    SLICE_X6Y73          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/Q
                         net (fo=2, routed)           0.790     1.415    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_n_0
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.152     1.567 r  Inst_fmsElevator/BCD_Floor_OBUF[6]_inst_i_4/O
                         net (fo=14, routed)          1.047     2.614    Inst_fmsElevator/Pisoobjsal[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I2_O)        0.326     2.940 r  Inst_fmsElevator/BCD_Floor_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     4.469    BCD_Floor_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.002 r  BCD_Floor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.002    BCD_Floor[2]
    P15                                                               r  BCD_Floor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PISOACT[2]
                            (input port)
  Destination:            LED_Piso[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 5.038ns (65.048%)  route 2.707ns (34.952%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  PISOACT[2] (IN)
                         net (fo=0)                   0.000     0.000    PISOACT[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  PISOACT_IBUF[2]_inst/O
                         net (fo=9, routed)           2.707     4.192    LED_Piso_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.745 r  LED_Piso_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.745    LED_Piso[2]
    J13                                                               r  LED_Piso[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PISOACT[3]
                            (input port)
  Destination:            LED_Piso[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 5.028ns (66.550%)  route 2.527ns (33.450%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  PISOACT[3] (IN)
                         net (fo=0)                   0.000     0.000    PISOACT[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  PISOACT_IBUF[3]_inst/O
                         net (fo=9, routed)           2.527     4.004    LED_Piso_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.555 r  LED_Piso_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.555    LED_Piso[3]
    N14                                                               r  LED_Piso[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PISOACT[0]
                            (input port)
  Destination:            LED_Piso[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.998ns (68.194%)  route 2.331ns (31.806%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  PISOACT[0] (IN)
                         net (fo=0)                   0.000     0.000    PISOACT[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PISOACT_IBUF[0]_inst/O
                         net (fo=9, routed)           2.331     3.809    LED_Piso_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.329 r  LED_Piso_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.329    LED_Piso[0]
    H17                                                               r  LED_Piso[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PISOACT[1]
                            (input port)
  Destination:            LED_Piso[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 5.015ns (68.708%)  route 2.284ns (31.292%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  PISOACT[1] (IN)
                         net (fo=0)                   0.000     0.000    PISOACT[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  PISOACT_IBUF[1]_inst/O
                         net (fo=9, routed)           2.284     3.764    LED_Piso_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.299 r  LED_Piso_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.299    LED_Piso[1]
    K15                                                               r  LED_Piso[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_edgedtctr2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.359%)  route 0.119ns (44.641%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_edgedtctr2/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr2/sreg_reg[0]/Q
                         net (fo=2, routed)           0.119     0.267    Inst_edgedtctr2/sreg[0]
    SLICE_X0Y76          FDRE                                         r  Inst_edgedtctr2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr0/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr0/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.160%)  route 0.149ns (53.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  Inst_edgedtctr0/sreg_reg[1]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_edgedtctr0/sreg_reg[1]/Q
                         net (fo=9, routed)           0.149     0.277    Inst_edgedtctr0/sreg[1]
    SLICE_X4Y75          FDRE                                         r  Inst_edgedtctr0/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr3/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.494%)  route 0.134ns (47.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_edgedtctr3/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr3/sreg_reg[0]/Q
                         net (fo=2, routed)           0.134     0.282    Inst_edgedtctr3/sreg[0]
    SLICE_X4Y77          FDRE                                         r  Inst_edgedtctr3/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  Inst_synchrnzr1/sreg_reg[0]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.304    Inst_synchrnzr1/sreg_reg_n_0_[0]
    SLICE_X2Y76          SRL16E                                       r  Inst_synchrnzr1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr1/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.148ns (47.447%)  route 0.164ns (52.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_edgedtctr1/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr1/sreg_reg[0]/Q
                         net (fo=2, routed)           0.164     0.312    Inst_edgedtctr1/sreg[0]
    SLICE_X3Y76          FDRE                                         r  Inst_edgedtctr1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr2/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  Inst_edgedtctr2/sreg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_edgedtctr2/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Inst_edgedtctr2/sreg[1]
    SLICE_X0Y76          FDRE                                         r  Inst_edgedtctr2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr3/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  Inst_edgedtctr3/sreg_reg[1]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_edgedtctr3/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Inst_edgedtctr3/sreg[1]
    SLICE_X4Y77          FDRE                                         r  Inst_edgedtctr3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=26, routed)          0.156     0.297    Inst_fmsElevator/current_state[1]
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.045     0.342 r  Inst_fmsElevator/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    Inst_fmsElevator/current_state__0[1]
    SLICE_X3Y75          FDCE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  Inst_synchrnzr3/sreg_reg[0]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.201     0.342    Inst_synchrnzr3/sreg_reg_n_0_[0]
    SLICE_X2Y76          SRL16E                                       r  Inst_synchrnzr3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/resetTempo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_fmsElevator/Inst_Temporizador/count_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.516%)  route 0.181ns (52.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  Inst_fmsElevator/resetTempo_reg/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Inst_fmsElevator/resetTempo_reg/Q
                         net (fo=34, routed)          0.181     0.345    Inst_fmsElevator/Inst_Temporizador/clear
    SLICE_X0Y74          FDCE                                         f  Inst_fmsElevator/Inst_Temporizador/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------





