//File packet_data/pci_sim_data created Fri Sep 27 20:15:29 2013
//
//This is a data file intended to be read in by a Verilog simulation.
//
// WRITE:  Address: 0x8 Data: 0x0
00000002 // WRITE
00000008 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x40 Data: 0x0
00000002 // WRITE
00000040 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// DMA: QUEUE: 0x1 LENGTH: 0x5ea
00000003 // DMA
00000001 // Queue (0x1)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x5ea
00000003 // DMA
00000002 // Queue (0x2)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x5ea
00000003 // DMA
00000003 // Queue (0x3)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x5ea
00000003 // DMA
00000004 // Queue (0x4)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5ea
00000003 // DMA
00000001 // Queue (0x1)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x5ea
00000003 // DMA
00000002 // Queue (0x2)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x5ea
00000003 // DMA
00000003 // Queue (0x3)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x5ea
00000003 // DMA
00000004 // Queue (0x4)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5ea
00000003 // DMA
00000001 // Queue (0x1)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x5ea
00000003 // DMA
00000002 // Queue (0x2)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x5ea
00000003 // DMA
00000003 // Queue (0x3)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x5ea
00000003 // DMA
00000004 // Queue (0x4)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5ea
00000003 // DMA
00000001 // Queue (0x1)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x5ea
00000003 // DMA
00000002 // Queue (0x2)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x5ea
00000003 // DMA
00000003 // Queue (0x3)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x5ea
00000003 // DMA
00000004 // Queue (0x4)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5ea
00000003 // DMA
00000001 // Queue (0x1)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x5ea
00000003 // DMA
00000002 // Queue (0x2)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x5ea
00000003 // DMA
00000003 // Queue (0x3)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x5ea
00000003 // DMA
00000004 // Queue (0x4)
000005ea // Length (0x5ea)
00000000 // Mask (0x0)
00000004 // BARRIER
00000005 // Number of expected pkts received via DMA port 1
00000005 // Number of expected pkts received via DMA port 2
00000005 // Number of expected pkts received via DMA port 3
00000005 // Number of expected pkts received via DMA port 4
// READ:  Address: 0x600008 Expected Data: 0x5
00000001 // READ
00600008 // Address (0x600008)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600028 Expected Data: 0x5
00000001 // READ
00600028 // Address (0x600028)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x60001c Expected Data: 0x1d92
00000001 // READ
0060001c // Address (0x60001c)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600030 Expected Data: 0x1d92
00000001 // READ
00600030 // Address (0x600030)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640008 Expected Data: 0x5
00000001 // READ
00640008 // Address (0x640008)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640028 Expected Data: 0x5
00000001 // READ
00640028 // Address (0x640028)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x64001c Expected Data: 0x1d92
00000001 // READ
0064001c // Address (0x64001c)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640030 Expected Data: 0x1d92
00000001 // READ
00640030 // Address (0x640030)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680008 Expected Data: 0x5
00000001 // READ
00680008 // Address (0x680008)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680028 Expected Data: 0x5
00000001 // READ
00680028 // Address (0x680028)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x68001c Expected Data: 0x1d92
00000001 // READ
0068001c // Address (0x68001c)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680030 Expected Data: 0x1d92
00000001 // READ
00680030 // Address (0x680030)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0008 Expected Data: 0x5
00000001 // READ
006c0008 // Address (0x6c0008)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0028 Expected Data: 0x5
00000001 // READ
006c0028 // Address (0x6c0028)
00000005 // Data (0x5)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c001c Expected Data: 0x1d92
00000001 // READ
006c001c // Address (0x6c001c)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0030 Expected Data: 0x1d92
00000001 // READ
006c0030 // Address (0x6c0030)
00001d92 // Data (0x1d92)
FFFFFFFF // Mask (0xFFFFFFFF)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
