Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jun 22 15:32:38 2020
| Host         : steve-HP-Notebook running 64-bit KDE neon User Edition 5.19
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/steve/Desktop/program/github_polimi/RETTLOGBrandoLonga/timing_report.txt
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

i_data[0]
i_data[1]
i_data[2]
i_data[3]
i_data[4]
i_data[5]
i_data[6]
i_data[7]
i_rst
i_start

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

o_address[0]
o_address[10]
o_address[11]
o_address[12]
o_address[13]
o_address[14]
o_address[15]
o_address[1]
o_address[2]
o_address[3]
o_address[4]
o_address[5]
o_address[6]
o_address[7]
o_address[8]
o_address[9]
o_data[0]
o_data[1]
o_data[2]
o_data[3]
o_data[4]
o_data[5]
o_data[6]
o_data[7]
o_done
o_en
o_we

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.350        0.000                      0                  103        0.139        0.000                      0                  103        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.350        0.000                      0                  103        0.139        0.000                      0                  103        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[0]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[10]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[11]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[12]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[13]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[14]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[15]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[1]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[2]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 calc_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            wz_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock fall@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.875ns (30.810%)  route 1.965ns (69.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDRE                                         r  calc_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.880 r  calc_result_reg[6]/Q
                         net (fo=1, unplaced)         0.965     3.845    calc_result[6]
                                                                      r  FSM_onehot_current_state[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  FSM_onehot_current_state[10]_i_2/O
                         net (fo=4, unplaced)         0.473     4.613    FSM_onehot_current_state[10]_i_2_n_0
                                                                      f  wz_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  wz_counter[0]_i_1/O
                         net (fo=16, unplaced)        0.527     5.264    count_add_sig
                         FDCE                                         r  wz_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[3]/C
                         clock pessimism              0.178     7.818    
                         clock uncertainty           -0.035     7.782    
                         FDCE (Setup_fdce_C_CE)      -0.169     7.613    wz_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[14]/Q
                         net (fo=2, unplaced)         0.136     0.927    FSM_onehot_current_state_reg_n_0_[14]
                                                                      r  FSM_onehot_current_state[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.025 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.025    FSM_onehot_current_state[0]_i_1_n_0
                         FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.209     0.795    
                         FDPE (Hold_fdpe_C_D)         0.091     0.886    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_current_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[14]/Q
                         net (fo=2, unplaced)         0.136     0.927    FSM_onehot_current_state_reg_n_0_[14]
                                                                      r  FSM_onehot_current_state[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.025 r  FSM_onehot_current_state[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.025    FSM_onehot_current_state[14]_i_1_n_0
                         FDCE                                         r  FSM_onehot_current_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.091     0.886    FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_current_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[13]/Q
                         net (fo=3, unplaced)         0.139     0.930    FSM_onehot_current_state_reg_n_0_[13]
                                                                      r  FSM_onehot_current_state[13]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.028 r  FSM_onehot_current_state[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.028    FSM_onehot_current_state[13]_i_1_n_0
                         FDCE                                         r  FSM_onehot_current_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.091     0.886    FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  FSM_onehot_current_state[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.037 r  FSM_onehot_current_state[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    FSM_onehot_current_state[11]_i_1_n_0
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.091     0.886    FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            encoded_res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  encoded_res[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.037 r  encoded_res[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    encoded_res[0]_i_1_n_0
                         FDRE                                         r  encoded_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDRE                                         r  encoded_res_reg[0]/C
                         clock pessimism             -0.209     0.795    
                         FDRE (Hold_fdre_C_D)         0.091     0.886    encoded_res_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            encoded_res_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  encoded_res[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.037 r  encoded_res[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    encoded_res[1]_i_1_n_0
                         FDRE                                         r  encoded_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDRE                                         r  encoded_res_reg[1]/C
                         clock pessimism             -0.209     0.795    
                         FDRE (Hold_fdre_C_D)         0.091     0.886    encoded_res_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            encoded_res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  encoded_res[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.037 r  encoded_res[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    encoded_res[2]_i_1_n_0
                         FDRE                                         r  encoded_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDRE                                         r  encoded_res_reg[2]/C
                         clock pessimism             -0.209     0.795    
                         FDRE (Hold_fdre_C_D)         0.091     0.886    encoded_res_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            encoded_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  encoded_res[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.037 r  encoded_res[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    encoded_res[3]_i_1_n_0
                         FDRE                                         r  encoded_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDRE                                         r  encoded_res_reg[3]/C
                         clock pessimism             -0.209     0.795    
                         FDRE (Hold_fdre_C_D)         0.091     0.886    encoded_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            encoded_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  encoded_res[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.037 r  encoded_res[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    encoded_res[4]_i_1_n_0
                         FDRE                                         r  encoded_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDRE                                         r  encoded_res_reg[4]/C
                         clock pessimism             -0.209     0.795    
                         FDRE (Hold_fdre_C_D)         0.091     0.886    encoded_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            encoded_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[10]/Q
                         net (fo=9, unplaced)         0.148     0.939    FSM_onehot_current_state_reg_n_0_[10]
                                                                      r  encoded_res[5]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.037 r  encoded_res[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    encoded_res[5]_i_1_n_0
                         FDRE                                         r  encoded_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDRE                                         r  encoded_res_reg[5]/C
                         clock pessimism             -0.209     0.795    
                         FDRE (Hold_fdre_C_D)         0.091     0.886    encoded_res_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845               i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                wz_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wz_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.021ns  (logic 3.398ns (67.664%)  route 1.624ns (32.336%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[0]/Q
                         net (fo=3, unplaced)         0.824     9.452    wz_counter_reg[0]
                                                                      r  o_address_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     9.747 r  o_address_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.546    o_address_OBUF[0]
                                                                      r  o_address_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.153 r  o_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.153    o_address[0]
                                                                      r  o_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[10]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[10]
                                                                      r  o_address_OBUF[10]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[10]
                                                                      r  o_address_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[10]
                                                                      r  o_address[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[11]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[11]
                                                                      r  o_address_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[11]
                                                                      r  o_address_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[11]
                                                                      r  o_address[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[12]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[12]
                                                                      r  o_address_OBUF[12]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[12]
                                                                      r  o_address_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[12]
                                                                      r  o_address[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[13]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[13]
                                                                      r  o_address_OBUF[13]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[13]
                                                                      r  o_address_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[13]
                                                                      r  o_address[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[14]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[14]
                                                                      r  o_address_OBUF[14]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[14]
                                                                      r  o_address_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[14]
                                                                      r  o_address[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[15]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[15]
                                                                      r  o_address_OBUF[15]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[15]
                                                                      r  o_address_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[15]
                                                                      r  o_address[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[1]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[1]
                                                                      r  o_address_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[1]
                                                                      r  o_address_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[1]
                                                                      r  o_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[2]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[2]
                                                                      r  o_address_OBUF[2]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[2]
                                                                      r  o_address_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[2]
                                                                      r  o_address[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wz_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.398ns (68.552%)  route 1.559ns (31.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     5.944 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.744    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     6.840 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.584     7.424    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.548 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.584     8.132    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     8.628 r  wz_counter_reg[4]/Q
                         net (fo=3, unplaced)         0.759     9.387    wz_counter_reg[4]
                                                                      r  o_address_OBUF[4]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.682 r  o_address_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.481    o_address_OBUF[4]
                                                                      r  o_address_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607    13.088 r  o_address_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.088    o_address[4]
                                                                      r  o_address[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.319ns (79.643%)  route 0.337ns (20.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.128    FSM_onehot_current_state_reg_n_0_[13]
                                                                      r  o_done_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.178     2.306 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.306    o_done
                                                                      r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[12]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[12]
                                                                      r  o_address_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.042 r  o_address_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_address_OBUF[0]
                                                                      r  o_address_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.503    o_address[0]
                                                                      r  o_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[0]
                                                                      r  o_data_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[0]
                                                                      r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[1]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[1]
                                                                      r  o_data_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[1]
                                                                      r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[2]
                                                                      r  o_data_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[2]
                                                                      r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[3]
                                                                      r  o_data_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[3]
                                                                      r  o_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[4]
                                                                      r  o_data_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[4]
                                                                      r  o_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[5]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[5]
                                                                      r  o_data_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[5]
                                                                      r  o_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[6]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[6]
                                                                      r  o_data_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[6]
                                                                      r  o_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.566%)  route 0.490ns (26.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_current_state_reg[11]/Q
                         net (fo=14, unplaced)        0.153     0.944    FSM_onehot_current_state_reg_n_0_[11]
                                                                      r  o_data_OBUF[7]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.042 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.379    o_data_OBUF[7]
                                                                      r  o_data_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.503 r  o_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.503    o_data[7]
                                                                      r  o_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[0]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[10]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[11]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[12]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[13]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[14]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[15]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[1]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[2]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            wz_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clock'  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.068ns (39.588%)  route 1.630ns (60.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 7.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
                                                                      r  i_start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_start_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.744    i_start_IBUF
                                                                      r  wz_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.868 f  wz_counter[0]_i_4/O
                         net (fo=16, unplaced)        0.830     2.698    wz_counter[0]_i_4_n_0
                         FDCE                                         f  wz_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      5.000     5.000 f  
                                                      0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                                                                      f  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     5.811 f  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.570    i_clk_IBUF
                                                                      f  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.661 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.439     7.100    i_clk_IBUF_BUFG
                                                                      f  wz_counter_reg[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.100     7.200 r  wz_counter_reg[0]_i_3/O
                         net (fo=16, unplaced)        0.439     7.639    wz_counter_reg[0]_i_3_n_0
                         FDCE                                         r  wz_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[10]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[11]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[12]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[12]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[13]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[13]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[14]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=16, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=48, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_current_state_reg[4]/C





