design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/hosni/caravel_openframe_project/openlane/picosoc,picosoc,23_08_29_13_31,flow completed,1h13m48s0ms,0h34m45s0ms,21794.23076923077,4.16,10897.115384615385,7.87,-1,8022.28,20593,0,0,0,0,0,0,2787658,32,32,0,-1,-1,2742045,385602,-78.36,-1,-1,-1,0.0,-47628.37,-1,-1,-1,0.0,1437780788.0,0.0,20.82,15.89,7.19,3.76,2.13,20182,39114,2938,21261,0,0,0,22615,903,8,680,784,3937,1245,276,5352,4735,4774,22,214418,49455,36557,77674,45332,423436,4084217.088,-1,-1,-1,0.0267,0.0221,4.29e-07,-1,-1,-1,4.86,25.0,40.0,25,1,50,40,40,0.19,1,16,0.28,1,sky130_fd_sc_hd,DELAY 0
