Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 09:41:38 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.96e-02    0.159 1.66e+07    0.245 100.0
  U0_CLK_GATE (CLK_GATE)               3.13e-02 2.09e-03 2.18e+04 3.34e-02  13.6
  U0_ALU (ALU_16_bit)                  1.90e-03 1.25e-02 6.31e+06 2.07e-02   8.4
    mult_56 (ALU_16_bit_DW02_mult_0)      0.000    0.000 1.64e+06 1.64e-03   0.7
    add_48 (ALU_16_bit_DW01_add_0)        0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_52 (ALU_16_bit_DW01_sub_0)        0.000    0.000 2.38e+05 2.38e-04   0.1
    div_60 (ALU_16_bit_DW_div_uns_0)      0.000    0.000 3.04e+06 3.04e-03   1.2
  U0_RegFile (Register_File_8_x_16)    7.34e-03 6.18e-02 2.43e+06 7.16e-02  29.2
  U0_SYS_CTRL (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                       1.38e-03 9.99e-03 6.30e+05 1.20e-02   4.9
  U0_UART (UART)                       7.78e-03 3.24e-03 2.64e+06 1.37e-02   5.6
    u_rx (UART_RX)                     6.11e-03 3.02e-03 1.92e+06 1.11e-02   4.5
      u_strt_check (strt_check)           0.000 5.71e-05 1.09e+04 6.81e-05   0.0
      u_stop_check (stop_check)        9.84e-05 1.30e-04 2.69e+04 2.55e-04   0.1
      u_parity_check (parity_check)    2.48e-05 1.21e-04 1.22e+05 2.67e-04   0.1
      u_deserializer (deserializer)    8.79e-04 9.81e-04 3.74e+05 2.23e-03   0.9
      u_data_sampling (data_sampling)  7.27e-04 3.17e-04 5.40e+05 1.58e-03   0.6
      u_edge_bit_counter (edge_bit_counter)
                                       2.87e-03 9.12e-04 4.17e+05 4.20e-03   1.7
      u_RX_FSM (RX_FSM)                1.08e-03 4.85e-04 4.22e+05 1.99e-03   0.8
    u_tx (UART_TX)                     1.48e-03 2.05e-04 7.11e+05 2.40e-03   1.0
      u_TX_FSM (TX_FSM)                   0.000 1.87e-05 1.19e+05 1.38e-04   0.1
      u_serializer (serializer)        5.93e-04 8.32e-05 2.83e+05 9.60e-04   0.4
      u_parity_calc (parity_calc)      4.98e-04 7.32e-05 2.72e+05 8.43e-04   0.3
      u_mux (mux)                      5.81e-06 7.59e-06 3.00e+04 4.34e-05   0.0
  U1_ClkDiv (CLK_DIV_1)                5.90e-03 7.74e-04 8.83e+05 7.55e-03   3.1
    add_56 (CLK_DIV_1_DW01_inc_0)         0.000    0.000 9.76e+04 9.76e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 8.35e+04 8.35e-05   0.0
  U0_ClkDiv (CLK_DIV_0)                1.15e-03 7.21e-04 8.91e+05 2.77e-03   1.1
    add_56 (CLK_DIV_0_DW01_inc_0)      3.91e-05 7.56e-06 9.74e+04 1.44e-04   0.1
  U0_PULSE_GEN (PULSE_GEN)                0.000 1.05e-05 2.19e+04 3.25e-05   0.0
  U0_UART_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                       9.69e-03 5.64e-02 2.42e+06 6.85e-02  28.0
    u_FIFO_RD (FIFO_RD_WIDTH3)         4.40e-04 6.09e-05 2.80e+05 7.81e-04   0.3
    u_FIFO_WR (FIFO_WR_WIDTH3)         3.90e-04 3.56e-03 2.27e+05 4.18e-03   1.7
    u_rd_DF_SYNC (FIFO_DF_SYNC_WIDTH3_1)
                                       8.95e-04 5.83e-03 9.08e+04 6.82e-03   2.8
    u_wr_DF_SYNC (FIFO_DF_SYNC_WIDTH3_0)
                                       4.44e-04 6.19e-05 7.70e+04 5.83e-04   0.2
    u_FIFO_MEM_CNTRL (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                       6.91e-03 4.68e-02 1.73e+06 5.55e-02  22.6
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                       1.30e-03 8.74e-03 1.96e+05 1.02e-02   4.2
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.83e-04 2.26e-03 2.53e+04 2.47e-03   1.0
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 9.12e-05 2.46e-04 2.40e+04 3.61e-04   0.1
1
