//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\MetaWise\Documents\020220\debug_module\FPGA_debugModule\debug_module_spyglass_signoff_fpga\impl\gwsynthesis\debug_module_spyglass_signoff_fpga.vg
<Physical Constraints File>: D:\MetaWise\Documents\020220\debug_module\FPGA_debugModule\debug_module_spyglass_signoff_fpga\src\debug_module_spyglass_signoff_fpga.cst
<Timing Constraints File>: D:\MetaWise\Documents\020220\debug_module\FPGA_debugModule\debug_module_spyglass_signoff_fpga\src\debug_module_spyglass_signoff_fpga.sdc
<Version>: V1.9.9 Beta-4 Education
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9
<Device Version>: C
<Created Time>: Sun Mar 17 14:16:00 2024


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Fast 1.26V -40C I6
<Hold Delay Model>:Fast 1.26V -40C I6
<Numbers of Paths Analyzed>:7328
<Numbers of Endpoints Analyzed>:5115
<Numbers of Falling Endpoints>:515
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:91

2.2 Clock Summary
         Clock Name          Type   Period    Frequency    Rise     Fall    Source   Master         Objects        
 ========================== ====== ========= ============ ======= ======== ======== ======== ===================== 
  sysclk                     Base   10.000    100.000MHz   0.000   5.000                      clk                  
  jtag_clk                   Base   100.000   10.000MHz    0.000   50.000                     jtag_tck             
  gowin_add_ibuf_net_rst_n   Base   20.000    50.000MHz    0.000   10.000                     gowin_ibuf_rst_n/O   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level       Entity       
 ===== ============ ============== ============== ======= ================= 
  1     sysclk       100.000(MHz)   112.041(MHz)   6       TOP              
  2     sysclk       100.000(MHz)   112.041(MHz)   6       u_debug_module   
  3     jtag_clk     10.000(MHz)    119.492(MHz)   5       TOP              
  4     jtag_clk     10.000(MHz)    119.492(MHz)   5       u_debug_module   
No timing paths to get frequency of gowin_add_ibuf_net_rst_n!

2.4 Total Negative Slack Summary
         Clock Name          Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================== =============== =============== ===================== 
  sysclk                     setup           0.000           0                    
  sysclk                     hold            0.000           0                    
  jtag_clk                   setup           0.000           0                    
  jtag_clk                   hold            0.000           0                    
  gowin_add_ibuf_net_rst_n   setup           0.000           0                    
  gowin_add_ibuf_net_rst_n   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 400 -max_common_paths 1
  Path Number   Path Slack                     From Node                                        To Node                       From Clock             To Clock             Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ================================================ ============ ============================== ========== ============ ============ 
  1             1.075        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        8.629       
  2             1.297        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        8.406       
  3             1.638        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        8.066       
  4             1.641        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        8.063       
  5             1.708        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.995       
  6             1.769        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.934       
  7             1.812        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.892       
  8             1.818        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        7.886       
  9             1.850        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.854       
  10            1.901        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.802       
  11            1.902        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.801       
  12            1.902        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.801       
  13            2.044        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        7.660       
  14            2.050        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.654       
  15            2.063        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.641       
  16            2.076        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.628       
  17            2.135        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.569       
  18            2.157        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.547       
  19            2.261        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.442       
  20            2.273        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.431       
  21            2.372        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.332       
  22            2.385        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.319       
  23            2.385        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.319       
  24            2.388        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.316       
  25            2.403        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        7.300       
  26            2.406        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.298       
  27            2.458        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_7_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.598       
  28            2.458        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_8_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.598       
  29            2.484        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        7.219       
  30            2.501        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.203       
  31            2.582        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        7.121       
  32            2.595        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        7.109       
  33            2.596        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        7.108       
  34            2.619        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_3_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.437       
  35            2.619        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_4_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.437       
  36            2.715        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.988       
  37            2.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_4_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.318       
  38            2.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_6_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.318       
  39            2.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_8_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.318       
  40            2.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_10_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.318       
  41            2.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_11_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.318       
  42            2.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_13_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.318       
  43            2.797        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_20_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.259       
  44            2.797        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_21_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.259       
  45            2.797        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_26_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.259       
  46            2.797        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_27_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.259       
  47            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_22_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  48            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_23_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  49            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_24_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  50            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_25_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  51            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_28_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  52            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_29_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  53            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_30_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  54            2.798        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_31_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.258       
  55            2.798        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.905       
  56            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_0_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  57            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_7_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  58            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_9_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  59            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_12_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  60            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_1_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  61            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_2_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  62            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_3_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  63            2.810        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_5_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.246       
  64            2.820        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_9_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.883       
  65            2.822        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_14_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.234       
  66            2.822        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_15_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.234       
  67            2.822        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_16_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.234       
  68            2.822        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_17_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.234       
  69            2.829        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_18_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.227       
  70            2.829        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf8_19_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.227       
  71            2.876        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_13_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.828       
  72            2.876        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_19_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.828       
  73            2.876        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_23_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.828       
  74            2.876        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_24_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.828       
  75            2.876        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_14_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.827       
  76            2.884        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_10_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.172       
  77            2.916        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_7_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.788       
  78            2.933        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_11_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.123       
  79            2.933        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_10_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.123       
  80            2.949        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_23_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.107       
  81            2.949        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_24_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.107       
  82            2.954        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_14_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.102       
  83            2.964        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.740       
  84            3.045        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_6_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.011       
  85            3.047        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_30_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.657       
  86            3.054        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_17_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        6.002       
  87            3.119        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_18_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.937       
  88            3.119        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_20_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.937       
  89            3.119        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_21_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.937       
  90            3.119        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_22_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.937       
  91            3.119        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_27_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.937       
  92            3.119        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_28_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.937       
  93            3.137        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_29_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.919       
  94            3.137        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_30_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.919       
  95            3.138        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_0_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.918       
  96            3.138        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_1_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.918       
  97            3.138        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_2_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.918       
  98            3.138        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_31_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.918       
  99            3.149        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_25_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.554       
  100           3.150        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_25_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.906       
  101           3.151        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf1_8_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.905       
  102           3.152        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_3_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.904       
  103           3.152        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_4_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.904       
  104           3.153        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_9_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.903       
  105           3.153        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_12_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.903       
  106           3.153        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_14_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.903       
  107           3.153        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_19_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.903       
  108           3.166        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_4_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.537       
  109           3.166        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_6_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.537       
  110           3.166        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_8_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.537       
  111           3.166        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_10_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.537       
  112           3.199        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_5_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.857       
  113           3.199        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_13_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.857       
  114           3.208        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_26_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.496       
  115           3.208        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_31_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.496       
  116           3.222        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_31_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.834       
  117           3.225        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_5_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.831       
  118           3.226        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.477       
  119           3.226        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.477       
  120           3.262        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_1_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.442       
  121           3.276        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_5_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.428       
  122           3.280        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.424       
  123           3.281        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_1_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.422       
  124           3.289        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_6_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.767       
  125           3.289        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_7_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.767       
  126           3.289        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_8_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.767       
  127           3.289        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_23_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.767       
  128           3.289        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_24_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.767       
  129           3.290        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_9_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.766       
  130           3.295        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_10_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.761       
  131           3.295        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_13_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.761       
  132           3.296        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_11_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.760       
  133           3.302        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_26_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.754       
  134           3.309        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_3_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  135           3.309        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_4_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  136           3.310        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_7_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  137           3.310        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_8_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  138           3.310        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_9_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  139           3.310        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_12_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  140           3.310        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_5_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  141           3.310        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_13_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.746       
  142           3.311        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_25_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.745       
  143           3.313        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_7_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.743       
  144           3.313        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_9_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.743       
  145           3.314        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_15_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.742       
  146           3.314        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_19_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.742       
  147           3.316        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_8_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.740       
  148           3.316        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_11_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.740       
  149           3.316        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_12_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.740       
  150           3.317        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_22_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.739       
  151           3.319        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_21_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.737       
  152           3.321        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_11_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.382       
  153           3.328        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_6_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.728       
  154           3.328        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_23_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.728       
  155           3.329        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_24_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.727       
  156           3.334        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_5_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.722       
  157           3.334        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_10_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.722       
  158           3.334        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_13_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.722       
  159           3.334        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_14_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.722       
  160           3.334        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_19_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.722       
  161           3.335        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_11_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.721       
  162           3.349        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1/D   sysclk:[R]   sysclk:[R]                     10.000     0.000        6.354       
  163           3.354        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_5_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.702       
  164           3.354        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_11_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.702       
  165           3.354        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_25_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.702       
  166           3.354        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_26_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.702       
  167           3.357        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_29_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.699       
  168           3.360        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_28_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.696       
  169           3.368        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_15_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.336       
  170           3.368        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_16_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.336       
  171           3.368        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_18_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.336       
  172           3.369        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf2_3_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.687       
  173           3.369        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf2_4_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.687       
  174           3.380        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_22_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.323       
  175           3.380        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_27_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.323       
  176           3.394        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_4_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.662       
  177           3.394        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_7_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.662       
  178           3.394        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_26_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.661       
  179           3.394        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_27_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.661       
  180           3.394        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_28_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.661       
  181           3.394        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_29_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.661       
  182           3.395        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_8_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.661       
  183           3.395        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_13_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.661       
  184           3.398        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_7_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.306       
  185           3.402        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_4_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.654       
  186           3.402        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_7_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.654       
  187           3.402        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_16_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.654       
  188           3.402        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_17_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.654       
  189           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_8_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  190           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_9_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  191           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_12_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  192           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_14_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  193           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_18_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  194           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_20_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  195           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_21_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  196           3.403        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_22_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.653       
  197           3.412        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_0_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.644       
  198           3.413        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_1_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.643       
  199           3.413        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_2_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.643       
  200           3.414        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf1_11_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.642       
  201           3.421        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_23_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.635       
  202           3.421        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_24_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.635       
  203           3.426        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_26_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.629       
  204           3.427        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_27_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.629       
  205           3.427        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_28_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.629       
  206           3.433        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_6_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.623       
  207           3.433        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_13_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.623       
  208           3.433        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_19_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.623       
  209           3.433        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_30_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.623       
  210           3.433        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_31_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.623       
  211           3.434        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_3_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.622       
  212           3.451        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_23_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.252       
  213           3.463        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_17_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.240       
  214           3.463        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_20_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.240       
  215           3.463        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_21_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.240       
  216           3.466        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf1_27_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.590       
  217           3.467        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf1_28_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.589       
  218           3.472        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_14_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.584       
  219           3.472        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_21_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.584       
  220           3.472        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_22_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.584       
  221           3.473        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_24_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.583       
  222           3.476        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_28_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.228       
  223           3.476        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_29_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.228       
  224           3.477        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_6_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.579       
  225           3.511        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_8_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.545       
  226           3.511        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_11_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.545       
  227           3.511        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1/D    sysclk:[R]   sysclk:[R]                     10.000     0.000        6.192       
  228           3.511        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_4_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.545       
  229           3.511        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_13_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.545       
  230           3.519        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_5_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  231           3.519        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_6_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  232           3.519        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_20_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  233           3.519        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_21_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  234           3.519        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_26_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  235           3.519        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_27_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  236           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_4_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  237           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_8_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  238           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_10_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  239           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_11_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  240           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_22_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  241           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_23_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  242           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_24_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  243           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_25_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  244           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_28_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  245           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_29_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  246           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_30_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  247           3.520        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_31_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.536       
  248           3.522        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_6_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.534       
  249           3.522        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_10_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.534       
  250           3.532        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_7_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.524       
  251           3.532        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_9_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.524       
  252           3.533        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_1_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.523       
  253           3.533        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_12_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.523       
  254           3.533        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_0_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.171       
  255           3.533        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_2_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.171       
  256           3.533        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_3_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.171       
  257           3.538        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_16_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.518       
  258           3.538        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_17_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.518       
  259           3.539        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_18_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.517       
  260           3.544        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_14_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.512       
  261           3.544        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_15_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.512       
  262           3.548        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_3_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.155       
  263           3.550        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_19_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.505       
  264           3.552        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_3_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.503       
  265           3.552        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_4_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.503       
  266           3.552        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_25_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.503       
  267           3.555        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_30_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.501       
  268           3.555        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_31_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.501       
  269           3.559        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_12_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.497       
  270           3.559        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_19_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.497       
  271           3.565        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_2_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.491       
  272           3.565        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_3_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.491       
  273           3.565        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_13_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.491       
  274           3.566        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_9_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.490       
  275           3.567        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_16_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.489       
  276           3.567        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_17_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.489       
  277           3.567        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_18_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.489       
  278           3.568        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_0_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.136       
  279           3.570        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf14_0_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.486       
  280           3.571        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_23_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.485       
  281           3.582        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_30_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.474       
  282           3.588        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_22_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.115       
  283           3.609        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf4_30_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.447       
  284           3.610        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_18_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.093       
  285           3.610        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_19_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.093       
  286           3.611        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_14_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.093       
  287           3.611        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_15_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.093       
  288           3.617        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_20_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.087       
  289           3.617        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_21_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.087       
  290           3.617        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_23_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.087       
  291           3.620        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_25_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.436       
  292           3.620        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_26_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.436       
  293           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_0_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  294           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_1_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  295           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_2_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  296           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_3_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  297           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_addr_23_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  298           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_0_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  299           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_1_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  300           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_2_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  301           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_3_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  302           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_4_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  303           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_5_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  304           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_6_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  305           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_7_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  306           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_8_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  307           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_9_s0/CE           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  308           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_10_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  309           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_11_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  310           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_12_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  311           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_13_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  312           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_14_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  313           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_15_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  314           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_16_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  315           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_17_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  316           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_18_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  317           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_19_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  318           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_20_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  319           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_21_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  320           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_22_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  321           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_23_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  322           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_24_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  323           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_25_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  324           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_26_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  325           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_27_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  326           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_28_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  327           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_29_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  328           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_30_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  329           3.621        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_31_s0/CE          sysclk:[R]   sysclk:[R]                     10.000     0.000        6.347       
  330           3.623        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_2_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.080       
  331           3.623        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_3_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.080       
  332           3.623        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_26_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.080       
  333           3.623        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_27_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.080       
  334           3.623        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_29_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.080       
  335           3.629        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_8_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.074       
  336           3.629        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_11_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.074       
  337           3.639        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_1_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.417       
  338           3.639        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_9_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.417       
  339           3.641        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_12_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        6.062       
  340           3.642        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_1_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        6.062       
  341           3.650        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_10_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.406       
  342           3.650        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_11_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.406       
  343           3.662        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_19_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.394       
  344           3.662        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_20_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.394       
  345           3.668        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_18_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.388       
  346           3.668        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf3_27_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.388       
  347           3.678        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_10_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.378       
  348           3.692        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_15_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.364       
  349           3.692        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_16_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.364       
  350           3.692        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_17_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.364       
  351           3.706        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/abcommand_r_18_s0/D       sysclk:[R]   sysclk:[R]                     10.000     0.000        5.998       
  352           3.706        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_16_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.997       
  353           3.706        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_17_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.997       
  354           3.708        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_0_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.347       
  355           3.708        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_1_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.347       
  356           3.708        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_2_s0/D           sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.347       
  357           3.708        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_15_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.347       
  358           3.708        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf7_16_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.347       
  359           3.710        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_0_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.346       
  360           3.710        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_1_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.346       
  361           3.710        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_2_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.346       
  362           3.710        u_debug_module/u_debug/req_addr_r_1_s0/Q        u_debug_module/u_debug/progbuf11_15_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.346       
  363           3.710        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/abcommand_r_23_s0/D       sysclk:[R]   sysclk:[R]                     10.000     0.000        5.993       
  364           3.710        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/abcommand_r_24_s0/D       sysclk:[R]   sysclk:[R]                     10.000     0.000        5.993       
  365           3.713        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_22_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.991       
  366           3.713        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_24_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.991       
  367           3.719        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_4_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        5.985       
  368           3.719        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_5_s0/D            sysclk:[R]   sysclk:[R]                     10.000     0.000        5.985       
  369           3.719        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_28_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.985       
  370           3.723        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf1_17_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.333       
  371           3.724        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_23_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.332       
  372           3.724        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf6_24_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.332       
  373           3.725        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data0_r_25_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.979       
  374           3.729        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf1_31_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.327       
  375           3.732        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf15_25_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.324       
  376           3.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_17_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.318       
  377           3.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_18_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.318       
  378           3.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_20_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.318       
  379           3.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_21_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.318       
  380           3.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_22_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.318       
  381           3.738        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_27_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.318       
  382           3.742        u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q   u_debug_module/u_spi/resp_data_23_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.961       
  383           3.743        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_21_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.313       
  384           3.743        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_25_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.312       
  385           3.747        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_16_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.309       
  386           3.747        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf5_26_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.309       
  387           3.770        u_debug_module/u_debug/req_addr_r_0_s0/Q        u_debug_module/u_debug/progbuf4_15_s0/D          sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.286       
  388           3.771        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_26_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.285       
  389           3.771        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_27_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.285       
  390           3.771        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_28_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.285       
  391           3.771        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_29_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.285       
  392           3.771        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_31_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.285       
  393           3.776        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_14_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.280       
  394           3.776        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_15_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.280       
  395           3.782        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_18_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.274       
  396           3.782        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/progbuf12_30_s0/D         sysclk:[R]   gowin_add_ibuf_net_rst_n:[F]   10.000     0.618        5.273       
  397           3.786        u_debug_module/u_debug/req_addr_r_4_s0/Q        u_debug_module/u_debug/data1_r_12_s0/D           sysclk:[R]   sysclk:[R]                     10.000     0.000        5.918       
  398           3.814        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/abcommand_r_29_s0/D       sysclk:[R]   sysclk:[R]                     10.000     0.000        5.890       
  399           3.814        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/abcommand_r_30_s0/D       sysclk:[R]   sysclk:[R]                     10.000     0.000        5.890       
  400           3.814        u_debug_module/u_debug/req_addr_r_5_s0/Q        u_debug_module/u_debug/abcommand_r_31_s0/D       sysclk:[R]   sysclk:[R]                     10.000     0.000        5.890       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                       From Node                                           To Node                               From Clock             To Clock    Relation   Clock Skew   Data Delay  
 ============= ============ ==================================================== =============================================== ============================== ============ ========== ============ ============ 
  1             -0.203       u_debug_module/u_debug/allhalted_s4/I0               u_debug_module/u_debug/state_ctrl_2_s3/D        gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  2             -0.203       u_debug_module/u_debug/sbdata_1_s1/I3                u_debug_module/u_debug/sbdata_r_1_s0/D          gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  3             -0.203       u_debug_module/u_debug/sbdata_2_s1/I3                u_debug_module/u_debug/sbdata_r_2_s0/D          gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  4             -0.203       u_debug_module/u_debug/sbdata_6_s1/I3                u_debug_module/u_debug/sbdata_r_6_s0/D          gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  5             -0.203       u_debug_module/u_debug/sbdata_9_s1/I3                u_debug_module/u_debug/sbdata_r_9_s0/D          gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  6             -0.203       u_debug_module/u_debug/sbdata_11_s1/I3               u_debug_module/u_debug/sbdata_r_11_s0/D         gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  7             -0.203       u_debug_module/u_debug/sbdata_12_s1/I3               u_debug_module/u_debug/sbdata_r_12_s0/D         gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  8             -0.203       u_debug_module/u_debug/sbdata_28_s1/I3               u_debug_module/u_debug/sbdata_r_28_s0/D         gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  9             -0.203       u_debug_module/u_debug/data1_0_s1/I3                 u_debug_module/u_debug/data1_r_0_s0/D           gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  10            -0.203       u_debug_module/u_debug/data1_5_s1/I3                 u_debug_module/u_debug/data1_r_5_s0/D           gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  11            -0.203       u_debug_module/u_debug/data1_11_s1/I3                u_debug_module/u_debug/data1_r_11_s0/D          gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  12            -0.203       u_debug_module/u_debug/data1_28_s1/I3                u_debug_module/u_debug/data1_r_28_s0/D          gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  13            -0.203       u_debug_module/u_debug/data0_4_s1/I3                 u_debug_module/u_debug/data0_r_4_s0/D           gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  14            -0.203       u_debug_module/u_debug/data0_7_s1/I3                 u_debug_module/u_debug/data0_r_7_s0/D           gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  15            -0.203       u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1/I1   u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0/D    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.589       
  16            -0.198       u_debug_module/u_strace/n526_s6/I0                   u_debug_module/u_strace/trace_magic_r_20_s1/D   gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  17            -0.198       u_debug_module/u_strace/n522_s6/I0                   u_debug_module/u_strace/trace_magic_r_24_s1/D   gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  18            -0.198       u_debug_module/u_debug/n4431_s6/I0                   u_debug_module/u_debug/sbaddress_r_9_s1/D       gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  19            -0.198       u_debug_module/u_debug/abcommand_2_s1/I3             u_debug_module/u_debug/abcommand_r_2_s0/D       gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  20            -0.198       u_debug_module/u_debug/abcommand_4_s1/I3             u_debug_module/u_debug/abcommand_r_4_s0/D       gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  21            -0.198       u_debug_module/u_debug/abcommand_14_s1/I3            u_debug_module/u_debug/abcommand_r_14_s0/D      gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  22            -0.198       u_debug_module/u_debug/abcommand_16_s1/I3            u_debug_module/u_debug/abcommand_r_16_s0/D      gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  23            -0.198       u_debug_module/u_debug/abcommand_19_s1/I3            u_debug_module/u_debug/abcommand_r_19_s0/D      gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  24            -0.198       u_debug_module/u_debug/abcommand_21_s1/I3            u_debug_module/u_debug/abcommand_r_21_s0/D      gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       
  25            -0.198       u_debug_module/u_debug/sbdata_26_s1/I3               u_debug_module/u_debug/sbdata_r_26_s0/D         gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       0.595       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                           From Node                                                   To Node                                    From Clock             To Clock    Relation   Clock Skew   Data Delay  
 ============= ============ =========================================================== ========================================================= ============================== ============ ========== ============ ============ 
  1             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  2             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET   gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  3             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  4             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  5             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  6             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  7             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  8             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  9             8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  10            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  11            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  12            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR     gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  13            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  14            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  15            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  16            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  17            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  18            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  19            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  20            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  21            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  22            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  23            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  24            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       
  25            8.517        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR    gowin_add_ibuf_net_rst_n:[R]   sysclk:[R]   10.000     -0.762       2.183       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                           From Node                                                   To Node                                    From Clock             To Clock    Relation   Clock Skew   Data Delay  
 ============= ============ =========================================================== ========================================================= ============================== ============ ========== ============ ============ 
  1             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  2             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET   gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  3             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  4             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  5             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  6             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  7             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  8             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  9             1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  10            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  11            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  12            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR     gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  13            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  14            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  15            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  16            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  17            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  18            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  19            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  20            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  21            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  22            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  23            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  24            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       
  25            1.150        u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0   u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR    gowin_add_ibuf_net_rst_n:[F]   sysclk:[R]   0.000      -0.762       1.953       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type         Clock                            Objects                          
 ======== ======= ============== ================ ================= ======== ========================================================= 
  1        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0          
  2        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0  
  3        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0           
  4        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1             
  5        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1             
  6        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_debug/data0_r_15_s0                     
  7        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_debug/sbdata_r_15_s0                    
  8        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_debug/progbuf1_r_25_s0                  
  9        4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_debug/progbuf9_r_25_s0                  
  10       4.064   4.990          0.926            Low Pulse Width   sysclk   u_debug_module/u_strace/req_data_r_24_s0                 

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 400 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.075
Data Arrival Time : 9.391
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_24_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  4.461   3.451   tNET   FF   1        R11C40[3][A]   u_debug_module/u_cdc_dm/n448_s19/I2             
  4.873   0.412   tINS   FR   1        R11C40[3][A]   u_debug_module/u_cdc_dm/n448_s19/F              
  5.100   0.228   tNET   RR   1        R11C39[3][A]   u_debug_module/u_cdc_dm/n448_s14/I3             
  5.643   0.542   tINS   RF   1        R11C39[3][A]   u_debug_module/u_cdc_dm/n448_s14/F              
  6.843   1.201   tNET   FF   1        R7C26[0][B]    u_debug_module/u_cdc_dm/n448_s10/I0             
  7.386   0.542   tINS   FF   1        R7C26[0][B]    u_debug_module/u_cdc_dm/n448_s10/F              
  8.083   0.698   tNET   FF   1        R8C26[1][A]    u_debug_module/u_cdc_dm/n448_s7/I1              
  8.621   0.538   tINS   FR   1        R8C26[1][A]    u_debug_module/u_cdc_dm/n448_s7/F               
  8.849   0.228   tNET   RR   1        R8C25[0][A]    u_debug_module/u_cdc_dm/n448_s5/I2              
  9.391   0.542   tINS   RF   1        R8C25[0][A]    u_debug_module/u_cdc_dm/n448_s5/F               
  9.391   0.000   tNET   FF   1        R8C25[0][A]    u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============= ================================================== 
  10.000   10.000                                      active clock edge time                            
  10.000   0.000                                       sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R8C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1/CLK  
  10.466   -0.296   tSu         1        R8C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_24_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.577 29.867%, 
                    route: 5.805 67.271%, 
                    tC2Q: 0.247 2.862%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path2						
Path Summary:
Slack             : 1.297
Data Arrival Time : 9.169
Data Required Time: 10.466
From              : req_addr_r_1_s0
To                : cdc_resp_reg_r_4_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK     
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q       
  4.210   3.201   tNET   FF   1        R8C38[3][A]    u_debug_module/u_cdc_dm/n468_s24/I3            
  4.752   0.542   tINS   FF   1        R8C38[3][A]    u_debug_module/u_cdc_dm/n468_s24/F             
  5.467   0.715   tNET   FF   1        R12C38[0][A]   u_debug_module/u_cdc_dm/n468_s22/I2            
  6.009   0.542   tINS   FF   1        R12C38[0][A]   u_debug_module/u_cdc_dm/n468_s22/F             
  6.773   0.764   tNET   FF   1        R12C32[2][A]   u_debug_module/u_cdc_dm/n468_s16/I2            
  7.315   0.542   tINS   FF   1        R12C32[2][A]   u_debug_module/u_cdc_dm/n468_s16/F             
  7.844   0.529   tNET   FF   1        R14C30[3][B]   u_debug_module/u_cdc_dm/n468_s8/I3             
  8.120   0.276   tINS   FF   1        R14C30[3][B]   u_debug_module/u_cdc_dm/n468_s8/F              
  8.884   0.764   tNET   FF   1        R14C23[0][A]   u_debug_module/u_cdc_dm/n468_s5/I2             
  9.169   0.285   tINS   FR   1        R14C23[0][A]   u_debug_module/u_cdc_dm/n468_s5/F              
  9.169   0.000   tNET   RR   1        R14C23[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R14C23[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1/CLK  
  10.466   -0.296   tSu         1        R14C23[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.187 26.012%, 
                    route: 5.973 71.050%, 
                    tC2Q: 0.247 2.938%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path3						
Path Summary:
Slack             : 1.638
Data Arrival Time : 8.828
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_13_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  8.287   1.074   tNET   FF   1        R23C26[2][A]   u_debug_module/u_cdc_dm/n459_s5/I0              
  8.828   0.542   tINS   FF   1        R23C26[2][A]   u_debug_module/u_cdc_dm/n459_s5/F               
  8.828   0.000   tNET   FF   1        R23C26[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R23C26[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1/CLK  
  10.466   -0.296   tSu         1        R23C26[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_13_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.708 33.578%, 
                    route: 5.110 63.360%, 
                    tC2Q: 0.247 3.062%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path4						
Path Summary:
Slack             : 1.641
Data Arrival Time : 8.825
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_8_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK     
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q       
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1            
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F             
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3            
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F             
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1             
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F              
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2             
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F              
  8.283   1.071   tNET   FF   1        R24C24[0][A]   u_debug_module/u_cdc_dm/n464_s5/I1             
  8.825   0.542   tINS   FF   1        R24C24[0][A]   u_debug_module/u_cdc_dm/n464_s5/F              
  8.825   0.000   tNET   FF   1        R24C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R24C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1/CLK  
  10.466   -0.296   tSu         1        R24C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_8_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.708 33.592%, 
                    route: 5.107 63.345%, 
                    tC2Q: 0.247 3.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path5						
Path Summary:
Slack             : 1.708
Data Arrival Time : 8.758
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_26_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  8.472   1.260   tNET   FF   1        R24C23[2][B]   u_debug_module/u_cdc_dm/n446_s5/I1              
  8.758   0.285   tINS   FR   1        R24C23[2][B]   u_debug_module/u_cdc_dm/n446_s5/F               
  8.758   0.000   tNET   RR   1        R24C23[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R24C23[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1/CLK  
  10.466   -0.296   tSu         1        R24C23[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_26_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.452 30.668%, 
                    route: 5.296 66.243%, 
                    tC2Q: 0.247 3.089%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path6						
Path Summary:
Slack             : 1.769
Data Arrival Time : 8.697
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_29_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  8.155   0.943   tNET   FF   1        R15C23[0][A]   u_debug_module/u_cdc_dm/n443_s5/I1              
  8.697   0.542   tINS   FF   1        R15C23[0][A]   u_debug_module/u_cdc_dm/n443_s5/F               
  8.697   0.000   tNET   FF   1        R15C23[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R15C23[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1/CLK  
  10.466   -0.296   tSu         1        R15C23[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_29_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.708 34.135%, 
                    route: 4.979 62.751%, 
                    tC2Q: 0.247 3.113%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path7						
Path Summary:
Slack             : 1.812
Data Arrival Time : 8.654
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_23_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0              
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F               
  4.816   1.226   tNET   FF   1        R17C32[1][A]   u_debug_module/u_cdc_dm/n449_s17/I1             
  5.091   0.276   tINS   FF   1        R17C32[1][A]   u_debug_module/u_cdc_dm/n449_s17/F              
  5.806   0.715   tNET   FF   1        R17C28[3][B]   u_debug_module/u_cdc_dm/n449_s11/I2             
  6.253   0.446   tINS   FF   1        R17C28[3][B]   u_debug_module/u_cdc_dm/n449_s11/F              
  6.968   0.715   tNET   FF   1        R13C28[1][A]   u_debug_module/u_cdc_dm/n449_s7/I2              
  7.414   0.446   tINS   FF   1        R13C28[1][A]   u_debug_module/u_cdc_dm/n449_s7/F               
  8.112   0.698   tNET   FF   1        R13C23[2][A]   u_debug_module/u_cdc_dm/n449_s5/I1              
  8.654   0.542   tINS   FF   1        R13C23[2][A]   u_debug_module/u_cdc_dm/n449_s5/F               
  8.654   0.000   tNET   FF   1        R13C23[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R13C23[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1/CLK  
  10.466   -0.296   tSu         1        R13C23[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_23_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.253 28.545%, 
                    route: 5.392 68.325%, 
                    tC2Q: 0.247 3.130%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path8						
Path Summary:
Slack             : 1.818
Data Arrival Time : 8.648
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_7_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK     
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q       
  4.201   3.191   tNET   FF   1        R15C41[0][B]   u_debug_module/u_cdc_dm/n465_s23/I2            
  4.476   0.276   tINS   FF   1        R15C41[0][B]   u_debug_module/u_cdc_dm/n465_s23/F             
  5.240   0.764   tNET   FF   1        R15C31[2][B]   u_debug_module/u_cdc_dm/n465_s16/I2            
  5.783   0.542   tINS   FF   1        R15C31[2][B]   u_debug_module/u_cdc_dm/n465_s16/F             
  5.786   0.003   tNET   FF   1        R15C31[1][B]   u_debug_module/u_cdc_dm/n465_s10/I2            
  6.328   0.542   tINS   FF   1        R15C31[1][B]   u_debug_module/u_cdc_dm/n465_s10/F             
  6.906   0.578   tNET   FF   1        R15C24[1][A]   u_debug_module/u_cdc_dm/n465_s6/I2             
  7.442   0.536   tINS   FR   1        R15C24[1][A]   u_debug_module/u_cdc_dm/n465_s6/F              
  8.106   0.663   tNET   RR   1        R23C24[0][A]   u_debug_module/u_cdc_dm/n465_s5/I0             
  8.648   0.542   tINS   RF   1        R23C24[0][A]   u_debug_module/u_cdc_dm/n465_s5/F              
  8.648   0.000   tNET   FF   1        R23C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R23C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1/CLK  
  10.466   -0.296   tSu         1        R23C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.439 30.934%, 
                    route: 5.199 65.933%, 
                    tC2Q: 0.247 3.132%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path9						
Path Summary:
Slack             : 1.850
Data Arrival Time : 8.617
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_16_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  4.195   3.186   tNET   FF   1        R9C40[0][B]    u_debug_module/u_cdc_dm/n456_s20/I2             
  4.471   0.276   tINS   FF   1        R9C40[0][B]    u_debug_module/u_cdc_dm/n456_s20/F              
  5.529   1.058   tNET   FF   1        R20C36[0][A]   u_debug_module/u_cdc_dm/n456_s15/I0             
  6.071   0.542   tINS   FF   1        R20C36[0][A]   u_debug_module/u_cdc_dm/n456_s15/F              
  7.081   1.009   tNET   FF   1        R20C23[2][A]   u_debug_module/u_cdc_dm/n456_s10/I0             
  7.622   0.542   tINS   FF   1        R20C23[2][A]   u_debug_module/u_cdc_dm/n456_s10/F              
  7.626   0.003   tNET   FF   1        R20C23[0][B]   u_debug_module/u_cdc_dm/n456_s6/I3              
  8.072   0.446   tINS   FF   1        R20C23[0][B]   u_debug_module/u_cdc_dm/n456_s6/F               
  8.075   0.003   tNET   FF   1        R20C23[2][B]   u_debug_module/u_cdc_dm/n456_s5/I1              
  8.617   0.542   tINS   FF   1        R20C23[2][B]   u_debug_module/u_cdc_dm/n456_s5/F               
  8.617   0.000   tNET   FF   1        R20C23[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R20C23[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1/CLK  
  10.466   -0.296   tSu         1        R20C23[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_16_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.347 29.889%, 
                    route: 5.260 66.966%, 
                    tC2Q: 0.247 3.145%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path10						
Path Summary:
Slack             : 1.901
Data Arrival Time : 8.565
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_28_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0              
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F               
  4.802   1.212   tNET   FF   1        R8C31[3][A]    u_debug_module/u_cdc_dm/n444_s21/I1             
  5.248   0.446   tINS   FF   1        R8C31[3][A]    u_debug_module/u_cdc_dm/n444_s21/F              
  6.565   1.317   tNET   FF   1        R15C30[2][A]   u_debug_module/u_cdc_dm/n444_s12/I1             
  7.103   0.538   tINS   FR   1        R15C30[2][A]   u_debug_module/u_cdc_dm/n444_s12/F              
  7.767   0.663   tNET   RR   1        R16C23[3][A]   u_debug_module/u_cdc_dm/n444_s7/I1              
  8.052   0.285   tINS   RR   1        R16C23[3][A]   u_debug_module/u_cdc_dm/n444_s7/F               
  8.280   0.228   tNET   RR   1        R16C22[0][A]   u_debug_module/u_cdc_dm/n444_s5/I2              
  8.565   0.285   tINS   RR   1        R16C22[0][A]   u_debug_module/u_cdc_dm/n444_s5/F               
  8.565   0.000   tNET   RR   1        R16C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R16C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1/CLK  
  10.466   -0.296   tSu         1        R16C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_28_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.097 26.877%, 
                    route: 5.458 69.958%, 
                    tC2Q: 0.247 3.166%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path11						
Path Summary:
Slack             : 1.902
Data Arrival Time : 8.564
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_11_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  8.118   0.905   tNET   FF   1        R20C22[0][A]   u_debug_module/u_cdc_dm/n461_s5/I1              
  8.564   0.446   tINS   FF   1        R20C22[0][A]   u_debug_module/u_cdc_dm/n461_s5/F               
  8.564   0.000   tNET   FF   1        R20C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R20C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1/CLK  
  10.466   -0.296   tSu         1        R20C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_11_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.613 33.491%, 
                    route: 4.942 63.342%, 
                    tC2Q: 0.247 3.166%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path12						
Path Summary:
Slack             : 1.902
Data Arrival Time : 8.564
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_14_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  8.118   0.905   tNET   FF   1        R20C25[0][A]   u_debug_module/u_cdc_dm/n458_s5/I0              
  8.564   0.446   tINS   FF   1        R20C25[0][A]   u_debug_module/u_cdc_dm/n458_s5/F               
  8.564   0.000   tNET   FF   1        R20C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R20C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1/CLK  
  10.466   -0.296   tSu         1        R20C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_14_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.613 33.491%, 
                    route: 4.942 63.342%, 
                    tC2Q: 0.247 3.166%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path13						
Path Summary:
Slack             : 2.044
Data Arrival Time : 8.422
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_5_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK     
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q       
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1            
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F             
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3            
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F             
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1             
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F              
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2             
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F              
  7.880   0.668   tNET   FF   1        R17C25[0][A]   u_debug_module/u_cdc_dm/n467_s5/I0             
  8.422   0.542   tINS   FF   1        R17C25[0][A]   u_debug_module/u_cdc_dm/n467_s5/F              
  8.422   0.000   tNET   FF   1        R17C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R17C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1/CLK  
  10.466   -0.296   tSu         1        R17C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.709 35.367%, 
                    route: 4.704 61.408%, 
                    tC2Q: 0.247 3.225%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path14						
Path Summary:
Slack             : 2.050
Data Arrival Time : 8.416
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_15_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  4.083   3.074   tNET   FF   1        R25C41[3][B]   u_debug_module/u_cdc_dm/n457_s23/I2             
  4.626   0.542   tINS   FF   1        R25C41[3][B]   u_debug_module/u_cdc_dm/n457_s23/F              
  5.372   0.747   tNET   FF   1        R22C37[3][B]   u_debug_module/u_cdc_dm/n457_s18/I2             
  5.914   0.542   tINS   FF   1        R22C37[3][B]   u_debug_module/u_cdc_dm/n457_s18/F              
  6.661   0.747   tNET   FF   1        R22C26[1][B]   u_debug_module/u_cdc_dm/n457_s13/I0             
  7.107   0.446   tINS   FF   1        R22C26[1][B]   u_debug_module/u_cdc_dm/n457_s13/F              
  7.110   0.003   tNET   FF   1        R22C26[0][B]   u_debug_module/u_cdc_dm/n457_s7/I2              
  7.646   0.536   tINS   FR   1        R22C26[0][B]   u_debug_module/u_cdc_dm/n457_s7/F               
  7.874   0.228   tNET   RR   1        R22C25[2][B]   u_debug_module/u_cdc_dm/n457_s5/I2              
  8.416   0.542   tINS   RF   1        R22C25[2][B]   u_debug_module/u_cdc_dm/n457_s5/F               
  8.416   0.000   tNET   FF   1        R22C25[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R22C25[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1/CLK  
  10.466   -0.296   tSu         1        R22C25[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_15_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.609 34.088%, 
                    route: 4.798 62.685%, 
                    tC2Q: 0.247 3.227%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path15						
Path Summary:
Slack             : 2.063
Data Arrival Time : 8.403
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_18_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0              
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F               
  5.350   1.760   tNET   FF   1        R14C28[1][A]   u_debug_module/u_cdc_dm/n454_s18/I1             
  5.625   0.276   tINS   FF   1        R14C28[1][A]   u_debug_module/u_cdc_dm/n454_s18/F              
  6.060   0.435   tNET   FF   1        R11C28[1][B]   u_debug_module/u_cdc_dm/n454_s10/I0             
  6.603   0.542   tINS   FF   1        R11C28[1][B]   u_debug_module/u_cdc_dm/n454_s10/F              
  7.318   0.715   tNET   FF   1        R7C28[2][A]    u_debug_module/u_cdc_dm/n454_s6/I2              
  7.730   0.412   tINS   FR   1        R7C28[2][A]    u_debug_module/u_cdc_dm/n454_s6/F               
  7.957   0.228   tNET   RR   1        R7C27[1][B]    u_debug_module/u_cdc_dm/n454_s5/I1              
  8.403   0.446   tINS   RF   1        R7C27[1][B]    u_debug_module/u_cdc_dm/n454_s5/F               
  8.403   0.000   tNET   FF   1        R7C27[1][B]    u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============= ================================================== 
  10.000   10.000                                      active clock edge time                            
  10.000   0.000                                       sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R7C27[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1/CLK  
  10.466   -0.296   tSu         1        R7C27[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_18_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.219 29.035%, 
                    route: 5.175 67.732%, 
                    tC2Q: 0.247 3.233%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path16						
Path Summary:
Slack             : 2.076
Data Arrival Time : 8.390
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : cdc_resp_reg_r_22_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q        
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1     
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F      
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3             
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F              
  5.272   1.397   tNET   FF   1        R12C35[3][A]   u_debug_module/u_cdc_dm/n450_s11/I3             
  5.718   0.446   tINS   FF   1        R12C35[3][A]   u_debug_module/u_cdc_dm/n450_s11/F              
  6.607   0.889   tNET   FF   1        R8C30[3][B]    u_debug_module/u_cdc_dm/n450_s7/I0              
  7.150   0.542   tINS   FF   1        R8C30[3][B]    u_debug_module/u_cdc_dm/n450_s7/F               
  7.848   0.698   tNET   FF   1        R7C27[0][B]    u_debug_module/u_cdc_dm/n450_s5/I2              
  8.390   0.542   tINS   FF   1        R7C27[0][B]    u_debug_module/u_cdc_dm/n450_s5/F               
  8.390   0.000   tNET   FF   1        R7C27[0][B]    u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============= ================================================== 
  10.000   10.000                                      active clock edge time                            
  10.000   0.000                                       sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R7C27[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1/CLK  
  10.466   -0.296   tSu         1        R7C27[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_22_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.519 33.030%, 
                    route: 4.861 63.732%, 
                    tC2Q: 0.247 3.238%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path17						
Path Summary:
Slack             : 2.135
Data Arrival Time : 8.332
Data Required Time: 10.466
From              : req_addr_r_1_s0
To                : cdc_resp_reg_r_12_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK      
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q        
  3.367   2.358   tNET   FF   1        R25C33[3][B]   u_debug_module/u_cdc_dm/n460_s23/I2             
  3.910   0.542   tINS   FF   1        R25C33[3][B]   u_debug_module/u_cdc_dm/n460_s23/F              
  4.625   0.715   tNET   FF   1        R25C29[3][B]   u_debug_module/u_cdc_dm/n460_s21/I2             
  5.071   0.446   tINS   FF   1        R25C29[3][B]   u_debug_module/u_cdc_dm/n460_s21/F              
  5.648   0.578   tNET   FF   1        R24C25[2][B]   u_debug_module/u_cdc_dm/n460_s14/I1             
  6.190   0.542   tINS   FF   1        R24C25[2][B]   u_debug_module/u_cdc_dm/n460_s14/F              
  6.937   0.747   tNET   FF   1        R16C25[1][A]   u_debug_module/u_cdc_dm/n460_s8/I2              
  7.212   0.276   tINS   FF   1        R16C25[1][A]   u_debug_module/u_cdc_dm/n460_s8/F               
  7.790   0.578   tNET   FF   1        R23C25[0][A]   u_debug_module/u_cdc_dm/n460_s5/I2              
  8.332   0.542   tINS   FF   1        R23C25[0][A]   u_debug_module/u_cdc_dm/n460_s5/F               
  8.332   0.000   tNET   FF   1        R23C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R23C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1/CLK  
  10.466   -0.296   tSu         1        R23C25[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_12_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.347 31.014%, 
                    route: 4.975 65.723%, 
                    tC2Q: 0.247 3.263%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path18						
Path Summary:
Slack             : 2.157
Data Arrival Time : 8.309
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_25_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  8.024   0.811   tNET   FF   1        R24C24[2][B]   u_debug_module/u_cdc_dm/n447_s5/I0              
  8.309   0.285   tINS   FR   1        R24C24[2][B]   u_debug_module/u_cdc_dm/n447_s5/F               
  8.309   0.000   tNET   RR   1        R24C24[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R24C24[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1/CLK  
  10.466   -0.296   tSu         1        R24C24[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_25_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.452 32.491%, 
                    route: 4.848 64.236%, 
                    tC2Q: 0.247 3.273%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path19						
Path Summary:
Slack             : 2.261
Data Arrival Time : 8.205
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_19_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2              
  7.212   0.542   tINS   FF   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F               
  7.662   0.450   tNET   FF   1        R9C26[0][A]    u_debug_module/u_cdc_dm/n453_s5/I0              
  8.205   0.542   tINS   FF   1        R9C26[0][A]    u_debug_module/u_cdc_dm/n453_s5/F               
  8.205   0.000   tNET   FF   1        R9C26[0][A]    u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============= ================================================== 
  10.000   10.000                                      active clock edge time                            
  10.000   0.000                                       sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R9C26[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1/CLK  
  10.466   -0.296   tSu         1        R9C26[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_19_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.709 36.401%, 
                    route: 4.486 60.280%, 
                    tC2Q: 0.247 3.319%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path20						
Path Summary:
Slack             : 2.273
Data Arrival Time : 8.194
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_27_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3             
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F              
  5.425   1.562   tNET   FF   1        R14C34[3][A]   u_debug_module/u_cdc_dm/n445_s15/I1             
  5.967   0.542   tINS   FF   1        R14C34[3][A]   u_debug_module/u_cdc_dm/n445_s15/F              
  6.932   0.964   tNET   FF   1        R21C27[2][A]   u_debug_module/u_cdc_dm/n445_s8/I2              
  7.473   0.542   tINS   FF   1        R21C27[2][A]   u_debug_module/u_cdc_dm/n445_s8/F               
  7.908   0.435   tNET   FF   1        R21C25[0][B]   u_debug_module/u_cdc_dm/n445_s5/I2              
  8.194   0.285   tINS   FR   1        R21C25[0][B]   u_debug_module/u_cdc_dm/n445_s5/F               
  8.194   0.000   tNET   RR   1        R21C25[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R21C25[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1/CLK  
  10.466   -0.296   tSu         1        R21C25[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_27_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.453 33.006%, 
                    route: 4.731 63.670%, 
                    tC2Q: 0.247 3.324%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path21						
Path Summary:
Slack             : 2.372
Data Arrival Time : 8.094
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_33_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.743   1.111   tNET   FF   1        R15C28[2][B]   u_debug_module/u_cdc_dm/n439_s6/I3              
  7.286   0.542   tINS   FF   1        R15C28[2][B]   u_debug_module/u_cdc_dm/n439_s6/F               
  7.552   0.266   tNET   FF   1        R15C26[1][B]   u_debug_module/u_cdc_dm/n439_s5/I0              
  8.094   0.542   tINS   FF   1        R15C26[1][B]   u_debug_module/u_cdc_dm/n439_s5/F               
  8.094   0.000   tNET   FF   1        R15C26[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R15C26[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/CLK  
  10.466   -0.296   tSu         1        R15C26[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.710 36.961%, 
                    route: 4.375 59.670%, 
                    tC2Q: 0.247 3.369%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path22						
Path Summary:
Slack             : 2.385
Data Arrival Time : 8.081
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_37_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.239   0.607   tNET   FF   1        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/I1              
  6.781   0.542   tINS   FF   6        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/F               
  7.540   0.759   tNET   FF   1        R12C23[1][A]   u_debug_module/u_cdc_dm/n435_s5/I1              
  8.081   0.542   tINS   FF   1        R12C23[1][A]   u_debug_module/u_cdc_dm/n435_s5/F               
  8.081   0.000   tNET   FF   1        R12C23[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R12C23[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1/CLK  
  10.466   -0.296   tSu         1        R12C23[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_37_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.708 37.005%, 
                    route: 4.363 59.620%, 
                    tC2Q: 0.247 3.375%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path23						
Path Summary:
Slack             : 2.385
Data Arrival Time : 8.081
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_38_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.239   0.607   tNET   FF   1        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/I1              
  6.781   0.542   tINS   FF   6        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/F               
  7.540   0.759   tNET   FF   1        R12C23[1][B]   u_debug_module/u_cdc_dm/n434_s5/I1              
  8.081   0.542   tINS   FF   1        R12C23[1][B]   u_debug_module/u_cdc_dm/n434_s5/F               
  8.081   0.000   tNET   FF   1        R12C23[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R12C23[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1/CLK  
  10.466   -0.296   tSu         1        R12C23[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_38_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.708 37.005%, 
                    route: 4.363 59.620%, 
                    tC2Q: 0.247 3.375%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path24						
Path Summary:
Slack             : 2.388
Data Arrival Time : 8.079
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_39_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.239   0.607   tNET   FF   1        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/I1              
  6.781   0.542   tINS   FF   6        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/F               
  7.537   0.756   tNET   FF   1        R12C22[0][B]   u_debug_module/u_cdc_dm/n433_s5/I1              
  8.079   0.542   tINS   FF   1        R12C22[0][B]   u_debug_module/u_cdc_dm/n433_s5/F               
  8.079   0.000   tNET   FF   1        R12C22[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R12C22[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1/CLK  
  10.466   -0.296   tSu         1        R12C22[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_39_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.708 37.019%, 
                    route: 4.361 59.605%, 
                    tC2Q: 0.247 3.376%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path25						
Path Summary:
Slack             : 2.403
Data Arrival Time : 8.063
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_6_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK     
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q       
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1            
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F             
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3            
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F             
  5.208   1.345   tNET   FF   1        R15C34[2][A]   u_debug_module/u_cdc_dm/n466_s11/I1            
  5.750   0.542   tINS   FF   1        R15C34[2][A]   u_debug_module/u_cdc_dm/n466_s11/F             
  6.328   0.578   tNET   FF   1        R15C28[3][A]   u_debug_module/u_cdc_dm/n466_s7/I2             
  6.870   0.542   tINS   FF   1        R15C28[3][A]   u_debug_module/u_cdc_dm/n466_s7/F              
  7.617   0.747   tNET   FF   1        R18C24[1][A]   u_debug_module/u_cdc_dm/n466_s5/I1             
  8.063   0.446   tINS   FF   1        R18C24[1][A]   u_debug_module/u_cdc_dm/n466_s5/F              
  8.063   0.000   tNET   FF   1        R18C24[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R18C24[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1/CLK  
  10.466   -0.296   tSu         1        R18C24[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.614 35.810%, 
                    route: 4.439 60.807%, 
                    tC2Q: 0.247 3.383%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path26						
Path Summary:
Slack             : 2.406
Data Arrival Time : 8.060
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : cdc_resp_reg_r_21_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q        
  2.124   1.115   tNET   FF   1        R9C28[3][A]    u_debug_module/u_debug/sbaddress_r_31_s6/I2     
  2.667   0.542   tINS   FF   24       R9C28[3][A]    u_debug_module/u_debug/sbaddress_r_31_s6/F      
  3.722   1.055   tNET   FF   1        R7C23[0][B]    u_debug_module/u_debug/sbaddress_r_31_s8/I3     
  4.264   0.542   tINS   FF   17       R7C23[0][B]    u_debug_module/u_debug/sbaddress_r_31_s8/F      
  5.068   0.804   tNET   FF   1        R7C28[3][A]    u_debug_module/u_cdc_dm/n451_s10/I3             
  5.514   0.446   tINS   FF   1        R7C28[3][A]    u_debug_module/u_cdc_dm/n451_s10/F              
  6.523   1.009   tNET   FF   1        R20C28[2][A]   u_debug_module/u_cdc_dm/n451_s6/I2              
  7.066   0.542   tINS   FF   1        R20C28[2][A]   u_debug_module/u_cdc_dm/n451_s6/F               
  7.518   0.452   tNET   FF   1        R20C26[2][B]   u_debug_module/u_cdc_dm/n451_s5/I0              
  8.060   0.542   tINS   FF   1        R20C26[2][B]   u_debug_module/u_cdc_dm/n451_s5/F               
  8.060   0.000   tNET   FF   1        R20C26[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R20C26[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1/CLK  
  10.466   -0.296   tSu         1        R20C26[2][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_21_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.615 35.832%, 
                    route: 4.436 60.783%, 
                    tC2Q: 0.247 3.385%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path27						
Path Summary:
Slack             : 2.458
Data Arrival Time : 7.360
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.914   2.086   tNET   FF   1        R24C37[2][A]   u_debug_module/u_debug/n4081_s5/I2          
  7.360   0.446   tINS   FF   1        R24C37[2][A]   u_debug_module/u_debug/n4081_s5/F           
  7.360   0.000   tNET   FF   1        R24C37[2][A]   u_debug_module/u_debug/progbuf6_7_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R24C37[2][A]   u_debug_module/u_debug/progbuf6_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_7_s0    
  9.818    -0.296   tSu         1        R24C37[2][A]   u_debug_module/u_debug/progbuf6_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.264 19.160%, 
                    route: 5.087 77.097%, 
                    tC2Q: 0.247 3.744%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path28						
Path Summary:
Slack             : 2.458
Data Arrival Time : 7.360
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.914   2.086   tNET   FF   1        R24C37[2][B]   u_debug_module/u_debug/n4080_s5/I2          
  7.360   0.446   tINS   FF   1        R24C37[2][B]   u_debug_module/u_debug/n4080_s5/F           
  7.360   0.000   tNET   FF   1        R24C37[2][B]   u_debug_module/u_debug/progbuf6_8_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R24C37[2][B]   u_debug_module/u_debug/progbuf6_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_8_s0    
  9.818    -0.296   tSu         1        R24C37[2][B]   u_debug_module/u_debug/progbuf6_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.264 19.160%, 
                    route: 5.087 77.097%, 
                    tC2Q: 0.247 3.744%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path29						
Path Summary:
Slack             : 2.484
Data Arrival Time : 7.982
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_3_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK     
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q       
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1            
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F             
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3            
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F             
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1             
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F              
  6.671   1.039   tNET   FF   1        R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/I2             
  7.207   0.536   tINS   FR   11       R8C24[0][B]    u_debug_module/u_cdc_dm/n469_s7/F              
  7.439   0.232   tNET   RR   1        R9C24[0][B]    u_debug_module/u_cdc_dm/n469_s5/I1             
  7.982   0.542   tINS   RF   1        R9C24[0][B]    u_debug_module/u_cdc_dm/n469_s5/F              
  7.982   0.000   tNET   FF   1        R9C24[0][B]    u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  10.000   10.000                                      active clock edge time                           
  10.000   0.000                                       sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R9C24[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1/CLK  
  10.466   -0.296   tSu         1        R9C24[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.704 37.454%, 
                    route: 4.268 59.125%, 
                    tC2Q: 0.247 3.421%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path30						
Path Summary:
Slack             : 2.501
Data Arrival Time : 7.965
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_10_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3             
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F              
  5.419   1.556   tNET   FF   1        R14C34[3][B]   u_debug_module/u_cdc_dm/n462_s17/I1             
  5.962   0.542   tINS   FF   1        R14C34[3][B]   u_debug_module/u_cdc_dm/n462_s17/F              
  6.877   0.915   tNET   FF   1        R17C27[2][B]   u_debug_module/u_cdc_dm/n462_s8/I3              
  7.420   0.542   tINS   FF   1        R17C27[2][B]   u_debug_module/u_cdc_dm/n462_s8/F               
  7.423   0.003   tNET   FF   1        R17C27[1][B]   u_debug_module/u_cdc_dm/n462_s5/I2              
  7.965   0.542   tINS   FF   1        R17C27[1][B]   u_debug_module/u_cdc_dm/n462_s5/F               
  7.965   0.000   tNET   FF   1        R17C27[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R17C27[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1/CLK  
  10.466   -0.296   tSu         1        R17C27[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_10_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.711 37.631%, 
                    route: 4.245 58.940%, 
                    tC2Q: 0.247 3.429%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path31						
Path Summary:
Slack             : 2.582
Data Arrival Time : 7.884
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_9_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK     
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q       
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1            
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F             
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3            
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F             
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1             
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F              
  6.096   0.464   tNET   FF   1        R23C25[3][B]   u_debug_module/u_cdc_dm/n465_s7/I0             
  6.639   0.542   tINS   FF   2        R23C25[3][B]   u_debug_module/u_cdc_dm/n465_s7/F              
  7.342   0.703   tNET   FF   1        R21C22[2][A]   u_debug_module/u_cdc_dm/n463_s5/I1             
  7.884   0.542   tINS   FF   1        R21C22[2][A]   u_debug_module/u_cdc_dm/n463_s5/F              
  7.884   0.000   tNET   FF   1        R21C22[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R21C22[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1/CLK  
  10.466   -0.296   tSu         1        R21C22[2][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_9_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.709 38.043%, 
                    route: 4.165 58.488%, 
                    tC2Q: 0.247 3.469%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path32						
Path Summary:
Slack             : 2.595
Data Arrival Time : 7.871
Data Required Time: 10.466
From              : req_addr_r_0_s0
To                : cdc_resp_reg_r_32_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK      
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q        
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0              
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F               
  5.350   1.760   tNET   FF   1        R15C30[1][B]   u_debug_module/u_cdc_dm/n440_s20/I1             
  5.635   0.285   tINS   FR   1        R15C30[1][B]   u_debug_module/u_cdc_dm/n440_s20/F              
  5.636   0.001   tNET   RR   1        R15C30[2][B]   u_debug_module/u_cdc_dm/n440_s15/I0             
  6.178   0.542   tINS   RF   1        R15C30[2][B]   u_debug_module/u_cdc_dm/n440_s15/F              
  6.613   0.435   tNET   FF   1        R13C29[1][A]   u_debug_module/u_cdc_dm/n440_s8/I2              
  6.888   0.276   tINS   FF   1        R13C29[1][A]   u_debug_module/u_cdc_dm/n440_s8/F               
  7.586   0.698   tNET   FF   1        R14C26[0][B]   u_debug_module/u_cdc_dm/n440_s5/I2              
  7.871   0.285   tINS   FR   1        R14C26[0][B]   u_debug_module/u_cdc_dm/n440_s5/F               
  7.871   0.000   tNET   RR   1        R14C26[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R14C26[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1/CLK  
  10.466   -0.296   tSu         1        R14C26[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_32_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.930 27.153%, 
                    route: 4.932 69.373%, 
                    tC2Q: 0.247 3.474%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path33						
Path Summary:
Slack             : 2.596
Data Arrival Time : 7.870
Data Required Time: 10.466
From              : req_addr_r_1_s0
To                : cdc_resp_reg_r_2_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK     
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q       
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1             
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F              
  3.735   1.438   tNET   FF   1        R15C33[3][A]   u_debug_module/u_cdc_dm/n470_s18/I3            
  4.277   0.542   tINS   FF   1        R15C33[3][A]   u_debug_module/u_cdc_dm/n470_s18/F             
  5.424   1.147   tNET   FF   1        R15C32[2][A]   u_debug_module/u_cdc_dm/n470_s10/I3            
  5.870   0.446   tINS   FF   1        R15C32[2][A]   u_debug_module/u_cdc_dm/n470_s10/F             
  6.879   1.009   tNET   FF   1        R16C24[3][A]   u_debug_module/u_cdc_dm/n470_s6/I0             
  7.421   0.542   tINS   FF   1        R16C24[3][A]   u_debug_module/u_cdc_dm/n470_s6/F              
  7.424   0.003   tNET   FF   1        R16C24[0][A]   u_debug_module/u_cdc_dm/n470_s5/I0             
  7.870   0.446   tINS   FF   1        R16C24[0][A]   u_debug_module/u_cdc_dm/n470_s5/F              
  7.870   0.000   tNET   FF   1        R16C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R16C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1/CLK  
  10.466   -0.296   tSu         1        R16C24[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.518 35.424%, 
                    route: 4.343 61.102%, 
                    tC2Q: 0.247 3.475%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path34						
Path Summary:
Slack             : 2.619
Data Arrival Time : 7.200
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.914   2.086   tNET   FF   1        R24C37[1][A]   u_debug_module/u_debug/n4085_s5/I2          
  7.200   0.285   tINS   FR   1        R24C37[1][A]   u_debug_module/u_debug/n4085_s5/F           
  7.200   0.000   tNET   RR   1        R24C37[1][A]   u_debug_module/u_debug/progbuf6_3_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R24C37[1][A]   u_debug_module/u_debug/progbuf6_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_3_s0    
  9.818    -0.296   tSu         1        R24C37[1][A]   u_debug_module/u_debug/progbuf6_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 17.140%, 
                    route: 5.087 79.022%, 
                    tC2Q: 0.247 3.837%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path35						
Path Summary:
Slack             : 2.619
Data Arrival Time : 7.200
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.914   2.086   tNET   FF   1        R24C37[1][B]   u_debug_module/u_debug/n4084_s5/I2          
  7.200   0.285   tINS   FR   1        R24C37[1][B]   u_debug_module/u_debug/n4084_s5/F           
  7.200   0.000   tNET   RR   1        R24C37[1][B]   u_debug_module/u_debug/progbuf6_4_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R24C37[1][B]   u_debug_module/u_debug/progbuf6_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_4_s0    
  9.818    -0.296   tSu         1        R24C37[1][B]   u_debug_module/u_debug/progbuf6_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 17.140%, 
                    route: 5.087 79.022%, 
                    tC2Q: 0.247 3.837%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path36						
Path Summary:
Slack             : 2.715
Data Arrival Time : 7.751
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : cdc_resp_reg_r_20_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q        
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3              
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F               
  4.351   2.260   tNET   FF   1        R16C34[2][A]   u_debug_module/u_cdc_dm/n452_s19/I2             
  4.627   0.276   tINS   FF   1        R16C34[2][A]   u_debug_module/u_cdc_dm/n452_s19/F              
  5.374   0.747   tNET   FF   1        R15C28[0][B]   u_debug_module/u_cdc_dm/n452_s12/I3             
  5.915   0.542   tINS   FF   1        R15C28[0][B]   u_debug_module/u_cdc_dm/n452_s12/F              
  6.444   0.529   tNET   FF   1        R11C28[0][B]   u_debug_module/u_cdc_dm/n452_s7/I3              
  6.981   0.536   tINS   FR   1        R11C28[0][B]   u_debug_module/u_cdc_dm/n452_s7/F               
  7.208   0.228   tNET   RR   1        R11C27[0][A]   u_debug_module/u_cdc_dm/n452_s5/I1              
  7.751   0.542   tINS   RF   1        R11C27[0][A]   u_debug_module/u_cdc_dm/n452_s5/F               
  7.751   0.000   tNET   FF   1        R11C27[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R11C27[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1/CLK  
  10.466   -0.296   tSu         1        R11C27[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_20_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.438 34.886%, 
                    route: 4.303 61.580%, 
                    tC2Q: 0.247 3.535%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path37						
Path Summary:
Slack             : 2.738
Data Arrival Time : 7.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.538   1.431   tNET   FF   1        R15C43[2][B]   u_debug_module/u_debug/n4148_s5/I2          
  7.080   0.542   tINS   FF   1        R15C43[2][B]   u_debug_module/u_debug/n4148_s5/F           
  7.080   0.000   tNET   FF   1        R15C43[2][B]   u_debug_module/u_debug/progbuf8_4_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R15C43[2][B]   u_debug_module/u_debug/progbuf8_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_4_s0    
  9.818    -0.296   tSu         1        R15C43[2][B]   u_debug_module/u_debug/progbuf8_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 32.804%, 
                    route: 3.998 63.286%, 
                    tC2Q: 0.247 3.909%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path38						
Path Summary:
Slack             : 2.738
Data Arrival Time : 7.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.538   1.431   tNET   FF   1        R15C43[0][A]   u_debug_module/u_debug/n4146_s5/I2          
  7.080   0.542   tINS   FF   1        R15C43[0][A]   u_debug_module/u_debug/n4146_s5/F           
  7.080   0.000   tNET   FF   1        R15C43[0][A]   u_debug_module/u_debug/progbuf8_6_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R15C43[0][A]   u_debug_module/u_debug/progbuf8_6_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_6_s0    
  9.818    -0.296   tSu         1        R15C43[0][A]   u_debug_module/u_debug/progbuf8_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 32.804%, 
                    route: 3.998 63.286%, 
                    tC2Q: 0.247 3.909%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path39						
Path Summary:
Slack             : 2.738
Data Arrival Time : 7.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.538   1.431   tNET   FF   1        R15C43[0][B]   u_debug_module/u_debug/n4144_s5/I2          
  7.080   0.542   tINS   FF   1        R15C43[0][B]   u_debug_module/u_debug/n4144_s5/F           
  7.080   0.000   tNET   FF   1        R15C43[0][B]   u_debug_module/u_debug/progbuf8_8_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R15C43[0][B]   u_debug_module/u_debug/progbuf8_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_8_s0    
  9.818    -0.296   tSu         1        R15C43[0][B]   u_debug_module/u_debug/progbuf8_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 32.804%, 
                    route: 3.998 63.286%, 
                    tC2Q: 0.247 3.909%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path40						
Path Summary:
Slack             : 2.738
Data Arrival Time : 7.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.538   1.431   tNET   FF   1        R15C43[1][A]   u_debug_module/u_debug/n4142_s5/I2          
  7.080   0.542   tINS   FF   1        R15C43[1][A]   u_debug_module/u_debug/n4142_s5/F           
  7.080   0.000   tNET   FF   1        R15C43[1][A]   u_debug_module/u_debug/progbuf8_10_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C43[1][A]   u_debug_module/u_debug/progbuf8_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_10_s0    
  9.818    -0.296   tSu         1        R15C43[1][A]   u_debug_module/u_debug/progbuf8_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 32.804%, 
                    route: 3.998 63.286%, 
                    tC2Q: 0.247 3.909%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path41						
Path Summary:
Slack             : 2.738
Data Arrival Time : 7.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.538   1.431   tNET   FF   1        R15C43[1][B]   u_debug_module/u_debug/n4141_s5/I2          
  7.080   0.542   tINS   FF   1        R15C43[1][B]   u_debug_module/u_debug/n4141_s5/F           
  7.080   0.000   tNET   FF   1        R15C43[1][B]   u_debug_module/u_debug/progbuf8_11_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C43[1][B]   u_debug_module/u_debug/progbuf8_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_11_s0    
  9.818    -0.296   tSu         1        R15C43[1][B]   u_debug_module/u_debug/progbuf8_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 32.804%, 
                    route: 3.998 63.286%, 
                    tC2Q: 0.247 3.909%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path42						
Path Summary:
Slack             : 2.738
Data Arrival Time : 7.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.538   1.431   tNET   FF   1        R15C43[2][A]   u_debug_module/u_debug/n4139_s5/I2          
  7.080   0.542   tINS   FF   1        R15C43[2][A]   u_debug_module/u_debug/n4139_s5/F           
  7.080   0.000   tNET   FF   1        R15C43[2][A]   u_debug_module/u_debug/progbuf8_13_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C43[2][A]   u_debug_module/u_debug/progbuf8_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_13_s0    
  9.818    -0.296   tSu         1        R15C43[2][A]   u_debug_module/u_debug/progbuf8_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 32.804%, 
                    route: 3.998 63.286%, 
                    tC2Q: 0.247 3.909%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path43						
Path Summary:
Slack             : 2.797
Data Arrival Time : 7.021
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R14C40[0][A]   u_debug_module/u_debug/n4132_s5/I2          
  7.021   0.542   tINS   FF   1        R14C40[0][A]   u_debug_module/u_debug/n4132_s5/F           
  7.021   0.000   tNET   FF   1        R14C40[0][A]   u_debug_module/u_debug/progbuf8_20_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R14C40[0][A]   u_debug_module/u_debug/progbuf8_20_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_20_s0    
  9.818    -0.296   tSu         1        R14C40[0][A]   u_debug_module/u_debug/progbuf8_20_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.115%, 
                    route: 3.939 62.939%, 
                    tC2Q: 0.247 3.946%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path44						
Path Summary:
Slack             : 2.797
Data Arrival Time : 7.021
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R14C40[0][B]   u_debug_module/u_debug/n4131_s5/I2          
  7.021   0.542   tINS   FF   1        R14C40[0][B]   u_debug_module/u_debug/n4131_s5/F           
  7.021   0.000   tNET   FF   1        R14C40[0][B]   u_debug_module/u_debug/progbuf8_21_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R14C40[0][B]   u_debug_module/u_debug/progbuf8_21_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_21_s0    
  9.818    -0.296   tSu         1        R14C40[0][B]   u_debug_module/u_debug/progbuf8_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.115%, 
                    route: 3.939 62.939%, 
                    tC2Q: 0.247 3.946%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path45						
Path Summary:
Slack             : 2.797
Data Arrival Time : 7.021
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R15C40[0][A]   u_debug_module/u_debug/n4126_s5/I2          
  7.021   0.542   tINS   FF   1        R15C40[0][A]   u_debug_module/u_debug/n4126_s5/F           
  7.021   0.000   tNET   FF   1        R15C40[0][A]   u_debug_module/u_debug/progbuf8_26_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C40[0][A]   u_debug_module/u_debug/progbuf8_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_26_s0    
  9.818    -0.296   tSu         1        R15C40[0][A]   u_debug_module/u_debug/progbuf8_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.115%, 
                    route: 3.939 62.939%, 
                    tC2Q: 0.247 3.946%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path46						
Path Summary:
Slack             : 2.797
Data Arrival Time : 7.021
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R15C40[0][B]   u_debug_module/u_debug/n4125_s5/I2          
  7.021   0.542   tINS   FF   1        R15C40[0][B]   u_debug_module/u_debug/n4125_s5/F           
  7.021   0.000   tNET   FF   1        R15C40[0][B]   u_debug_module/u_debug/progbuf8_27_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C40[0][B]   u_debug_module/u_debug/progbuf8_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_27_s0    
  9.818    -0.296   tSu         1        R15C40[0][B]   u_debug_module/u_debug/progbuf8_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.115%, 
                    route: 3.939 62.939%, 
                    tC2Q: 0.247 3.946%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path47						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R14C40[1][A]   u_debug_module/u_debug/n4130_s5/I2          
  7.020   0.542   tINS   FF   1        R14C40[1][A]   u_debug_module/u_debug/n4130_s5/F           
  7.020   0.000   tNET   FF   1        R14C40[1][A]   u_debug_module/u_debug/progbuf8_22_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R14C40[1][A]   u_debug_module/u_debug/progbuf8_22_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_22_s0    
  9.818    -0.296   tSu         1        R14C40[1][A]   u_debug_module/u_debug/progbuf8_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path48						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R14C40[1][B]   u_debug_module/u_debug/n4129_s5/I2          
  7.020   0.542   tINS   FF   1        R14C40[1][B]   u_debug_module/u_debug/n4129_s5/F           
  7.020   0.000   tNET   FF   1        R14C40[1][B]   u_debug_module/u_debug/progbuf8_23_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R14C40[1][B]   u_debug_module/u_debug/progbuf8_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_23_s0    
  9.818    -0.296   tSu         1        R14C40[1][B]   u_debug_module/u_debug/progbuf8_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path49						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R14C40[2][A]   u_debug_module/u_debug/n4128_s5/I2          
  7.020   0.542   tINS   FF   1        R14C40[2][A]   u_debug_module/u_debug/n4128_s5/F           
  7.020   0.000   tNET   FF   1        R14C40[2][A]   u_debug_module/u_debug/progbuf8_24_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R14C40[2][A]   u_debug_module/u_debug/progbuf8_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_24_s0    
  9.818    -0.296   tSu         1        R14C40[2][A]   u_debug_module/u_debug/progbuf8_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path50						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R14C40[2][B]   u_debug_module/u_debug/n4127_s5/I2          
  7.020   0.542   tINS   FF   1        R14C40[2][B]   u_debug_module/u_debug/n4127_s5/F           
  7.020   0.000   tNET   FF   1        R14C40[2][B]   u_debug_module/u_debug/progbuf8_25_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R14C40[2][B]   u_debug_module/u_debug/progbuf8_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_25_s0    
  9.818    -0.296   tSu         1        R14C40[2][B]   u_debug_module/u_debug/progbuf8_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path51						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R15C40[1][A]   u_debug_module/u_debug/n4124_s5/I2          
  7.020   0.542   tINS   FF   1        R15C40[1][A]   u_debug_module/u_debug/n4124_s5/F           
  7.020   0.000   tNET   FF   1        R15C40[1][A]   u_debug_module/u_debug/progbuf8_28_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C40[1][A]   u_debug_module/u_debug/progbuf8_28_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_28_s0    
  9.818    -0.296   tSu         1        R15C40[1][A]   u_debug_module/u_debug/progbuf8_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path52						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R15C40[1][B]   u_debug_module/u_debug/n4123_s5/I2          
  7.020   0.542   tINS   FF   1        R15C40[1][B]   u_debug_module/u_debug/n4123_s5/F           
  7.020   0.000   tNET   FF   1        R15C40[1][B]   u_debug_module/u_debug/progbuf8_29_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C40[1][B]   u_debug_module/u_debug/progbuf8_29_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_29_s0    
  9.818    -0.296   tSu         1        R15C40[1][B]   u_debug_module/u_debug/progbuf8_29_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path53						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R15C40[2][A]   u_debug_module/u_debug/n4122_s5/I2          
  7.020   0.542   tINS   FF   1        R15C40[2][A]   u_debug_module/u_debug/n4122_s5/F           
  7.020   0.000   tNET   FF   1        R15C40[2][A]   u_debug_module/u_debug/progbuf8_30_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C40[2][A]   u_debug_module/u_debug/progbuf8_30_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_30_s0    
  9.818    -0.296   tSu         1        R15C40[2][A]   u_debug_module/u_debug/progbuf8_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path54						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.020
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.479   1.372   tNET   FF   1        R15C40[2][B]   u_debug_module/u_debug/n4121_s5/I2          
  7.020   0.542   tINS   FF   1        R15C40[2][B]   u_debug_module/u_debug/n4121_s5/F           
  7.020   0.000   tNET   FF   1        R15C40[2][B]   u_debug_module/u_debug/progbuf8_31_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C40[2][B]   u_debug_module/u_debug/progbuf8_31_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_31_s0    
  9.818    -0.296   tSu         1        R15C40[2][B]   u_debug_module/u_debug/progbuf8_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.107%, 
                    route: 3.939 62.946%, 
                    tC2Q: 0.247 3.947%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path55						
Path Summary:
Slack             : 2.798
Data Arrival Time : 7.668
Data Required Time: 10.466
From              : req_addr_r_1_s0
To                : cdc_resp_reg_r_31_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK      
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q        
  3.154   2.144   tNET   FF   1        R15C35[3][A]   u_debug_module/u_cdc_dm/n441_s22/I3             
  3.600   0.446   tINS   FF   1        R15C35[3][A]   u_debug_module/u_cdc_dm/n441_s22/F              
  4.364   0.764   tNET   FF   1        R14C31[0][A]   u_debug_module/u_cdc_dm/n441_s16/I3             
  4.905   0.542   tINS   FF   1        R14C31[0][A]   u_debug_module/u_cdc_dm/n441_s16/F              
  5.866   0.961   tNET   FF   1        R14C29[0][A]   u_debug_module/u_cdc_dm/n441_s9/I2              
  6.312   0.446   tINS   FF   1        R14C29[0][A]   u_debug_module/u_cdc_dm/n441_s9/F               
  6.315   0.003   tNET   FF   1        R14C29[3][B]   u_debug_module/u_cdc_dm/n441_s6/I1              
  6.591   0.276   tINS   FF   1        R14C29[3][B]   u_debug_module/u_cdc_dm/n441_s6/F               
  7.383   0.792   tNET   FF   1        R14C24[1][B]   u_debug_module/u_cdc_dm/n441_s5/I0              
  7.668   0.285   tINS   FR   1        R14C24[1][B]   u_debug_module/u_cdc_dm/n441_s5/F               
  7.668   0.000   tNET   RR   1        R14C24[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R14C24[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1/CLK  
  10.466   -0.296   tSu         1        R14C24[1][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_31_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.995 28.887%, 
                    route: 4.664 67.536%, 
                    tC2Q: 0.247 3.577%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path56						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.009
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R13C41[0][B]   u_debug_module/u_debug/n4152_s5/I2          
  7.009   0.542   tINS   FF   1        R13C41[0][B]   u_debug_module/u_debug/n4152_s5/F           
  7.009   0.000   tNET   FF   1        R13C41[0][B]   u_debug_module/u_debug/progbuf8_0_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R13C41[0][B]   u_debug_module/u_debug/progbuf8_0_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_0_s0    
  9.818    -0.296   tSu         1        R13C41[0][B]   u_debug_module/u_debug/progbuf8_0_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.181%, 
                    route: 3.927 62.865%, 
                    tC2Q: 0.247 3.954%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path57						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.009
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R14C41[0][A]   u_debug_module/u_debug/n4145_s5/I2          
  7.009   0.542   tINS   FF   1        R14C41[0][A]   u_debug_module/u_debug/n4145_s5/F           
  7.009   0.000   tNET   FF   1        R14C41[0][A]   u_debug_module/u_debug/progbuf8_7_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R14C41[0][A]   u_debug_module/u_debug/progbuf8_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_7_s0    
  9.818    -0.296   tSu         1        R14C41[0][A]   u_debug_module/u_debug/progbuf8_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.181%, 
                    route: 3.927 62.865%, 
                    tC2Q: 0.247 3.954%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path58						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.009
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R14C41[0][B]   u_debug_module/u_debug/n4143_s5/I2          
  7.009   0.542   tINS   FF   1        R14C41[0][B]   u_debug_module/u_debug/n4143_s5/F           
  7.009   0.000   tNET   FF   1        R14C41[0][B]   u_debug_module/u_debug/progbuf8_9_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R14C41[0][B]   u_debug_module/u_debug/progbuf8_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_9_s0    
  9.818    -0.296   tSu         1        R14C41[0][B]   u_debug_module/u_debug/progbuf8_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.181%, 
                    route: 3.927 62.865%, 
                    tC2Q: 0.247 3.954%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path59						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.009
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R13C41[0][A]   u_debug_module/u_debug/n4140_s5/I2          
  7.009   0.542   tINS   FF   1        R13C41[0][A]   u_debug_module/u_debug/n4140_s5/F           
  7.009   0.000   tNET   FF   1        R13C41[0][A]   u_debug_module/u_debug/progbuf8_12_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R13C41[0][A]   u_debug_module/u_debug/progbuf8_12_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_12_s0    
  9.818    -0.296   tSu         1        R13C41[0][A]   u_debug_module/u_debug/progbuf8_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.181%, 
                    route: 3.927 62.865%, 
                    tC2Q: 0.247 3.954%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path60						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.008
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R14C41[1][A]   u_debug_module/u_debug/n4151_s5/I2          
  7.008   0.542   tINS   FF   1        R14C41[1][A]   u_debug_module/u_debug/n4151_s5/F           
  7.008   0.000   tNET   FF   1        R14C41[1][A]   u_debug_module/u_debug/progbuf8_1_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R14C41[1][A]   u_debug_module/u_debug/progbuf8_1_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_1_s0    
  9.818    -0.296   tSu         1        R14C41[1][A]   u_debug_module/u_debug/progbuf8_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.173%, 
                    route: 3.927 62.872%, 
                    tC2Q: 0.247 3.955%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path61						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.008
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R14C41[1][B]   u_debug_module/u_debug/n4150_s5/I2          
  7.008   0.542   tINS   FF   1        R14C41[1][B]   u_debug_module/u_debug/n4150_s5/F           
  7.008   0.000   tNET   FF   1        R14C41[1][B]   u_debug_module/u_debug/progbuf8_2_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R14C41[1][B]   u_debug_module/u_debug/progbuf8_2_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_2_s0    
  9.818    -0.296   tSu         1        R14C41[1][B]   u_debug_module/u_debug/progbuf8_2_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.173%, 
                    route: 3.927 62.872%, 
                    tC2Q: 0.247 3.955%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path62						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.008
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R13C41[1][A]   u_debug_module/u_debug/n4149_s5/I2          
  7.008   0.542   tINS   FF   1        R13C41[1][A]   u_debug_module/u_debug/n4149_s5/F           
  7.008   0.000   tNET   FF   1        R13C41[1][A]   u_debug_module/u_debug/progbuf8_3_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R13C41[1][A]   u_debug_module/u_debug/progbuf8_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_3_s0    
  9.818    -0.296   tSu         1        R13C41[1][A]   u_debug_module/u_debug/progbuf8_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.173%, 
                    route: 3.927 62.872%, 
                    tC2Q: 0.247 3.955%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path63						
Path Summary:
Slack             : 2.810
Data Arrival Time : 7.008
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.466   1.359   tNET   FF   1        R13C41[1][B]   u_debug_module/u_debug/n4147_s5/I2          
  7.008   0.542   tINS   FF   1        R13C41[1][B]   u_debug_module/u_debug/n4147_s5/F           
  7.008   0.000   tNET   FF   1        R13C41[1][B]   u_debug_module/u_debug/progbuf8_5_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R13C41[1][B]   u_debug_module/u_debug/progbuf8_5_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_5_s0    
  9.818    -0.296   tSu         1        R13C41[1][B]   u_debug_module/u_debug/progbuf8_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.173%, 
                    route: 3.927 62.872%, 
                    tC2Q: 0.247 3.955%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path64						
Path Summary:
Slack             : 2.820
Data Arrival Time : 7.646
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.104   2.242   tNET   FF   1        R13C35[0][A]   u_debug_module/u_debug/data1_9_s1/I2        
  7.646   0.542   tINS   FF   1        R13C35[0][A]   u_debug_module/u_debug/data1_9_s1/F         
  7.646   0.000   tNET   FF   1        R13C35[0][A]   u_debug_module/u_debug/data1_r_9_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C35[0][A]   u_debug_module/u_debug/data1_r_9_s0/CLK  
  10.466   -0.296   tSu         1        R13C35[0][A]   u_debug_module/u_debug/data1_r_9_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 27.613%, 
                    route: 4.736 68.799%, 
                    tC2Q: 0.247 3.588%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path65						
Path Summary:
Slack             : 2.822
Data Arrival Time : 6.996
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.454   1.347   tNET   FF   1        R13C40[0][A]   u_debug_module/u_debug/n4138_s5/I2          
  6.996   0.542   tINS   FF   1        R13C40[0][A]   u_debug_module/u_debug/n4138_s5/F           
  6.996   0.000   tNET   FF   1        R13C40[0][A]   u_debug_module/u_debug/progbuf8_14_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R13C40[0][A]   u_debug_module/u_debug/progbuf8_14_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_14_s0    
  9.818    -0.296   tSu         1        R13C40[0][A]   u_debug_module/u_debug/progbuf8_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.247%, 
                    route: 3.914 62.791%, 
                    tC2Q: 0.247 3.962%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path66						
Path Summary:
Slack             : 2.822
Data Arrival Time : 6.996
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.454   1.347   tNET   FF   1        R13C40[0][B]   u_debug_module/u_debug/n4137_s5/I2          
  6.996   0.542   tINS   FF   1        R13C40[0][B]   u_debug_module/u_debug/n4137_s5/F           
  6.996   0.000   tNET   FF   1        R13C40[0][B]   u_debug_module/u_debug/progbuf8_15_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R13C40[0][B]   u_debug_module/u_debug/progbuf8_15_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_15_s0    
  9.818    -0.296   tSu         1        R13C40[0][B]   u_debug_module/u_debug/progbuf8_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.247%, 
                    route: 3.914 62.791%, 
                    tC2Q: 0.247 3.962%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path67						
Path Summary:
Slack             : 2.822
Data Arrival Time : 6.996
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.454   1.347   tNET   FF   1        R13C38[0][A]   u_debug_module/u_debug/n4136_s5/I2          
  6.996   0.542   tINS   FF   1        R13C38[0][A]   u_debug_module/u_debug/n4136_s5/F           
  6.996   0.000   tNET   FF   1        R13C38[0][A]   u_debug_module/u_debug/progbuf8_16_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R13C38[0][A]   u_debug_module/u_debug/progbuf8_16_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_16_s0    
  9.818    -0.296   tSu         1        R13C38[0][A]   u_debug_module/u_debug/progbuf8_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.247%, 
                    route: 3.914 62.791%, 
                    tC2Q: 0.247 3.962%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path68						
Path Summary:
Slack             : 2.822
Data Arrival Time : 6.996
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.454   1.347   tNET   FF   1        R13C38[0][B]   u_debug_module/u_debug/n4135_s5/I2          
  6.996   0.542   tINS   FF   1        R13C38[0][B]   u_debug_module/u_debug/n4135_s5/F           
  6.996   0.000   tNET   FF   1        R13C38[0][B]   u_debug_module/u_debug/progbuf8_17_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R13C38[0][B]   u_debug_module/u_debug/progbuf8_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_17_s0    
  9.818    -0.296   tSu         1        R13C38[0][B]   u_debug_module/u_debug/progbuf8_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 33.247%, 
                    route: 3.914 62.791%, 
                    tC2Q: 0.247 3.962%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path69						
Path Summary:
Slack             : 2.829
Data Arrival Time : 6.989
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.448   1.341   tNET   FF   1        R15C39[1][B]   u_debug_module/u_debug/n4134_s5/I2          
  6.989   0.542   tINS   FF   1        R15C39[1][B]   u_debug_module/u_debug/n4134_s5/F           
  6.989   0.000   tNET   FF   1        R15C39[1][B]   u_debug_module/u_debug/progbuf8_18_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C39[1][B]   u_debug_module/u_debug/progbuf8_18_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_18_s0    
  9.818    -0.296   tSu         1        R15C39[1][B]   u_debug_module/u_debug/progbuf8_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.272%, 
                    route: 3.908 62.761%, 
                    tC2Q: 0.247 3.967%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path70						
Path Summary:
Slack             : 2.829
Data Arrival Time : 6.989
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf8_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/I3          
  3.995   0.542   tINS   FF   6        R12C27[0][B]   u_debug_module/u_debug/n4121_s9/F           
  4.661   0.666   tNET   FF   1        R13C34[0][B]   u_debug_module/u_debug/n4121_s8/I2          
  5.107   0.446   tINS   FF   32       R13C34[0][B]   u_debug_module/u_debug/n4121_s8/F           
  6.448   1.341   tNET   FF   1        R13C39[1][B]   u_debug_module/u_debug/n4133_s5/I2          
  6.989   0.542   tINS   FF   1        R13C39[1][B]   u_debug_module/u_debug/n4133_s5/F           
  6.989   0.000   tNET   FF   1        R13C39[1][B]   u_debug_module/u_debug/progbuf8_19_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R13C39[1][B]   u_debug_module/u_debug/progbuf8_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf8_19_s0    
  9.818    -0.296   tSu         1        R13C39[1][B]   u_debug_module/u_debug/progbuf8_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 33.272%, 
                    route: 3.908 62.761%, 
                    tC2Q: 0.247 3.967%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path71						
Path Summary:
Slack             : 2.876
Data Arrival Time : 7.590
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.048   2.186   tNET   FF   1        R24C41[1][A]   u_debug_module/u_debug/data1_13_s1/I2       
  7.590   0.542   tINS   FF   1        R24C41[1][A]   u_debug_module/u_debug/data1_13_s1/F        
  7.590   0.000   tNET   FF   1        R24C41[1][A]   u_debug_module/u_debug/data1_r_13_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R24C41[1][A]   u_debug_module/u_debug/data1_r_13_s0/CLK  
  10.466   -0.296   tSu         1        R24C41[1][A]   u_debug_module/u_debug/data1_r_13_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 27.847%, 
                    route: 4.680 68.535%, 
                    tC2Q: 0.247 3.617%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path72						
Path Summary:
Slack             : 2.876
Data Arrival Time : 7.590
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.048   2.186   tNET   FF   1        R24C41[1][B]   u_debug_module/u_debug/data1_19_s1/I2       
  7.590   0.542   tINS   FF   1        R24C41[1][B]   u_debug_module/u_debug/data1_19_s1/F        
  7.590   0.000   tNET   FF   1        R24C41[1][B]   u_debug_module/u_debug/data1_r_19_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R24C41[1][B]   u_debug_module/u_debug/data1_r_19_s0/CLK  
  10.466   -0.296   tSu         1        R24C41[1][B]   u_debug_module/u_debug/data1_r_19_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 27.847%, 
                    route: 4.680 68.535%, 
                    tC2Q: 0.247 3.617%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path73						
Path Summary:
Slack             : 2.876
Data Arrival Time : 7.590
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.048   2.186   tNET   FF   1        R24C41[0][B]   u_debug_module/u_debug/data1_23_s1/I2       
  7.590   0.542   tINS   FF   1        R24C41[0][B]   u_debug_module/u_debug/data1_23_s1/F        
  7.590   0.000   tNET   FF   1        R24C41[0][B]   u_debug_module/u_debug/data1_r_23_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R24C41[0][B]   u_debug_module/u_debug/data1_r_23_s0/CLK  
  10.466   -0.296   tSu         1        R24C41[0][B]   u_debug_module/u_debug/data1_r_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 27.847%, 
                    route: 4.680 68.535%, 
                    tC2Q: 0.247 3.617%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path74						
Path Summary:
Slack             : 2.876
Data Arrival Time : 7.590
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.048   2.186   tNET   FF   1        R24C41[0][A]   u_debug_module/u_debug/data1_24_s1/I2       
  7.590   0.542   tINS   FF   1        R24C41[0][A]   u_debug_module/u_debug/data1_24_s1/F        
  7.590   0.000   tNET   FF   1        R24C41[0][A]   u_debug_module/u_debug/data1_r_24_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R24C41[0][A]   u_debug_module/u_debug/data1_r_24_s0/CLK  
  10.466   -0.296   tSu         1        R24C41[0][A]   u_debug_module/u_debug/data1_r_24_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 27.847%, 
                    route: 4.680 68.535%, 
                    tC2Q: 0.247 3.617%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path75						
Path Summary:
Slack             : 2.876
Data Arrival Time : 7.590
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.048   2.186   tNET   FF   1        R24C41[2][A]   u_debug_module/u_debug/data1_14_s1/I2       
  7.590   0.542   tINS   FF   1        R24C41[2][A]   u_debug_module/u_debug/data1_14_s1/F        
  7.590   0.000   tNET   FF   1        R24C41[2][A]   u_debug_module/u_debug/data1_r_14_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R24C41[2][A]   u_debug_module/u_debug/data1_r_14_s0/CLK  
  10.466   -0.296   tSu         1        R24C41[2][A]   u_debug_module/u_debug/data1_r_14_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 27.840%, 
                    route: 4.680 68.543%, 
                    tC2Q: 0.247 3.618%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path76						
Path Summary:
Slack             : 2.884
Data Arrival Time : 6.934
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.488   1.428   tNET   FF   1        R26C39[2][B]   u_debug_module/u_debug/n4046_s5/I2          
  6.934   0.446   tINS   FF   1        R26C39[2][B]   u_debug_module/u_debug/n4046_s5/F           
  6.934   0.000   tNET   FF   1        R26C39[2][B]   u_debug_module/u_debug/progbuf5_10_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C39[2][B]   u_debug_module/u_debug/progbuf5_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_10_s0    
  9.818    -0.296   tSu         1        R26C39[2][B]   u_debug_module/u_debug/progbuf5_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.434 23.232%, 
                    route: 4.491 72.766%, 
                    tC2Q: 0.247 4.002%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path77						
Path Summary:
Slack             : 2.916
Data Arrival Time : 7.550
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  7.104   2.242   tNET   FF   1        R13C35[0][B]   u_debug_module/u_debug/data1_7_s1/I2        
  7.550   0.446   tINS   FF   1        R13C35[0][B]   u_debug_module/u_debug/data1_7_s1/F         
  7.550   0.000   tNET   FF   1        R13C35[0][B]   u_debug_module/u_debug/data1_r_7_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C35[0][B]   u_debug_module/u_debug/data1_r_7_s0/CLK  
  10.466   -0.296   tSu         1        R13C35[0][B]   u_debug_module/u_debug/data1_r_7_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 26.594%, 
                    route: 4.736 69.767%, 
                    tC2Q: 0.247 3.639%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path78						
Path Summary:
Slack             : 2.933
Data Arrival Time : 6.886
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.343   1.515   tNET   FF   1        R26C39[2][A]   u_debug_module/u_debug/n4077_s5/I2          
  6.886   0.542   tINS   FF   1        R26C39[2][A]   u_debug_module/u_debug/n4077_s5/F           
  6.886   0.000   tNET   FF   1        R26C39[2][A]   u_debug_module/u_debug/progbuf6_11_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C39[2][A]   u_debug_module/u_debug/progbuf6_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_11_s0    
  9.818    -0.296   tSu         1        R26C39[2][A]   u_debug_module/u_debug/progbuf6_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.218%, 
                    route: 4.516 73.748%, 
                    tC2Q: 0.247 4.034%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path79						
Path Summary:
Slack             : 2.933
Data Arrival Time : 6.885
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.343   1.515   tNET   FF   1        R26C39[1][B]   u_debug_module/u_debug/n4078_s5/I2          
  6.885   0.542   tINS   FF   1        R26C39[1][B]   u_debug_module/u_debug/n4078_s5/F           
  6.885   0.000   tNET   FF   1        R26C39[1][B]   u_debug_module/u_debug/progbuf6_10_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C39[1][B]   u_debug_module/u_debug/progbuf6_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_10_s0    
  9.818    -0.296   tSu         1        R26C39[1][B]   u_debug_module/u_debug/progbuf6_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.209%, 
                    route: 4.516 73.757%, 
                    tC2Q: 0.247 4.034%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path80						
Path Summary:
Slack             : 2.949
Data Arrival Time : 6.869
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.327   1.267   tNET   FF   1        R25C34[0][A]   u_debug_module/u_debug/n4033_s5/I2          
  6.869   0.542   tINS   FF   1        R25C34[0][A]   u_debug_module/u_debug/n4033_s5/F           
  6.869   0.000   tNET   FF   1        R25C34[0][A]   u_debug_module/u_debug/progbuf5_23_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C34[0][A]   u_debug_module/u_debug/progbuf5_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_23_s0    
  9.818    -0.296   tSu         1        R25C34[0][A]   u_debug_module/u_debug/progbuf5_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.530 25.057%, 
                    route: 4.330 70.899%, 
                    tC2Q: 0.247 4.045%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path81						
Path Summary:
Slack             : 2.949
Data Arrival Time : 6.869
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.327   1.267   tNET   FF   1        R25C34[0][B]   u_debug_module/u_debug/n4032_s5/I2          
  6.869   0.542   tINS   FF   1        R25C34[0][B]   u_debug_module/u_debug/n4032_s5/F           
  6.869   0.000   tNET   FF   1        R25C34[0][B]   u_debug_module/u_debug/progbuf5_24_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C34[0][B]   u_debug_module/u_debug/progbuf5_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_24_s0    
  9.818    -0.296   tSu         1        R25C34[0][B]   u_debug_module/u_debug/progbuf5_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.530 25.057%, 
                    route: 4.330 70.899%, 
                    tC2Q: 0.247 4.045%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path82						
Path Summary:
Slack             : 2.954
Data Arrival Time : 6.865
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  6.579   1.991   tNET   FF   1        R20C27[1][B]   u_debug_module/u_debug/n3978_s5/I2          
  6.865   0.285   tINS   FR   1        R20C27[1][B]   u_debug_module/u_debug/n3978_s5/F           
  6.865   0.000   tNET   RR   1        R20C27[1][B]   u_debug_module/u_debug/progbuf3_14_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C27[1][B]   u_debug_module/u_debug/progbuf3_14_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_14_s0    
  9.818    -0.296   tSu         1        R20C27[1][B]   u_debug_module/u_debug/progbuf3_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 18.081%, 
                    route: 4.752 77.871%, 
                    tC2Q: 0.247 4.048%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path83						
Path Summary:
Slack             : 2.964
Data Arrival Time : 7.502
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_36_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.239   0.607   tNET   FF   1        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/I1              
  6.781   0.542   tINS   FF   6        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/F               
  7.056   0.276   tNET   FF   1        R17C22[0][B]   u_debug_module/u_cdc_dm/n436_s5/I1              
  7.502   0.446   tINS   FF   1        R17C22[0][B]   u_debug_module/u_cdc_dm/n436_s5/F               
  7.502   0.000   tNET   FF   1        R17C22[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R17C22[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1/CLK  
  10.466   -0.296   tSu         1        R17C22[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_36_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.613 38.765%, 
                    route: 3.880 57.570%, 
                    tC2Q: 0.247 3.665%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path84						
Path Summary:
Slack             : 3.045
Data Arrival Time : 6.774
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.488   1.428   tNET   FF   1        R26C39[0][A]   u_debug_module/u_debug/n4050_s5/I2          
  6.774   0.285   tINS   FR   1        R26C39[0][A]   u_debug_module/u_debug/n4050_s5/F           
  6.774   0.000   tNET   RR   1        R26C39[0][A]   u_debug_module/u_debug/progbuf5_6_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R26C39[0][A]   u_debug_module/u_debug/progbuf5_6_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_6_s0    
  9.818    -0.296   tSu         1        R26C39[0][A]   u_debug_module/u_debug/progbuf5_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 21.178%, 
                    route: 4.491 74.713%, 
                    tC2Q: 0.247 4.109%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path85						
Path Summary:
Slack             : 3.047
Data Arrival Time : 7.419
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.973   2.111   tNET   FF   1        R21C42[1][B]   u_debug_module/u_debug/data1_30_s1/I2       
  7.419   0.446   tINS   FF   1        R21C42[1][B]   u_debug_module/u_debug/data1_30_s1/F        
  7.419   0.000   tNET   FF   1        R21C42[1][B]   u_debug_module/u_debug/data1_r_30_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R21C42[1][B]   u_debug_module/u_debug/data1_r_30_s0/CLK  
  10.466   -0.296   tSu         1        R21C42[1][B]   u_debug_module/u_debug/data1_r_30_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 27.117%, 
                    route: 4.604 69.172%, 
                    tC2Q: 0.247 3.711%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path86						
Path Summary:
Slack             : 3.054
Data Arrival Time : 6.765
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  6.223   1.634   tNET   FF   1        R15C31[1][A]   u_debug_module/u_debug/n3975_s5/I2          
  6.765   0.542   tINS   FF   1        R15C31[1][A]   u_debug_module/u_debug/n3975_s5/F           
  6.765   0.000   tNET   FF   1        R15C31[1][A]   u_debug_module/u_debug/progbuf3_17_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C31[1][A]   u_debug_module/u_debug/progbuf3_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_17_s0    
  9.818    -0.296   tSu         1        R15C31[1][A]   u_debug_module/u_debug/progbuf3_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.654%, 
                    route: 4.395 73.231%, 
                    tC2Q: 0.247 4.115%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path87						
Path Summary:
Slack             : 3.119
Data Arrival Time : 6.700
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.157   1.329   tNET   FF   1        R16C39[0][A]   u_debug_module/u_debug/n4070_s5/I2          
  6.700   0.542   tINS   FF   1        R16C39[0][A]   u_debug_module/u_debug/n4070_s5/F           
  6.700   0.000   tNET   FF   1        R16C39[0][A]   u_debug_module/u_debug/progbuf6_18_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C39[0][A]   u_debug_module/u_debug/progbuf6_18_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_18_s0    
  9.818    -0.296   tSu         1        R16C39[0][A]   u_debug_module/u_debug/progbuf6_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.914%, 
                    route: 4.330 72.926%, 
                    tC2Q: 0.247 4.160%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path88						
Path Summary:
Slack             : 3.119
Data Arrival Time : 6.700
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.157   1.329   tNET   FF   1        R16C39[0][B]   u_debug_module/u_debug/n4068_s5/I2          
  6.700   0.542   tINS   FF   1        R16C39[0][B]   u_debug_module/u_debug/n4068_s5/F           
  6.700   0.000   tNET   FF   1        R16C39[0][B]   u_debug_module/u_debug/progbuf6_20_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C39[0][B]   u_debug_module/u_debug/progbuf6_20_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_20_s0    
  9.818    -0.296   tSu         1        R16C39[0][B]   u_debug_module/u_debug/progbuf6_20_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.914%, 
                    route: 4.330 72.926%, 
                    tC2Q: 0.247 4.160%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path89						
Path Summary:
Slack             : 3.119
Data Arrival Time : 6.699
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.157   1.329   tNET   FF   1        R16C39[1][A]   u_debug_module/u_debug/n4067_s5/I2          
  6.699   0.542   tINS   FF   1        R16C39[1][A]   u_debug_module/u_debug/n4067_s5/F           
  6.699   0.000   tNET   FF   1        R16C39[1][A]   u_debug_module/u_debug/progbuf6_21_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C39[1][A]   u_debug_module/u_debug/progbuf6_21_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_21_s0    
  9.818    -0.296   tSu         1        R16C39[1][A]   u_debug_module/u_debug/progbuf6_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.904%, 
                    route: 4.330 72.935%, 
                    tC2Q: 0.247 4.161%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path90						
Path Summary:
Slack             : 3.119
Data Arrival Time : 6.699
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.157   1.329   tNET   FF   1        R16C39[1][B]   u_debug_module/u_debug/n4066_s5/I2          
  6.699   0.542   tINS   FF   1        R16C39[1][B]   u_debug_module/u_debug/n4066_s5/F           
  6.699   0.000   tNET   FF   1        R16C39[1][B]   u_debug_module/u_debug/progbuf6_22_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C39[1][B]   u_debug_module/u_debug/progbuf6_22_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_22_s0    
  9.818    -0.296   tSu         1        R16C39[1][B]   u_debug_module/u_debug/progbuf6_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.904%, 
                    route: 4.330 72.935%, 
                    tC2Q: 0.247 4.161%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path91						
Path Summary:
Slack             : 3.119
Data Arrival Time : 6.699
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.157   1.329   tNET   FF   1        R16C39[2][A]   u_debug_module/u_debug/n4061_s5/I2          
  6.699   0.542   tINS   FF   1        R16C39[2][A]   u_debug_module/u_debug/n4061_s5/F           
  6.699   0.000   tNET   FF   1        R16C39[2][A]   u_debug_module/u_debug/progbuf6_27_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C39[2][A]   u_debug_module/u_debug/progbuf6_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_27_s0    
  9.818    -0.296   tSu         1        R16C39[2][A]   u_debug_module/u_debug/progbuf6_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.904%, 
                    route: 4.330 72.935%, 
                    tC2Q: 0.247 4.161%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path92						
Path Summary:
Slack             : 3.119
Data Arrival Time : 6.699
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.157   1.329   tNET   FF   1        R16C39[2][B]   u_debug_module/u_debug/n4060_s5/I2          
  6.699   0.542   tINS   FF   1        R16C39[2][B]   u_debug_module/u_debug/n4060_s5/F           
  6.699   0.000   tNET   FF   1        R16C39[2][B]   u_debug_module/u_debug/progbuf6_28_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C39[2][B]   u_debug_module/u_debug/progbuf6_28_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_28_s0    
  9.818    -0.296   tSu         1        R16C39[2][B]   u_debug_module/u_debug/progbuf6_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.904%, 
                    route: 4.330 72.935%, 
                    tC2Q: 0.247 4.161%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path93						
Path Summary:
Slack             : 3.137
Data Arrival Time : 6.681
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.139   1.310   tNET   FF   1        R16C38[0][A]   u_debug_module/u_debug/n4059_s5/I2          
  6.681   0.542   tINS   FF   1        R16C38[0][A]   u_debug_module/u_debug/n4059_s5/F           
  6.681   0.000   tNET   FF   1        R16C38[0][A]   u_debug_module/u_debug/progbuf6_29_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C38[0][A]   u_debug_module/u_debug/progbuf6_29_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_29_s0    
  9.818    -0.296   tSu         1        R16C38[0][A]   u_debug_module/u_debug/progbuf6_29_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.986%, 
                    route: 4.311 72.841%, 
                    tC2Q: 0.247 4.173%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path94						
Path Summary:
Slack             : 3.137
Data Arrival Time : 6.681
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.139   1.310   tNET   FF   1        R16C38[0][B]   u_debug_module/u_debug/n4058_s5/I2          
  6.681   0.542   tINS   FF   1        R16C38[0][B]   u_debug_module/u_debug/n4058_s5/F           
  6.681   0.000   tNET   FF   1        R16C38[0][B]   u_debug_module/u_debug/progbuf6_30_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C38[0][B]   u_debug_module/u_debug/progbuf6_30_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_30_s0    
  9.818    -0.296   tSu         1        R16C38[0][B]   u_debug_module/u_debug/progbuf6_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.986%, 
                    route: 4.311 72.841%, 
                    tC2Q: 0.247 4.173%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path95						
Path Summary:
Slack             : 3.138
Data Arrival Time : 6.680
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.139   1.310   tNET   FF   1        R16C40[1][B]   u_debug_module/u_debug/n4088_s5/I2          
  6.680   0.542   tINS   FF   1        R16C40[1][B]   u_debug_module/u_debug/n4088_s5/F           
  6.680   0.000   tNET   FF   1        R16C40[1][B]   u_debug_module/u_debug/progbuf6_0_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R16C40[1][B]   u_debug_module/u_debug/progbuf6_0_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_0_s0    
  9.818    -0.296   tSu         1        R16C40[1][B]   u_debug_module/u_debug/progbuf6_0_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.976%, 
                    route: 4.311 72.850%, 
                    tC2Q: 0.247 4.174%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path96						
Path Summary:
Slack             : 3.138
Data Arrival Time : 6.680
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.139   1.310   tNET   FF   1        R16C40[2][A]   u_debug_module/u_debug/n4087_s5/I2          
  6.680   0.542   tINS   FF   1        R16C40[2][A]   u_debug_module/u_debug/n4087_s5/F           
  6.680   0.000   tNET   FF   1        R16C40[2][A]   u_debug_module/u_debug/progbuf6_1_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R16C40[2][A]   u_debug_module/u_debug/progbuf6_1_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_1_s0    
  9.818    -0.296   tSu         1        R16C40[2][A]   u_debug_module/u_debug/progbuf6_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.976%, 
                    route: 4.311 72.850%, 
                    tC2Q: 0.247 4.174%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path97						
Path Summary:
Slack             : 3.138
Data Arrival Time : 6.680
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.139   1.310   tNET   FF   1        R16C40[2][B]   u_debug_module/u_debug/n4086_s5/I2          
  6.680   0.542   tINS   FF   1        R16C40[2][B]   u_debug_module/u_debug/n4086_s5/F           
  6.680   0.000   tNET   FF   1        R16C40[2][B]   u_debug_module/u_debug/progbuf6_2_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R16C40[2][B]   u_debug_module/u_debug/progbuf6_2_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_2_s0    
  9.818    -0.296   tSu         1        R16C40[2][B]   u_debug_module/u_debug/progbuf6_2_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.976%, 
                    route: 4.311 72.850%, 
                    tC2Q: 0.247 4.174%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path98						
Path Summary:
Slack             : 3.138
Data Arrival Time : 6.680
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.139   1.310   tNET   FF   1        R16C38[1][A]   u_debug_module/u_debug/n4057_s5/I2          
  6.680   0.542   tINS   FF   1        R16C38[1][A]   u_debug_module/u_debug/n4057_s5/F           
  6.680   0.000   tNET   FF   1        R16C38[1][A]   u_debug_module/u_debug/progbuf6_31_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C38[1][A]   u_debug_module/u_debug/progbuf6_31_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_31_s0    
  9.818    -0.296   tSu         1        R16C38[1][A]   u_debug_module/u_debug/progbuf6_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 22.976%, 
                    route: 4.311 72.850%, 
                    tC2Q: 0.247 4.174%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path99						
Path Summary:
Slack             : 3.149
Data Arrival Time : 7.317
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.774   1.912   tNET   FF   1        R21C40[0][A]   u_debug_module/u_debug/data1_25_s1/I2       
  7.317   0.542   tINS   FF   1        R21C40[0][A]   u_debug_module/u_debug/data1_25_s1/F        
  7.317   0.000   tNET   FF   1        R21C40[0][A]   u_debug_module/u_debug/data1_r_25_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R21C40[0][A]   u_debug_module/u_debug/data1_r_25_s0/CLK  
  10.466   -0.296   tSu         1        R21C40[0][A]   u_debug_module/u_debug/data1_r_25_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.011%, 
                    route: 4.406 67.221%, 
                    tC2Q: 0.247 3.769%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path100						
Path Summary:
Slack             : 3.150
Data Arrival Time : 6.669
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.126   1.298   tNET   FF   1        R18C39[0][A]   u_debug_module/u_debug/n4063_s5/I2          
  6.669   0.542   tINS   FF   1        R18C39[0][A]   u_debug_module/u_debug/n4063_s5/F           
  6.669   0.000   tNET   FF   1        R18C39[0][A]   u_debug_module/u_debug/progbuf6_25_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C39[0][A]   u_debug_module/u_debug/progbuf6_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_25_s0    
  9.818    -0.296   tSu         1        R18C39[0][A]   u_debug_module/u_debug/progbuf6_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.034%, 
                    route: 4.299 72.784%, 
                    tC2Q: 0.247 4.182%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path101						
Path Summary:
Slack             : 3.151
Data Arrival Time : 6.667
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf1_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.493   1.401   tNET   FF   1        R16C26[2][B]   u_debug_module/u_debug/n3897_s8/I2          
  4.035   0.542   tINS   FF   32       R16C26[2][B]   u_debug_module/u_debug/n3897_s8/F           
  6.221   2.186   tNET   FF   1        R22C24[0][A]   u_debug_module/u_debug/n3920_s5/I2          
  6.667   0.446   tINS   FF   1        R22C24[0][A]   u_debug_module/u_debug/n3920_s5/F           
  6.667   0.000   tNET   FF   1        R22C24[0][A]   u_debug_module/u_debug/progbuf1_8_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R22C24[0][A]   u_debug_module/u_debug/progbuf1_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf1_8_s0    
  9.818    -0.296   tSu         1        R22C24[0][A]   u_debug_module/u_debug/progbuf1_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 25.903%, 
                    route: 4.128 69.914%, 
                    tC2Q: 0.247 4.183%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path102						
Path Summary:
Slack             : 3.152
Data Arrival Time : 6.666
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.220   1.160   tNET   FF   1        R23C38[2][A]   u_debug_module/u_debug/n4053_s5/I2          
  6.666   0.446   tINS   FF   1        R23C38[2][A]   u_debug_module/u_debug/n4053_s5/F           
  6.666   0.000   tNET   FF   1        R23C38[2][A]   u_debug_module/u_debug/progbuf5_3_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C38[2][A]   u_debug_module/u_debug/progbuf5_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_3_s0    
  9.818    -0.296   tSu         1        R23C38[2][A]   u_debug_module/u_debug/progbuf5_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.434 24.287%, 
                    route: 4.223 71.529%, 
                    tC2Q: 0.247 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path103						
Path Summary:
Slack             : 3.152
Data Arrival Time : 6.666
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.220   1.160   tNET   FF   1        R23C38[2][B]   u_debug_module/u_debug/n4052_s5/I2          
  6.666   0.446   tINS   FF   1        R23C38[2][B]   u_debug_module/u_debug/n4052_s5/F           
  6.666   0.000   tNET   FF   1        R23C38[2][B]   u_debug_module/u_debug/progbuf5_4_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C38[2][B]   u_debug_module/u_debug/progbuf5_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_4_s0    
  9.818    -0.296   tSu         1        R23C38[2][B]   u_debug_module/u_debug/progbuf5_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.434 24.287%, 
                    route: 4.223 71.529%, 
                    tC2Q: 0.247 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path104						
Path Summary:
Slack             : 3.153
Data Arrival Time : 6.666
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.380   1.552   tNET   FF   1        R23C38[0][A]   u_debug_module/u_debug/n4079_s5/I2          
  6.666   0.285   tINS   FR   1        R23C38[0][A]   u_debug_module/u_debug/n4079_s5/F           
  6.666   0.000   tNET   RR   1        R23C38[0][A]   u_debug_module/u_debug/progbuf6_9_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C38[0][A]   u_debug_module/u_debug/progbuf6_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_9_s0    
  9.818    -0.296   tSu         1        R23C38[0][A]   u_debug_module/u_debug/progbuf6_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 18.691%, 
                    route: 4.553 77.125%, 
                    tC2Q: 0.247 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path105						
Path Summary:
Slack             : 3.153
Data Arrival Time : 6.666
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.380   1.552   tNET   FF   1        R23C38[0][B]   u_debug_module/u_debug/n4076_s5/I2          
  6.666   0.285   tINS   FR   1        R23C38[0][B]   u_debug_module/u_debug/n4076_s5/F           
  6.666   0.000   tNET   RR   1        R23C38[0][B]   u_debug_module/u_debug/progbuf6_12_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C38[0][B]   u_debug_module/u_debug/progbuf6_12_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_12_s0    
  9.818    -0.296   tSu         1        R23C38[0][B]   u_debug_module/u_debug/progbuf6_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 18.691%, 
                    route: 4.553 77.125%, 
                    tC2Q: 0.247 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path106						
Path Summary:
Slack             : 3.153
Data Arrival Time : 6.666
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.380   1.552   tNET   FF   1        R23C38[1][A]   u_debug_module/u_debug/n4074_s5/I2          
  6.666   0.285   tINS   FR   1        R23C38[1][A]   u_debug_module/u_debug/n4074_s5/F           
  6.666   0.000   tNET   RR   1        R23C38[1][A]   u_debug_module/u_debug/progbuf6_14_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C38[1][A]   u_debug_module/u_debug/progbuf6_14_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_14_s0    
  9.818    -0.296   tSu         1        R23C38[1][A]   u_debug_module/u_debug/progbuf6_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 18.691%, 
                    route: 4.553 77.125%, 
                    tC2Q: 0.247 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path107						
Path Summary:
Slack             : 3.153
Data Arrival Time : 6.666
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.380   1.552   tNET   FF   1        R23C38[1][B]   u_debug_module/u_debug/n4069_s5/I2          
  6.666   0.285   tINS   FR   1        R23C38[1][B]   u_debug_module/u_debug/n4069_s5/F           
  6.666   0.000   tNET   RR   1        R23C38[1][B]   u_debug_module/u_debug/progbuf6_19_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C38[1][B]   u_debug_module/u_debug/progbuf6_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_19_s0    
  9.818    -0.296   tSu         1        R23C38[1][B]   u_debug_module/u_debug/progbuf6_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 18.691%, 
                    route: 4.553 77.125%, 
                    tC2Q: 0.247 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path108						
Path Summary:
Slack             : 3.166
Data Arrival Time : 7.300
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.854   1.992   tNET   FF   1        R13C36[0][A]   u_debug_module/u_debug/data1_4_s1/I2        
  7.300   0.446   tINS   FF   1        R13C36[0][A]   u_debug_module/u_debug/data1_4_s1/F         
  7.300   0.000   tNET   FF   1        R13C36[0][A]   u_debug_module/u_debug/data1_r_4_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C36[0][A]   u_debug_module/u_debug/data1_r_4_s0/CLK  
  10.466   -0.296   tSu         1        R13C36[0][A]   u_debug_module/u_debug/data1_r_4_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 27.612%, 
                    route: 4.485 68.609%, 
                    tC2Q: 0.247 3.778%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path109						
Path Summary:
Slack             : 3.166
Data Arrival Time : 7.300
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.854   1.992   tNET   FF   1        R13C36[1][B]   u_debug_module/u_debug/data1_6_s1/I2        
  7.300   0.446   tINS   FF   1        R13C36[1][B]   u_debug_module/u_debug/data1_6_s1/F         
  7.300   0.000   tNET   FF   1        R13C36[1][B]   u_debug_module/u_debug/data1_r_6_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C36[1][B]   u_debug_module/u_debug/data1_r_6_s0/CLK  
  10.466   -0.296   tSu         1        R13C36[1][B]   u_debug_module/u_debug/data1_r_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 27.612%, 
                    route: 4.485 68.609%, 
                    tC2Q: 0.247 3.778%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path110						
Path Summary:
Slack             : 3.166
Data Arrival Time : 7.300
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.854   1.992   tNET   FF   1        R13C36[1][A]   u_debug_module/u_debug/data1_8_s1/I2        
  7.300   0.446   tINS   FF   1        R13C36[1][A]   u_debug_module/u_debug/data1_8_s1/F         
  7.300   0.000   tNET   FF   1        R13C36[1][A]   u_debug_module/u_debug/data1_r_8_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C36[1][A]   u_debug_module/u_debug/data1_r_8_s0/CLK  
  10.466   -0.296   tSu         1        R13C36[1][A]   u_debug_module/u_debug/data1_r_8_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 27.612%, 
                    route: 4.485 68.609%, 
                    tC2Q: 0.247 3.778%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path111						
Path Summary:
Slack             : 3.166
Data Arrival Time : 7.300
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.854   1.992   tNET   FF   1        R13C36[0][B]   u_debug_module/u_debug/data1_10_s1/I2       
  7.300   0.446   tINS   FF   1        R13C36[0][B]   u_debug_module/u_debug/data1_10_s1/F        
  7.300   0.000   tNET   FF   1        R13C36[0][B]   u_debug_module/u_debug/data1_r_10_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C36[0][B]   u_debug_module/u_debug/data1_r_10_s0/CLK  
  10.466   -0.296   tSu         1        R13C36[0][B]   u_debug_module/u_debug/data1_r_10_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 27.612%, 
                    route: 4.485 68.609%, 
                    tC2Q: 0.247 3.778%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path112						
Path Summary:
Slack             : 3.199
Data Arrival Time : 6.619
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.078   1.249   tNET   FF   1        R25C39[1][A]   u_debug_module/u_debug/n4083_s5/I2          
  6.619   0.542   tINS   FF   1        R25C39[1][A]   u_debug_module/u_debug/n4083_s5/F           
  6.619   0.000   tNET   FF   1        R25C39[1][A]   u_debug_module/u_debug/progbuf6_5_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R25C39[1][A]   u_debug_module/u_debug/progbuf6_5_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_5_s0    
  9.818    -0.296   tSu         1        R25C39[1][A]   u_debug_module/u_debug/progbuf6_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.216%, 
                    route: 4.250 72.567%, 
                    tC2Q: 0.247 4.217%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path113						
Path Summary:
Slack             : 3.199
Data Arrival Time : 6.619
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.078   1.249   tNET   FF   1        R25C39[1][B]   u_debug_module/u_debug/n4075_s5/I2          
  6.619   0.542   tINS   FF   1        R25C39[1][B]   u_debug_module/u_debug/n4075_s5/F           
  6.619   0.000   tNET   FF   1        R25C39[1][B]   u_debug_module/u_debug/progbuf6_13_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C39[1][B]   u_debug_module/u_debug/progbuf6_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_13_s0    
  9.818    -0.296   tSu         1        R25C39[1][B]   u_debug_module/u_debug/progbuf6_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.216%, 
                    route: 4.250 72.567%, 
                    tC2Q: 0.247 4.217%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path114						
Path Summary:
Slack             : 3.208
Data Arrival Time : 7.258
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.973   2.111   tNET   FF   1        R21C42[2][A]   u_debug_module/u_debug/data1_26_s1/I2       
  7.258   0.285   tINS   FR   1        R21C42[2][A]   u_debug_module/u_debug/data1_26_s1/F        
  7.258   0.000   tNET   RR   1        R21C42[2][A]   u_debug_module/u_debug/data1_r_26_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R21C42[2][A]   u_debug_module/u_debug/data1_r_26_s0/CLK  
  10.466   -0.296   tSu         1        R21C42[2][A]   u_debug_module/u_debug/data1_r_26_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.644 25.313%, 
                    route: 4.604 70.884%, 
                    tC2Q: 0.247 3.803%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path115						
Path Summary:
Slack             : 3.208
Data Arrival Time : 7.258
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.973   2.111   tNET   FF   1        R21C42[2][B]   u_debug_module/u_debug/data1_31_s1/I2       
  7.258   0.285   tINS   FR   1        R21C42[2][B]   u_debug_module/u_debug/data1_31_s1/F        
  7.258   0.000   tNET   RR   1        R21C42[2][B]   u_debug_module/u_debug/data1_r_31_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R21C42[2][B]   u_debug_module/u_debug/data1_r_31_s0/CLK  
  10.466   -0.296   tSu         1        R21C42[2][B]   u_debug_module/u_debug/data1_r_31_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.644 25.313%, 
                    route: 4.604 70.884%, 
                    tC2Q: 0.247 3.803%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path116						
Path Summary:
Slack             : 3.222
Data Arrival Time : 6.596
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  6.054   1.465   tNET   FF   1        R20C30[1][A]   u_debug_module/u_debug/n3961_s5/I2          
  6.596   0.542   tINS   FF   1        R20C30[1][A]   u_debug_module/u_debug/n3961_s5/F           
  6.596   0.000   tNET   FF   1        R20C30[1][A]   u_debug_module/u_debug/progbuf3_31_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C30[1][A]   u_debug_module/u_debug/progbuf3_31_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_31_s0    
  9.818    -0.296   tSu         1        R20C30[1][A]   u_debug_module/u_debug/progbuf3_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.321%, 
                    route: 4.226 72.445%, 
                    tC2Q: 0.247 4.234%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path117						
Path Summary:
Slack             : 3.225
Data Arrival Time : 6.593
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  6.051   1.462   tNET   FF   1        R25C31[0][A]   u_debug_module/u_debug/n3987_s5/I2          
  6.593   0.542   tINS   FF   1        R25C31[0][A]   u_debug_module/u_debug/n3987_s5/F           
  6.593   0.000   tNET   FF   1        R25C31[0][A]   u_debug_module/u_debug/progbuf3_5_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R25C31[0][A]   u_debug_module/u_debug/progbuf3_5_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_5_s0    
  9.818    -0.296   tSu         1        R25C31[0][A]   u_debug_module/u_debug/progbuf3_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.332%, 
                    route: 4.223 72.432%, 
                    tC2Q: 0.247 4.236%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path118						
Path Summary:
Slack             : 3.226
Data Arrival Time : 7.240
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_34_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.239   0.607   tNET   FF   1        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/I1              
  6.781   0.542   tINS   FF   6        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/F               
  6.794   0.013   tNET   FF   1        R17C24[1][A]   u_debug_module/u_cdc_dm/n438_s5/I1              
  7.240   0.446   tINS   FF   1        R17C24[1][A]   u_debug_module/u_cdc_dm/n438_s5/F               
  7.240   0.000   tNET   FF   1        R17C24[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R17C24[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1/CLK  
  10.466   -0.296   tSu         1        R17C24[1][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_34_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.613 40.338%, 
                    route: 3.617 55.849%, 
                    tC2Q: 0.247 3.813%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path119						
Path Summary:
Slack             : 3.226
Data Arrival Time : 7.240
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_35_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3             
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F              
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1              
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F               
  6.239   0.607   tNET   FF   1        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/I1              
  6.781   0.542   tINS   FF   6        R17C24[3][A]   u_debug_module/u_cdc_dm/n438_s6/F               
  6.794   0.013   tNET   FF   1        R17C24[0][B]   u_debug_module/u_cdc_dm/n437_s5/I1              
  7.240   0.446   tINS   FF   1        R17C24[0][B]   u_debug_module/u_cdc_dm/n437_s5/F               
  7.240   0.000   tNET   FF   1        R17C24[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R17C24[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1/CLK  
  10.466   -0.296   tSu         1        R17C24[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_35_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.613 40.338%, 
                    route: 3.617 55.849%, 
                    tC2Q: 0.247 3.813%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path120						
Path Summary:
Slack             : 3.262
Data Arrival Time : 7.204
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_addr_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.093   1.049   tNET   FF   1        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/I3                  
  3.635   0.542   tINS   FF   4        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/F                   
  4.393   0.758   tNET   FF   1        R14C17[1][B]   u_debug_module/u_spi/n3369_s61/I2                  
  4.935   0.542   tINS   FF   34       R14C17[1][B]   u_debug_module/u_spi/n3369_s61/F                   
  5.663   0.728   tNET   FF   1        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/I3                  
  6.204   0.542   tINS   FF   5        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/F                   
  6.663   0.458   tNET   FF   1        R9C19[1][B]    u_debug_module/u_spi/n7804_s11/I1                  
  7.204   0.542   tINS   FF   1        R9C19[1][B]    u_debug_module/u_spi/n7804_s11/F                   
  7.204   0.000   tNET   FF   1        R9C19[1][B]    u_debug_module/u_spi/resp_addr_1_s0/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R9C19[1][B]   u_debug_module/u_spi/resp_addr_1_s0/CLK  
  10.466   -0.296   tSu         1        R9C19[1][B]   u_debug_module/u_spi/resp_addr_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.442 37.914%, 
                    route: 3.752 58.252%, 
                    tC2Q: 0.247 3.834%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path121						
Path Summary:
Slack             : 3.276
Data Arrival Time : 7.190
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.649   1.787   tNET   FF   1        R13C36[2][A]   u_debug_module/u_debug/data1_5_s1/I2        
  7.190   0.542   tINS   FF   1        R13C36[2][A]   u_debug_module/u_debug/data1_5_s1/F         
  7.190   0.000   tNET   FF   1        R13C36[2][A]   u_debug_module/u_debug/data1_r_5_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C36[2][A]   u_debug_module/u_debug/data1_r_5_s0/CLK  
  10.466   -0.296   tSu         1        R13C36[2][A]   u_debug_module/u_debug/data1_r_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.569%, 
                    route: 4.280 66.588%, 
                    tC2Q: 0.247 3.843%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path122						
Path Summary:
Slack             : 3.280
Data Arrival Time : 7.186
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : cdc_resp_reg_r_17_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q        
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1     
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F      
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3             
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F              
  4.619   0.743   tNET   FF   1        R12C23[2][B]   u_debug_module/u_cdc_dm/n455_s11/I0             
  5.161   0.542   tINS   FF   1        R12C23[2][B]   u_debug_module/u_cdc_dm/n455_s11/F              
  5.859   0.698   tNET   FF   1        R11C26[0][A]   u_debug_module/u_cdc_dm/n455_s7/I2              
  6.305   0.446   tINS   FF   1        R11C26[0][A]   u_debug_module/u_cdc_dm/n455_s7/F               
  6.740   0.435   tNET   FF   1        R11C23[0][B]   u_debug_module/u_cdc_dm/n455_s5/I2              
  7.186   0.446   tINS   FF   1        R11C23[0][B]   u_debug_module/u_cdc_dm/n455_s5/F               
  7.186   0.000   tNET   FF   1        R11C23[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R11C23[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/CLK  
  10.466   -0.296   tSu         1        R11C23[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.423 37.721%, 
                    route: 3.754 58.434%, 
                    tC2Q: 0.247 3.845%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path123						
Path Summary:
Slack             : 3.281
Data Arrival Time : 7.185
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.643   1.781   tNET   FF   1        R12C36[2][B]   u_debug_module/u_debug/data1_1_s1/I2        
  7.185   0.542   tINS   FF   1        R12C36[2][B]   u_debug_module/u_debug/data1_1_s1/F         
  7.185   0.000   tNET   FF   1        R12C36[2][B]   u_debug_module/u_debug/data1_r_1_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C36[2][B]   u_debug_module/u_debug/data1_r_1_s0/CLK  
  10.466   -0.296   tSu         1        R12C36[2][B]   u_debug_module/u_debug/data1_r_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.594%, 
                    route: 4.275 66.560%, 
                    tC2Q: 0.247 3.846%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path124						
Path Summary:
Slack             : 3.289
Data Arrival Time : 6.529
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.987   1.398   tNET   FF   1        R26C33[0][B]   u_debug_module/u_debug/n3986_s5/I2          
  6.529   0.542   tINS   FF   1        R26C33[0][B]   u_debug_module/u_debug/n3986_s5/F           
  6.529   0.000   tNET   FF   1        R26C33[0][B]   u_debug_module/u_debug/progbuf3_6_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R26C33[0][B]   u_debug_module/u_debug/progbuf3_6_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_6_s0    
  9.818    -0.296   tSu         1        R26C33[0][B]   u_debug_module/u_debug/progbuf3_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.592%, 
                    route: 4.159 72.125%, 
                    tC2Q: 0.247 4.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path125						
Path Summary:
Slack             : 3.289
Data Arrival Time : 6.529
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.987   1.398   tNET   FF   1        R23C33[0][A]   u_debug_module/u_debug/n3985_s5/I2          
  6.529   0.542   tINS   FF   1        R23C33[0][A]   u_debug_module/u_debug/n3985_s5/F           
  6.529   0.000   tNET   FF   1        R23C33[0][A]   u_debug_module/u_debug/progbuf3_7_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C33[0][A]   u_debug_module/u_debug/progbuf3_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_7_s0    
  9.818    -0.296   tSu         1        R23C33[0][A]   u_debug_module/u_debug/progbuf3_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.592%, 
                    route: 4.159 72.125%, 
                    tC2Q: 0.247 4.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path126						
Path Summary:
Slack             : 3.289
Data Arrival Time : 6.529
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.987   1.398   tNET   FF   1        R23C33[0][B]   u_debug_module/u_debug/n3984_s5/I2          
  6.529   0.542   tINS   FF   1        R23C33[0][B]   u_debug_module/u_debug/n3984_s5/F           
  6.529   0.000   tNET   FF   1        R23C33[0][B]   u_debug_module/u_debug/progbuf3_8_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C33[0][B]   u_debug_module/u_debug/progbuf3_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_8_s0    
  9.818    -0.296   tSu         1        R23C33[0][B]   u_debug_module/u_debug/progbuf3_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.592%, 
                    route: 4.159 72.125%, 
                    tC2Q: 0.247 4.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path127						
Path Summary:
Slack             : 3.289
Data Arrival Time : 6.529
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.987   1.398   tNET   FF   1        R26C33[1][A]   u_debug_module/u_debug/n3969_s5/I2          
  6.529   0.542   tINS   FF   1        R26C33[1][A]   u_debug_module/u_debug/n3969_s5/F           
  6.529   0.000   tNET   FF   1        R26C33[1][A]   u_debug_module/u_debug/progbuf3_23_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C33[1][A]   u_debug_module/u_debug/progbuf3_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_23_s0    
  9.818    -0.296   tSu         1        R26C33[1][A]   u_debug_module/u_debug/progbuf3_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.592%, 
                    route: 4.159 72.125%, 
                    tC2Q: 0.247 4.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path128						
Path Summary:
Slack             : 3.289
Data Arrival Time : 6.529
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.987   1.398   tNET   FF   1        R26C33[1][B]   u_debug_module/u_debug/n3968_s5/I2          
  6.529   0.542   tINS   FF   1        R26C33[1][B]   u_debug_module/u_debug/n3968_s5/F           
  6.529   0.000   tNET   FF   1        R26C33[1][B]   u_debug_module/u_debug/progbuf3_24_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C33[1][B]   u_debug_module/u_debug/progbuf3_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_24_s0    
  9.818    -0.296   tSu         1        R26C33[1][B]   u_debug_module/u_debug/progbuf3_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.592%, 
                    route: 4.159 72.125%, 
                    tC2Q: 0.247 4.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path129						
Path Summary:
Slack             : 3.290
Data Arrival Time : 6.529
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.987   1.398   tNET   FF   1        R23C33[1][A]   u_debug_module/u_debug/n3983_s5/I2          
  6.529   0.542   tINS   FF   1        R23C33[1][A]   u_debug_module/u_debug/n3983_s5/F           
  6.529   0.000   tNET   FF   1        R23C33[1][A]   u_debug_module/u_debug/progbuf3_9_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C33[1][A]   u_debug_module/u_debug/progbuf3_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_9_s0    
  9.818    -0.296   tSu         1        R23C33[1][A]   u_debug_module/u_debug/progbuf3_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.582%, 
                    route: 4.159 72.135%, 
                    tC2Q: 0.247 4.284%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path130						
Path Summary:
Slack             : 3.295
Data Arrival Time : 6.523
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.981   1.392   tNET   FF   1        R26C32[0][B]   u_debug_module/u_debug/n3982_s5/I2          
  6.523   0.542   tINS   FF   1        R26C32[0][B]   u_debug_module/u_debug/n3982_s5/F           
  6.523   0.000   tNET   FF   1        R26C32[0][B]   u_debug_module/u_debug/progbuf3_10_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C32[0][B]   u_debug_module/u_debug/progbuf3_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_10_s0    
  9.818    -0.296   tSu         1        R26C32[0][B]   u_debug_module/u_debug/progbuf3_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.617%, 
                    route: 4.153 72.095%, 
                    tC2Q: 0.247 4.288%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path131						
Path Summary:
Slack             : 3.295
Data Arrival Time : 6.523
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.981   1.392   tNET   FF   1        R24C34[0][A]   u_debug_module/u_debug/n3979_s5/I2          
  6.523   0.542   tINS   FF   1        R24C34[0][A]   u_debug_module/u_debug/n3979_s5/F           
  6.523   0.000   tNET   FF   1        R24C34[0][A]   u_debug_module/u_debug/progbuf3_13_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R24C34[0][A]   u_debug_module/u_debug/progbuf3_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_13_s0    
  9.818    -0.296   tSu         1        R24C34[0][A]   u_debug_module/u_debug/progbuf3_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.617%, 
                    route: 4.153 72.095%, 
                    tC2Q: 0.247 4.288%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path132						
Path Summary:
Slack             : 3.296
Data Arrival Time : 6.522
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.981   1.392   tNET   FF   1        R26C32[1][A]   u_debug_module/u_debug/n3981_s5/I2          
  6.522   0.542   tINS   FF   1        R26C32[1][A]   u_debug_module/u_debug/n3981_s5/F           
  6.522   0.000   tNET   FF   1        R26C32[1][A]   u_debug_module/u_debug/progbuf3_11_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C32[1][A]   u_debug_module/u_debug/progbuf3_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_11_s0    
  9.818    -0.296   tSu         1        R26C32[1][A]   u_debug_module/u_debug/progbuf3_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.607%, 
                    route: 4.153 72.105%, 
                    tC2Q: 0.247 4.288%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path133						
Path Summary:
Slack             : 3.302
Data Arrival Time : 6.517
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.974   1.386   tNET   FF   1        R20C34[1][A]   u_debug_module/u_debug/n3966_s5/I2          
  6.517   0.542   tINS   FF   1        R20C34[1][A]   u_debug_module/u_debug/n3966_s5/F           
  6.517   0.000   tNET   FF   1        R20C34[1][A]   u_debug_module/u_debug/progbuf3_26_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C34[1][A]   u_debug_module/u_debug/progbuf3_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_26_s0    
  9.818    -0.296   tSu         1        R20C34[1][A]   u_debug_module/u_debug/progbuf3_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.642%, 
                    route: 4.147 72.065%, 
                    tC2Q: 0.247 4.292%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path134						
Path Summary:
Slack             : 3.309
Data Arrival Time : 6.509
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.967   1.342   tNET   FF   1        R23C39[0][A]   u_debug_module/u_debug/n4117_s5/I2          
  6.509   0.542   tINS   FF   1        R23C39[0][A]   u_debug_module/u_debug/n4117_s5/F           
  6.509   0.000   tNET   FF   1        R23C39[0][A]   u_debug_module/u_debug/progbuf7_3_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C39[0][A]   u_debug_module/u_debug/progbuf7_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_3_s0    
  9.818    -0.296   tSu         1        R23C39[0][A]   u_debug_module/u_debug/progbuf7_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.662%, 
                    route: 4.140 72.040%, 
                    tC2Q: 0.247 4.298%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path135						
Path Summary:
Slack             : 3.309
Data Arrival Time : 6.509
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.967   1.342   tNET   FF   1        R23C39[0][B]   u_debug_module/u_debug/n4116_s5/I2          
  6.509   0.542   tINS   FF   1        R23C39[0][B]   u_debug_module/u_debug/n4116_s5/F           
  6.509   0.000   tNET   FF   1        R23C39[0][B]   u_debug_module/u_debug/progbuf7_4_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C39[0][B]   u_debug_module/u_debug/progbuf7_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_4_s0    
  9.818    -0.296   tSu         1        R23C39[0][B]   u_debug_module/u_debug/progbuf7_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.662%, 
                    route: 4.140 72.040%, 
                    tC2Q: 0.247 4.298%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path136						
Path Summary:
Slack             : 3.310
Data Arrival Time : 6.508
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.967   1.342   tNET   FF   1        R23C39[1][A]   u_debug_module/u_debug/n4113_s5/I2          
  6.508   0.542   tINS   FF   1        R23C39[1][A]   u_debug_module/u_debug/n4113_s5/F           
  6.508   0.000   tNET   FF   1        R23C39[1][A]   u_debug_module/u_debug/progbuf7_7_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C39[1][A]   u_debug_module/u_debug/progbuf7_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_7_s0    
  9.818    -0.296   tSu         1        R23C39[1][A]   u_debug_module/u_debug/progbuf7_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.359 23.652%, 
                    route: 4.140 72.049%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path137						
Path Summary:
Slack             : 3.310
Data Arrival Time : 6.508
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.967   1.342   tNET   FF   1        R23C39[1][B]   u_debug_module/u_debug/n4112_s5/I2          
  6.508   0.542   tINS   FF   1        R23C39[1][B]   u_debug_module/u_debug/n4112_s5/F           
  6.508   0.000   tNET   FF   1        R23C39[1][B]   u_debug_module/u_debug/progbuf7_8_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C39[1][B]   u_debug_module/u_debug/progbuf7_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_8_s0    
  9.818    -0.296   tSu         1        R23C39[1][B]   u_debug_module/u_debug/progbuf7_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.359 23.652%, 
                    route: 4.140 72.049%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path138						
Path Summary:
Slack             : 3.310
Data Arrival Time : 6.508
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.967   1.342   tNET   FF   1        R23C39[2][A]   u_debug_module/u_debug/n4111_s5/I2          
  6.508   0.542   tINS   FF   1        R23C39[2][A]   u_debug_module/u_debug/n4111_s5/F           
  6.508   0.000   tNET   FF   1        R23C39[2][A]   u_debug_module/u_debug/progbuf7_9_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C39[2][A]   u_debug_module/u_debug/progbuf7_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_9_s0    
  9.818    -0.296   tSu         1        R23C39[2][A]   u_debug_module/u_debug/progbuf7_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.359 23.652%, 
                    route: 4.140 72.049%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path139						
Path Summary:
Slack             : 3.310
Data Arrival Time : 6.508
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.967   1.342   tNET   FF   1        R23C39[2][B]   u_debug_module/u_debug/n4108_s5/I2          
  6.508   0.542   tINS   FF   1        R23C39[2][B]   u_debug_module/u_debug/n4108_s5/F           
  6.508   0.000   tNET   FF   1        R23C39[2][B]   u_debug_module/u_debug/progbuf7_12_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C39[2][B]   u_debug_module/u_debug/progbuf7_12_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_12_s0    
  9.818    -0.296   tSu         1        R23C39[2][B]   u_debug_module/u_debug/progbuf7_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.359 23.652%, 
                    route: 4.140 72.049%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path140						
Path Summary:
Slack             : 3.310
Data Arrival Time : 6.508
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.223   1.162   tNET   FF   1        R25C39[2][A]   u_debug_module/u_debug/n4051_s5/I2          
  6.508   0.285   tINS   FR   1        R25C39[2][A]   u_debug_module/u_debug/n4051_s5/F           
  6.508   0.000   tNET   RR   1        R25C39[2][A]   u_debug_module/u_debug/progbuf5_5_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R25C39[2][A]   u_debug_module/u_debug/progbuf5_5_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_5_s0    
  9.818    -0.296   tSu         1        R25C39[2][A]   u_debug_module/u_debug/progbuf5_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.157%, 
                    route: 4.226 73.544%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path141						
Path Summary:
Slack             : 3.310
Data Arrival Time : 6.508
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.223   1.162   tNET   FF   1        R25C39[2][B]   u_debug_module/u_debug/n4043_s5/I2          
  6.508   0.285   tINS   FR   1        R25C39[2][B]   u_debug_module/u_debug/n4043_s5/F           
  6.508   0.000   tNET   RR   1        R25C39[2][B]   u_debug_module/u_debug/progbuf5_13_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C39[2][B]   u_debug_module/u_debug/progbuf5_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_13_s0    
  9.818    -0.296   tSu         1        R25C39[2][B]   u_debug_module/u_debug/progbuf5_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.157%, 
                    route: 4.226 73.544%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path142						
Path Summary:
Slack             : 3.311
Data Arrival Time : 6.507
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.061   1.001   tNET   FF   1        R24C34[1][A]   u_debug_module/u_debug/n4031_s5/I2          
  6.507   0.446   tINS   FF   1        R24C34[1][A]   u_debug_module/u_debug/n4031_s5/F           
  6.507   0.000   tNET   FF   1        R24C34[1][A]   u_debug_module/u_debug/progbuf5_25_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R24C34[1][A]   u_debug_module/u_debug/progbuf5_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_25_s0    
  9.818    -0.296   tSu         1        R24C34[1][A]   u_debug_module/u_debug/progbuf5_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.434 24.958%, 
                    route: 4.064 70.742%, 
                    tC2Q: 0.247 4.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path143						
Path Summary:
Slack             : 3.313
Data Arrival Time : 6.505
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.220   1.160   tNET   FF   1        R22C39[0][A]   u_debug_module/u_debug/n4049_s5/I2          
  6.505   0.285   tINS   FR   1        R22C39[0][A]   u_debug_module/u_debug/n4049_s5/F           
  6.505   0.000   tNET   RR   1        R22C39[0][A]   u_debug_module/u_debug/progbuf5_7_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R22C39[0][A]   u_debug_module/u_debug/progbuf5_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_7_s0    
  9.818    -0.296   tSu         1        R22C39[0][A]   u_debug_module/u_debug/progbuf5_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.167%, 
                    route: 4.223 73.532%, 
                    tC2Q: 0.247 4.301%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path144						
Path Summary:
Slack             : 3.313
Data Arrival Time : 6.505
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.220   1.160   tNET   FF   1        R22C39[0][B]   u_debug_module/u_debug/n4047_s5/I2          
  6.505   0.285   tINS   FR   1        R22C39[0][B]   u_debug_module/u_debug/n4047_s5/F           
  6.505   0.000   tNET   RR   1        R22C39[0][B]   u_debug_module/u_debug/progbuf5_9_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R22C39[0][B]   u_debug_module/u_debug/progbuf5_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_9_s0    
  9.818    -0.296   tSu         1        R22C39[0][B]   u_debug_module/u_debug/progbuf5_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.167%, 
                    route: 4.223 73.532%, 
                    tC2Q: 0.247 4.301%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path145						
Path Summary:
Slack             : 3.314
Data Arrival Time : 6.505
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.059   0.998   tNET   FF   1        R23C34[0][A]   u_debug_module/u_debug/n4041_s5/I2          
  6.505   0.446   tINS   FF   1        R23C34[0][A]   u_debug_module/u_debug/n4041_s5/F           
  6.505   0.000   tNET   FF   1        R23C34[0][A]   u_debug_module/u_debug/progbuf5_15_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C34[0][A]   u_debug_module/u_debug/progbuf5_15_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_15_s0    
  9.818    -0.296   tSu         1        R23C34[0][A]   u_debug_module/u_debug/progbuf5_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.434 24.970%, 
                    route: 4.061 70.728%, 
                    tC2Q: 0.247 4.301%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path146						
Path Summary:
Slack             : 3.314
Data Arrival Time : 6.505
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.059   0.998   tNET   FF   1        R23C34[0][B]   u_debug_module/u_debug/n4037_s5/I2          
  6.505   0.446   tINS   FF   1        R23C34[0][B]   u_debug_module/u_debug/n4037_s5/F           
  6.505   0.000   tNET   FF   1        R23C34[0][B]   u_debug_module/u_debug/progbuf5_19_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C34[0][B]   u_debug_module/u_debug/progbuf5_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_19_s0    
  9.818    -0.296   tSu         1        R23C34[0][B]   u_debug_module/u_debug/progbuf5_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.434 24.970%, 
                    route: 4.061 70.728%, 
                    tC2Q: 0.247 4.301%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path147						
Path Summary:
Slack             : 3.316
Data Arrival Time : 6.503
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.217   1.157   tNET   FF   1        R20C38[0][A]   u_debug_module/u_debug/n4048_s5/I2          
  6.503   0.285   tINS   FR   1        R20C38[0][A]   u_debug_module/u_debug/n4048_s5/F           
  6.503   0.000   tNET   RR   1        R20C38[0][A]   u_debug_module/u_debug/progbuf5_8_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R20C38[0][A]   u_debug_module/u_debug/progbuf5_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_8_s0    
  9.818    -0.296   tSu         1        R20C38[0][A]   u_debug_module/u_debug/progbuf5_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.178%, 
                    route: 4.220 73.519%, 
                    tC2Q: 0.247 4.303%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path148						
Path Summary:
Slack             : 3.316
Data Arrival Time : 6.503
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.217   1.157   tNET   FF   1        R26C37[0][A]   u_debug_module/u_debug/n4045_s5/I2          
  6.503   0.285   tINS   FR   1        R26C37[0][A]   u_debug_module/u_debug/n4045_s5/F           
  6.503   0.000   tNET   RR   1        R26C37[0][A]   u_debug_module/u_debug/progbuf5_11_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C37[0][A]   u_debug_module/u_debug/progbuf5_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_11_s0    
  9.818    -0.296   tSu         1        R26C37[0][A]   u_debug_module/u_debug/progbuf5_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.178%, 
                    route: 4.220 73.519%, 
                    tC2Q: 0.247 4.303%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path149						
Path Summary:
Slack             : 3.316
Data Arrival Time : 6.503
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.217   1.157   tNET   FF   1        R22C37[1][B]   u_debug_module/u_debug/n4044_s5/I2          
  6.503   0.285   tINS   FR   1        R22C37[1][B]   u_debug_module/u_debug/n4044_s5/F           
  6.503   0.000   tNET   RR   1        R22C37[1][B]   u_debug_module/u_debug/progbuf5_12_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R22C37[1][B]   u_debug_module/u_debug/progbuf5_12_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_12_s0    
  9.818    -0.296   tSu         1        R22C37[1][B]   u_debug_module/u_debug/progbuf5_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.178%, 
                    route: 4.220 73.519%, 
                    tC2Q: 0.247 4.303%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path150						
Path Summary:
Slack             : 3.317
Data Arrival Time : 6.502
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.960   1.372   tNET   FF   1        R16C31[0][A]   u_debug_module/u_debug/n3970_s5/I2          
  6.502   0.542   tINS   FF   1        R16C31[0][A]   u_debug_module/u_debug/n3970_s5/F           
  6.502   0.000   tNET   FF   1        R16C31[0][A]   u_debug_module/u_debug/progbuf3_22_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C31[0][A]   u_debug_module/u_debug/progbuf3_22_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_22_s0    
  9.818    -0.296   tSu         1        R16C31[0][A]   u_debug_module/u_debug/progbuf3_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.691%, 
                    route: 4.133 72.005%, 
                    tC2Q: 0.247 4.304%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path151						
Path Summary:
Slack             : 3.319
Data Arrival Time : 6.499
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.957   1.369   tNET   FF   1        R17C31[0][A]   u_debug_module/u_debug/n3971_s5/I2          
  6.499   0.542   tINS   FF   1        R17C31[0][A]   u_debug_module/u_debug/n3971_s5/F           
  6.499   0.000   tNET   FF   1        R17C31[0][A]   u_debug_module/u_debug/progbuf3_21_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R17C31[0][A]   u_debug_module/u_debug/progbuf3_21_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_21_s0    
  9.818    -0.296   tSu         1        R17C31[0][A]   u_debug_module/u_debug/progbuf3_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.703%, 
                    route: 4.130 71.992%, 
                    tC2Q: 0.247 4.306%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path152						
Path Summary:
Slack             : 3.321
Data Arrival Time : 7.145
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.602   1.740   tNET   FF   1        R7C39[2][A]    u_debug_module/u_debug/data1_11_s1/I2       
  7.145   0.542   tINS   FF   1        R7C39[2][A]    u_debug_module/u_debug/data1_11_s1/F        
  7.145   0.000   tNET   FF   1        R7C39[2][A]    u_debug_module/u_debug/data1_r_11_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R7C39[2][A]   u_debug_module/u_debug/data1_r_11_s0/CLK  
  10.466   -0.296   tSu         1        R7C39[2][A]   u_debug_module/u_debug/data1_r_11_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.792%, 
                    route: 4.234 66.337%, 
                    tC2Q: 0.247 3.870%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path153						
Path Summary:
Slack             : 3.328
Data Arrival Time : 6.490
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.948   1.324   tNET   FF   1        R25C40[0][A]   u_debug_module/u_debug/n4114_s5/I2          
  6.490   0.542   tINS   FF   1        R25C40[0][A]   u_debug_module/u_debug/n4114_s5/F           
  6.490   0.000   tNET   FF   1        R25C40[0][A]   u_debug_module/u_debug/progbuf7_6_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R25C40[0][A]   u_debug_module/u_debug/progbuf7_6_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_6_s0    
  9.818    -0.296   tSu         1        R25C40[0][A]   u_debug_module/u_debug/progbuf7_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.739%, 
                    route: 4.121 71.949%, 
                    tC2Q: 0.247 4.312%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path154						
Path Summary:
Slack             : 3.328
Data Arrival Time : 6.490
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.948   1.324   tNET   FF   1        R25C40[0][B]   u_debug_module/u_debug/n4097_s5/I2          
  6.490   0.542   tINS   FF   1        R25C40[0][B]   u_debug_module/u_debug/n4097_s5/F           
  6.490   0.000   tNET   FF   1        R25C40[0][B]   u_debug_module/u_debug/progbuf7_23_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C40[0][B]   u_debug_module/u_debug/progbuf7_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_23_s0    
  9.818    -0.296   tSu         1        R25C40[0][B]   u_debug_module/u_debug/progbuf7_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.739%, 
                    route: 4.121 71.949%, 
                    tC2Q: 0.247 4.312%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path155						
Path Summary:
Slack             : 3.329
Data Arrival Time : 6.490
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.948   1.324   tNET   FF   1        R25C40[1][A]   u_debug_module/u_debug/n4096_s5/I2          
  6.490   0.542   tINS   FF   1        R25C40[1][A]   u_debug_module/u_debug/n4096_s5/F           
  6.490   0.000   tNET   FF   1        R25C40[1][A]   u_debug_module/u_debug/progbuf7_24_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C40[1][A]   u_debug_module/u_debug/progbuf7_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_24_s0    
  9.818    -0.296   tSu         1        R25C40[1][A]   u_debug_module/u_debug/progbuf7_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.359 23.729%, 
                    route: 4.121 71.958%, 
                    tC2Q: 0.247 4.313%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path156						
Path Summary:
Slack             : 3.334
Data Arrival Time : 6.484
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.942   1.317   tNET   FF   1        R25C39[0][A]   u_debug_module/u_debug/n4115_s5/I2          
  6.484   0.542   tINS   FF   1        R25C39[0][A]   u_debug_module/u_debug/n4115_s5/F           
  6.484   0.000   tNET   FF   1        R25C39[0][A]   u_debug_module/u_debug/progbuf7_5_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R25C39[0][A]   u_debug_module/u_debug/progbuf7_5_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_5_s0    
  9.818    -0.296   tSu         1        R25C39[0][A]   u_debug_module/u_debug/progbuf7_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.765%, 
                    route: 4.115 71.918%, 
                    tC2Q: 0.247 4.317%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path157						
Path Summary:
Slack             : 3.334
Data Arrival Time : 6.484
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.942   1.317   tNET   FF   1        R26C39[0][B]   u_debug_module/u_debug/n4110_s5/I2          
  6.484   0.542   tINS   FF   1        R26C39[0][B]   u_debug_module/u_debug/n4110_s5/F           
  6.484   0.000   tNET   FF   1        R26C39[0][B]   u_debug_module/u_debug/progbuf7_10_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C39[0][B]   u_debug_module/u_debug/progbuf7_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_10_s0    
  9.818    -0.296   tSu         1        R26C39[0][B]   u_debug_module/u_debug/progbuf7_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.765%, 
                    route: 4.115 71.918%, 
                    tC2Q: 0.247 4.317%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path158						
Path Summary:
Slack             : 3.334
Data Arrival Time : 6.484
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.942   1.317   tNET   FF   1        R25C39[0][B]   u_debug_module/u_debug/n4107_s5/I2          
  6.484   0.542   tINS   FF   1        R25C39[0][B]   u_debug_module/u_debug/n4107_s5/F           
  6.484   0.000   tNET   FF   1        R25C39[0][B]   u_debug_module/u_debug/progbuf7_13_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C39[0][B]   u_debug_module/u_debug/progbuf7_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_13_s0    
  9.818    -0.296   tSu         1        R25C39[0][B]   u_debug_module/u_debug/progbuf7_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.765%, 
                    route: 4.115 71.918%, 
                    tC2Q: 0.247 4.317%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path159						
Path Summary:
Slack             : 3.334
Data Arrival Time : 6.484
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.942   1.317   tNET   FF   1        R24C37[0][A]   u_debug_module/u_debug/n4106_s5/I2          
  6.484   0.542   tINS   FF   1        R24C37[0][A]   u_debug_module/u_debug/n4106_s5/F           
  6.484   0.000   tNET   FF   1        R24C37[0][A]   u_debug_module/u_debug/progbuf7_14_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R24C37[0][A]   u_debug_module/u_debug/progbuf7_14_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_14_s0    
  9.818    -0.296   tSu         1        R24C37[0][A]   u_debug_module/u_debug/progbuf7_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.765%, 
                    route: 4.115 71.918%, 
                    tC2Q: 0.247 4.317%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path160						
Path Summary:
Slack             : 3.334
Data Arrival Time : 6.484
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.942   1.317   tNET   FF   1        R24C37[0][B]   u_debug_module/u_debug/n4101_s5/I2          
  6.484   0.542   tINS   FF   1        R24C37[0][B]   u_debug_module/u_debug/n4101_s5/F           
  6.484   0.000   tNET   FF   1        R24C37[0][B]   u_debug_module/u_debug/progbuf7_19_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R24C37[0][B]   u_debug_module/u_debug/progbuf7_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_19_s0    
  9.818    -0.296   tSu         1        R24C37[0][B]   u_debug_module/u_debug/progbuf7_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 23.765%, 
                    route: 4.115 71.918%, 
                    tC2Q: 0.247 4.317%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path161						
Path Summary:
Slack             : 3.335
Data Arrival Time : 6.483
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.942   1.317   tNET   FF   1        R26C39[1][A]   u_debug_module/u_debug/n4109_s5/I2          
  6.483   0.542   tINS   FF   1        R26C39[1][A]   u_debug_module/u_debug/n4109_s5/F           
  6.483   0.000   tNET   FF   1        R26C39[1][A]   u_debug_module/u_debug/progbuf7_11_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C39[1][A]   u_debug_module/u_debug/progbuf7_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_11_s0    
  9.818    -0.296   tSu         1        R26C39[1][A]   u_debug_module/u_debug/progbuf7_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.359 23.755%, 
                    route: 4.115 71.928%, 
                    tC2Q: 0.247 4.317%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path162						
Path Summary:
Slack             : 3.349
Data Arrival Time : 7.117
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_30_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                       
 ======= ======= ====== ==== ======== ============== ================================================ 
  0.000   0.000                                       active clock edge time                          
  0.000   0.000                                       sysclk                                          
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK      
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q        
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1             
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F              
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3             
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F              
  5.425   1.562   tNET   FF   1        R14C34[1][B]   u_debug_module/u_cdc_dm/n442_s12/I2             
  5.967   0.542   tINS   FF   1        R14C34[1][B]   u_debug_module/u_cdc_dm/n442_s12/F              
  6.545   0.578   tNET   FF   1        R14C25[0][A]   u_debug_module/u_cdc_dm/n442_s7/I2              
  6.830   0.285   tINS   FR   1        R14C25[0][A]   u_debug_module/u_cdc_dm/n442_s7/F               
  6.831   0.001   tNET   RR   1        R14C25[0][B]   u_debug_module/u_cdc_dm/n442_s5/I2              
  7.117   0.285   tINS   RR   1        R14C25[0][B]   u_debug_module/u_cdc_dm/n442_s5/F               
  7.117   0.000   tNET   RR   1        R14C25[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                              NODE                        
 ======== ======== ====== ==== ======== ============== ================================================== 
  10.000   10.000                                       active clock edge time                            
  10.000   0.000                                        sysclk                                            
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                  
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                  
  10.762   0.137    tNET   RR   1        R14C25[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1/CLK  
  10.466   -0.296   tSu         1        R14C25[0][B]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_30_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.196 34.565%, 
                    route: 3.911 61.548%, 
                    tC2Q: 0.247 3.887%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path163						
Path Summary:
Slack             : 3.354
Data Arrival Time : 6.465
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.922   1.111   tNET   FF   1        R26C41[2][B]   u_debug_module/u_debug/n4243_s5/I2          
  6.465   0.542   tINS   FF   1        R26C41[2][B]   u_debug_module/u_debug/n4243_s5/F           
  6.465   0.000   tNET   FF   1        R26C41[2][B]   u_debug_module/u_debug/progbuf11_5_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C41[2][B]   u_debug_module/u_debug/progbuf11_5_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_5_s0    
  9.818    -0.296   tSu         1        R26C41[2][B]   u_debug_module/u_debug/progbuf11_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.525%, 
                    route: 3.829 67.144%, 
                    tC2Q: 0.247 4.332%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path164						
Path Summary:
Slack             : 3.354
Data Arrival Time : 6.465
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.922   1.111   tNET   FF   1        R26C41[0][A]   u_debug_module/u_debug/n4237_s5/I2          
  6.465   0.542   tINS   FF   1        R26C41[0][A]   u_debug_module/u_debug/n4237_s5/F           
  6.465   0.000   tNET   FF   1        R26C41[0][A]   u_debug_module/u_debug/progbuf11_11_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R26C41[0][A]   u_debug_module/u_debug/progbuf11_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_11_s0    
  9.818    -0.296   tSu         1        R26C41[0][A]   u_debug_module/u_debug/progbuf11_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.525%, 
                    route: 3.829 67.144%, 
                    tC2Q: 0.247 4.332%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path165						
Path Summary:
Slack             : 3.354
Data Arrival Time : 6.465
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.922   1.111   tNET   FF   1        R21C41[1][A]   u_debug_module/u_debug/n4223_s5/I2          
  6.465   0.542   tINS   FF   1        R21C41[1][A]   u_debug_module/u_debug/n4223_s5/F           
  6.465   0.000   tNET   FF   1        R21C41[1][A]   u_debug_module/u_debug/progbuf11_25_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R21C41[1][A]   u_debug_module/u_debug/progbuf11_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_25_s0    
  9.818    -0.296   tSu         1        R21C41[1][A]   u_debug_module/u_debug/progbuf11_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.525%, 
                    route: 3.829 67.144%, 
                    tC2Q: 0.247 4.332%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path166						
Path Summary:
Slack             : 3.354
Data Arrival Time : 6.465
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.922   1.111   tNET   FF   1        R21C41[0][A]   u_debug_module/u_debug/n4222_s5/I2          
  6.465   0.542   tINS   FF   1        R21C41[0][A]   u_debug_module/u_debug/n4222_s5/F           
  6.465   0.000   tNET   FF   1        R21C41[0][A]   u_debug_module/u_debug/progbuf11_26_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R21C41[0][A]   u_debug_module/u_debug/progbuf11_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_26_s0    
  9.818    -0.296   tSu         1        R21C41[0][A]   u_debug_module/u_debug/progbuf11_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.525%, 
                    route: 3.829 67.144%, 
                    tC2Q: 0.247 4.332%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path167						
Path Summary:
Slack             : 3.357
Data Arrival Time : 6.462
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.919   1.108   tNET   FF   1        R17C41[2][B]   u_debug_module/u_debug/n4219_s5/I2          
  6.462   0.542   tINS   FF   1        R17C41[2][B]   u_debug_module/u_debug/n4219_s5/F           
  6.462   0.000   tNET   FF   1        R17C41[2][B]   u_debug_module/u_debug/progbuf11_29_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R17C41[2][B]   u_debug_module/u_debug/progbuf11_29_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_29_s0    
  9.818    -0.296   tSu         1        R17C41[2][B]   u_debug_module/u_debug/progbuf11_29_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.538%, 
                    route: 3.826 67.128%, 
                    tC2Q: 0.247 4.334%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path168						
Path Summary:
Slack             : 3.360
Data Arrival Time : 6.458
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  6.012   1.388   tNET   FF   1        R18C37[0][A]   u_debug_module/u_debug/n4092_s5/I2          
  6.458   0.446   tINS   FF   1        R18C37[0][A]   u_debug_module/u_debug/n4092_s5/F           
  6.458   0.000   tNET   FF   1        R18C37[0][A]   u_debug_module/u_debug/progbuf7_28_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C37[0][A]   u_debug_module/u_debug/progbuf7_28_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_28_s0    
  9.818    -0.296   tSu         1        R18C37[0][A]   u_debug_module/u_debug/progbuf7_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.263 22.182%, 
                    route: 4.185 73.482%, 
                    tC2Q: 0.247 4.337%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path169						
Path Summary:
Slack             : 3.368
Data Arrival Time : 7.098
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.557   1.695   tNET   FF   1        R18C41[2][B]   u_debug_module/u_debug/data1_15_s1/I2       
  7.098   0.542   tINS   FF   1        R18C41[2][B]   u_debug_module/u_debug/data1_15_s1/F        
  7.098   0.000   tNET   FF   1        R18C41[2][B]   u_debug_module/u_debug/data1_r_15_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C41[2][B]   u_debug_module/u_debug/data1_r_15_s0/CLK  
  10.466   -0.296   tSu         1        R18C41[2][B]   u_debug_module/u_debug/data1_r_15_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.998%, 
                    route: 4.188 66.103%, 
                    tC2Q: 0.247 3.898%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path170						
Path Summary:
Slack             : 3.368
Data Arrival Time : 7.098
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.557   1.695   tNET   FF   1        R18C41[2][A]   u_debug_module/u_debug/data1_16_s1/I2       
  7.098   0.542   tINS   FF   1        R18C41[2][A]   u_debug_module/u_debug/data1_16_s1/F        
  7.098   0.000   tNET   FF   1        R18C41[2][A]   u_debug_module/u_debug/data1_r_16_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C41[2][A]   u_debug_module/u_debug/data1_r_16_s0/CLK  
  10.466   -0.296   tSu         1        R18C41[2][A]   u_debug_module/u_debug/data1_r_16_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.998%, 
                    route: 4.188 66.103%, 
                    tC2Q: 0.247 3.898%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path171						
Path Summary:
Slack             : 3.368
Data Arrival Time : 7.098
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.557   1.695   tNET   FF   1        R18C41[1][A]   u_debug_module/u_debug/data1_18_s1/I2       
  7.098   0.542   tINS   FF   1        R18C41[1][A]   u_debug_module/u_debug/data1_18_s1/F        
  7.098   0.000   tNET   FF   1        R18C41[1][A]   u_debug_module/u_debug/data1_r_18_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C41[1][A]   u_debug_module/u_debug/data1_r_18_s0/CLK  
  10.466   -0.296   tSu         1        R18C41[1][A]   u_debug_module/u_debug/data1_r_18_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 29.998%, 
                    route: 4.188 66.103%, 
                    tC2Q: 0.247 3.898%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path172						
Path Summary:
Slack             : 3.369
Data Arrival Time : 6.449
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf2_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.487   1.395   tNET   FF   1        R17C28[3][A]   u_debug_module/u_debug/n3929_s8/I2          
  4.030   0.542   tINS   FF   32       R17C28[3][A]   u_debug_module/u_debug/n3929_s8/F           
  5.907   1.877   tNET   FF   1        R22C25[1][B]   u_debug_module/u_debug/n3957_s5/I2          
  6.449   0.542   tINS   FF   1        R22C25[1][B]   u_debug_module/u_debug/n3957_s5/F           
  6.449   0.000   tNET   FF   1        R22C25[1][B]   u_debug_module/u_debug/progbuf2_3_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R22C25[1][B]   u_debug_module/u_debug/progbuf2_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf2_3_s0    
  9.818    -0.296   tSu         1        R22C25[1][B]   u_debug_module/u_debug/progbuf2_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.603%, 
                    route: 3.813 67.054%, 
                    tC2Q: 0.247 4.344%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path173						
Path Summary:
Slack             : 3.369
Data Arrival Time : 6.449
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf2_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.487   1.395   tNET   FF   1        R17C28[3][A]   u_debug_module/u_debug/n3929_s8/I2          
  4.030   0.542   tINS   FF   32       R17C28[3][A]   u_debug_module/u_debug/n3929_s8/F           
  5.907   1.877   tNET   FF   1        R18C25[1][A]   u_debug_module/u_debug/n3956_s5/I2          
  6.449   0.542   tINS   FF   1        R18C25[1][A]   u_debug_module/u_debug/n3956_s5/F           
  6.449   0.000   tNET   FF   1        R18C25[1][A]   u_debug_module/u_debug/progbuf2_4_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R18C25[1][A]   u_debug_module/u_debug/progbuf2_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf2_4_s0    
  9.818    -0.296   tSu         1        R18C25[1][A]   u_debug_module/u_debug/progbuf2_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.603%, 
                    route: 3.813 67.054%, 
                    tC2Q: 0.247 4.344%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path174						
Path Summary:
Slack             : 3.380
Data Arrival Time : 7.086
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.544   1.682   tNET   FF   1        R18C42[2][B]   u_debug_module/u_debug/data1_22_s1/I2       
  7.086   0.542   tINS   FF   1        R18C42[2][B]   u_debug_module/u_debug/data1_22_s1/F        
  7.086   0.000   tNET   FF   1        R18C42[2][B]   u_debug_module/u_debug/data1_r_22_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C42[2][B]   u_debug_module/u_debug/data1_r_22_s0/CLK  
  10.466   -0.296   tSu         1        R18C42[2][B]   u_debug_module/u_debug/data1_r_22_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 30.057%, 
                    route: 4.176 66.037%, 
                    tC2Q: 0.247 3.906%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path175						
Path Summary:
Slack             : 3.380
Data Arrival Time : 7.086
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.544   1.682   tNET   FF   1        R18C42[2][A]   u_debug_module/u_debug/data1_27_s1/I2       
  7.086   0.542   tINS   FF   1        R18C42[2][A]   u_debug_module/u_debug/data1_27_s1/F        
  7.086   0.000   tNET   FF   1        R18C42[2][A]   u_debug_module/u_debug/data1_r_27_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C42[2][A]   u_debug_module/u_debug/data1_r_27_s0/CLK  
  10.466   -0.296   tSu         1        R18C42[2][A]   u_debug_module/u_debug/data1_r_27_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 30.057%, 
                    route: 4.176 66.037%, 
                    tC2Q: 0.247 3.906%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path176						
Path Summary:
Slack             : 3.394
Data Arrival Time : 6.424
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.882   1.251   tNET   FF   1        R12C43[2][A]   u_debug_module/u_debug/n4372_s5/I2          
  6.424   0.542   tINS   FF   1        R12C43[2][A]   u_debug_module/u_debug/n4372_s5/F           
  6.424   0.000   tNET   FF   1        R12C43[2][A]   u_debug_module/u_debug/progbuf15_4_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R12C43[2][A]   u_debug_module/u_debug/progbuf15_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_4_s0    
  9.818    -0.296   tSu         1        R12C43[2][A]   u_debug_module/u_debug/progbuf15_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.912 33.767%, 
                    route: 3.503 61.870%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path177						
Path Summary:
Slack             : 3.394
Data Arrival Time : 6.424
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.882   1.251   tNET   FF   1        R12C43[2][B]   u_debug_module/u_debug/n4369_s5/I2          
  6.424   0.542   tINS   FF   1        R12C43[2][B]   u_debug_module/u_debug/n4369_s5/F           
  6.424   0.000   tNET   FF   1        R12C43[2][B]   u_debug_module/u_debug/progbuf15_7_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R12C43[2][B]   u_debug_module/u_debug/progbuf15_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_7_s0    
  9.818    -0.296   tSu         1        R12C43[2][B]   u_debug_module/u_debug/progbuf15_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.912 33.767%, 
                    route: 3.503 61.870%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path178						
Path Summary:
Slack             : 3.394
Data Arrival Time : 6.424
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.978   1.348   tNET   FF   1        R12C40[0][A]   u_debug_module/u_debug/n4350_s5/I2          
  6.424   0.446   tINS   FF   1        R12C40[0][A]   u_debug_module/u_debug/n4350_s5/F           
  6.424   0.000   tNET   FF   1        R12C40[0][A]   u_debug_module/u_debug/progbuf15_26_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C40[0][A]   u_debug_module/u_debug/progbuf15_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_26_s0    
  9.818    -0.296   tSu         1        R12C40[0][A]   u_debug_module/u_debug/progbuf15_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 32.067%, 
                    route: 3.599 63.570%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path179						
Path Summary:
Slack             : 3.394
Data Arrival Time : 6.424
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.978   1.348   tNET   FF   1        R12C40[0][B]   u_debug_module/u_debug/n4349_s5/I2          
  6.424   0.446   tINS   FF   1        R12C40[0][B]   u_debug_module/u_debug/n4349_s5/F           
  6.424   0.000   tNET   FF   1        R12C40[0][B]   u_debug_module/u_debug/progbuf15_27_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C40[0][B]   u_debug_module/u_debug/progbuf15_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_27_s0    
  9.818    -0.296   tSu         1        R12C40[0][B]   u_debug_module/u_debug/progbuf15_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 32.067%, 
                    route: 3.599 63.570%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path180						
Path Summary:
Slack             : 3.394
Data Arrival Time : 6.424
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.978   1.348   tNET   FF   1        R12C40[1][A]   u_debug_module/u_debug/n4348_s5/I2          
  6.424   0.446   tINS   FF   1        R12C40[1][A]   u_debug_module/u_debug/n4348_s5/F           
  6.424   0.000   tNET   FF   1        R12C40[1][A]   u_debug_module/u_debug/progbuf15_28_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C40[1][A]   u_debug_module/u_debug/progbuf15_28_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_28_s0    
  9.818    -0.296   tSu         1        R12C40[1][A]   u_debug_module/u_debug/progbuf15_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 32.067%, 
                    route: 3.599 63.570%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path181						
Path Summary:
Slack             : 3.394
Data Arrival Time : 6.424
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.978   1.348   tNET   FF   1        R12C40[1][B]   u_debug_module/u_debug/n4347_s5/I2          
  6.424   0.446   tINS   FF   1        R12C40[1][B]   u_debug_module/u_debug/n4347_s5/F           
  6.424   0.000   tNET   FF   1        R12C40[1][B]   u_debug_module/u_debug/progbuf15_29_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C40[1][B]   u_debug_module/u_debug/progbuf15_29_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_29_s0    
  9.818    -0.296   tSu         1        R12C40[1][B]   u_debug_module/u_debug/progbuf15_29_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 32.067%, 
                    route: 3.599 63.570%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path182						
Path Summary:
Slack             : 3.395
Data Arrival Time : 6.423
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.882   1.251   tNET   FF   1        R12C43[0][A]   u_debug_module/u_debug/n4368_s5/I2          
  6.423   0.542   tINS   FF   1        R12C43[0][A]   u_debug_module/u_debug/n4368_s5/F           
  6.423   0.000   tNET   FF   1        R12C43[0][A]   u_debug_module/u_debug/progbuf15_8_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R12C43[0][A]   u_debug_module/u_debug/progbuf15_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_8_s0    
  9.818    -0.296   tSu         1        R12C43[0][A]   u_debug_module/u_debug/progbuf15_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 33.758%, 
                    route: 3.503 61.878%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path183						
Path Summary:
Slack             : 3.395
Data Arrival Time : 6.423
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.882   1.251   tNET   FF   1        R12C43[1][B]   u_debug_module/u_debug/n4363_s5/I2          
  6.423   0.542   tINS   FF   1        R12C43[1][B]   u_debug_module/u_debug/n4363_s5/F           
  6.423   0.000   tNET   FF   1        R12C43[1][B]   u_debug_module/u_debug/progbuf15_13_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C43[1][B]   u_debug_module/u_debug/progbuf15_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_13_s0    
  9.818    -0.296   tSu         1        R12C43[1][B]   u_debug_module/u_debug/progbuf15_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 33.758%, 
                    route: 3.503 61.878%, 
                    tC2Q: 0.247 4.363%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path184						
Path Summary:
Slack             : 3.398
Data Arrival Time : 7.068
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.622   1.710   tNET   FF   1        R20C31[1][B]   u_debug_module/u_debug/data0_7_s1/I2        
  7.068   0.446   tINS   FF   1        R20C31[1][B]   u_debug_module/u_debug/data0_7_s1/F         
  7.068   0.000   tNET   FF   1        R20C31[1][B]   u_debug_module/u_debug/data0_r_7_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R20C31[1][B]   u_debug_module/u_debug/data0_r_7_s0/CLK  
  10.466   -0.296   tSu         1        R20C31[1][B]   u_debug_module/u_debug/data0_r_7_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 28.627%, 
                    route: 4.253 67.456%, 
                    tC2Q: 0.247 3.917%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path185						
Path Summary:
Slack             : 3.402
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R23C43[0][A]   u_debug_module/u_debug/n4244_s5/I2          
  6.416   0.542   tINS   FF   1        R23C43[0][A]   u_debug_module/u_debug/n4244_s5/F           
  6.416   0.000   tNET   FF   1        R23C43[0][A]   u_debug_module/u_debug/progbuf11_4_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C43[0][A]   u_debug_module/u_debug/progbuf11_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_4_s0    
  9.818    -0.296   tSu         1        R23C43[0][A]   u_debug_module/u_debug/progbuf11_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.768%, 
                    route: 3.780 66.863%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path186						
Path Summary:
Slack             : 3.402
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R23C43[0][B]   u_debug_module/u_debug/n4241_s5/I2          
  6.416   0.542   tINS   FF   1        R23C43[0][B]   u_debug_module/u_debug/n4241_s5/F           
  6.416   0.000   tNET   FF   1        R23C43[0][B]   u_debug_module/u_debug/progbuf11_7_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C43[0][B]   u_debug_module/u_debug/progbuf11_7_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_7_s0    
  9.818    -0.296   tSu         1        R23C43[0][B]   u_debug_module/u_debug/progbuf11_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.768%, 
                    route: 3.780 66.863%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path187						
Path Summary:
Slack             : 3.402
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R16C44[0][A]   u_debug_module/u_debug/n4232_s5/I2          
  6.416   0.542   tINS   FF   1        R16C44[0][A]   u_debug_module/u_debug/n4232_s5/F           
  6.416   0.000   tNET   FF   1        R16C44[0][A]   u_debug_module/u_debug/progbuf11_16_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C44[0][A]   u_debug_module/u_debug/progbuf11_16_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_16_s0    
  9.818    -0.296   tSu         1        R16C44[0][A]   u_debug_module/u_debug/progbuf11_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.768%, 
                    route: 3.780 66.863%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path188						
Path Summary:
Slack             : 3.402
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R16C44[0][B]   u_debug_module/u_debug/n4231_s5/I2          
  6.416   0.542   tINS   FF   1        R16C44[0][B]   u_debug_module/u_debug/n4231_s5/F           
  6.416   0.000   tNET   FF   1        R16C44[0][B]   u_debug_module/u_debug/progbuf11_17_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C44[0][B]   u_debug_module/u_debug/progbuf11_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_17_s0    
  9.818    -0.296   tSu         1        R16C44[0][B]   u_debug_module/u_debug/progbuf11_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.768%, 
                    route: 3.780 66.863%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path189						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R23C43[1][A]   u_debug_module/u_debug/n4240_s5/I2          
  6.416   0.542   tINS   FF   1        R23C43[1][A]   u_debug_module/u_debug/n4240_s5/F           
  6.416   0.000   tNET   FF   1        R23C43[1][A]   u_debug_module/u_debug/progbuf11_8_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C43[1][A]   u_debug_module/u_debug/progbuf11_8_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_8_s0    
  9.818    -0.296   tSu         1        R23C43[1][A]   u_debug_module/u_debug/progbuf11_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path190						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R23C43[1][B]   u_debug_module/u_debug/n4239_s5/I2          
  6.416   0.542   tINS   FF   1        R23C43[1][B]   u_debug_module/u_debug/n4239_s5/F           
  6.416   0.000   tNET   FF   1        R23C43[1][B]   u_debug_module/u_debug/progbuf11_9_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R23C43[1][B]   u_debug_module/u_debug/progbuf11_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_9_s0    
  9.818    -0.296   tSu         1        R23C43[1][B]   u_debug_module/u_debug/progbuf11_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path191						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R23C43[2][A]   u_debug_module/u_debug/n4236_s5/I2          
  6.416   0.542   tINS   FF   1        R23C43[2][A]   u_debug_module/u_debug/n4236_s5/F           
  6.416   0.000   tNET   FF   1        R23C43[2][A]   u_debug_module/u_debug/progbuf11_12_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R23C43[2][A]   u_debug_module/u_debug/progbuf11_12_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_12_s0    
  9.818    -0.296   tSu         1        R23C43[2][A]   u_debug_module/u_debug/progbuf11_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path192						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R23C43[2][B]   u_debug_module/u_debug/n4234_s5/I2          
  6.416   0.542   tINS   FF   1        R23C43[2][B]   u_debug_module/u_debug/n4234_s5/F           
  6.416   0.000   tNET   FF   1        R23C43[2][B]   u_debug_module/u_debug/progbuf11_14_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R23C43[2][B]   u_debug_module/u_debug/progbuf11_14_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_14_s0    
  9.818    -0.296   tSu         1        R23C43[2][B]   u_debug_module/u_debug/progbuf11_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path193						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R16C44[1][A]   u_debug_module/u_debug/n4230_s5/I2          
  6.416   0.542   tINS   FF   1        R16C44[1][A]   u_debug_module/u_debug/n4230_s5/F           
  6.416   0.000   tNET   FF   1        R16C44[1][A]   u_debug_module/u_debug/progbuf11_18_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C44[1][A]   u_debug_module/u_debug/progbuf11_18_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_18_s0    
  9.818    -0.296   tSu         1        R16C44[1][A]   u_debug_module/u_debug/progbuf11_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path194						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R16C44[1][B]   u_debug_module/u_debug/n4228_s5/I2          
  6.416   0.542   tINS   FF   1        R16C44[1][B]   u_debug_module/u_debug/n4228_s5/F           
  6.416   0.000   tNET   FF   1        R16C44[1][B]   u_debug_module/u_debug/progbuf11_20_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C44[1][B]   u_debug_module/u_debug/progbuf11_20_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_20_s0    
  9.818    -0.296   tSu         1        R16C44[1][B]   u_debug_module/u_debug/progbuf11_20_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path195						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R16C44[2][A]   u_debug_module/u_debug/n4227_s5/I2          
  6.416   0.542   tINS   FF   1        R16C44[2][A]   u_debug_module/u_debug/n4227_s5/F           
  6.416   0.000   tNET   FF   1        R16C44[2][A]   u_debug_module/u_debug/progbuf11_21_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C44[2][A]   u_debug_module/u_debug/progbuf11_21_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_21_s0    
  9.818    -0.296   tSu         1        R16C44[2][A]   u_debug_module/u_debug/progbuf11_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path196						
Path Summary:
Slack             : 3.403
Data Arrival Time : 6.416
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.874   1.063   tNET   FF   1        R16C44[2][B]   u_debug_module/u_debug/n4226_s5/I2          
  6.416   0.542   tINS   FF   1        R16C44[2][B]   u_debug_module/u_debug/n4226_s5/F           
  6.416   0.000   tNET   FF   1        R16C44[2][B]   u_debug_module/u_debug/progbuf11_22_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C44[2][B]   u_debug_module/u_debug/progbuf11_22_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_22_s0    
  9.818    -0.296   tSu         1        R16C44[2][B]   u_debug_module/u_debug/progbuf11_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.759%, 
                    route: 3.780 66.872%, 
                    tC2Q: 0.247 4.369%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path197						
Path Summary:
Slack             : 3.412
Data Arrival Time : 6.406
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.864   0.803   tNET   FF   1        R16C38[1][B]   u_debug_module/u_debug/n4056_s5/I2          
  6.406   0.542   tINS   FF   1        R16C38[1][B]   u_debug_module/u_debug/n4056_s5/F           
  6.406   0.000   tNET   FF   1        R16C38[1][B]   u_debug_module/u_debug/progbuf5_0_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R16C38[1][B]   u_debug_module/u_debug/progbuf5_0_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_0_s0    
  9.818    -0.296   tSu         1        R16C38[1][B]   u_debug_module/u_debug/progbuf5_0_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.530 27.114%, 
                    route: 3.866 68.510%, 
                    tC2Q: 0.247 4.377%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path198						
Path Summary:
Slack             : 3.413
Data Arrival Time : 6.405
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.864   0.803   tNET   FF   1        R16C38[2][A]   u_debug_module/u_debug/n4055_s5/I2          
  6.405   0.542   tINS   FF   1        R16C38[2][A]   u_debug_module/u_debug/n4055_s5/F           
  6.405   0.000   tNET   FF   1        R16C38[2][A]   u_debug_module/u_debug/progbuf5_1_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R16C38[2][A]   u_debug_module/u_debug/progbuf5_1_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_1_s0    
  9.818    -0.296   tSu         1        R16C38[2][A]   u_debug_module/u_debug/progbuf5_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 27.104%, 
                    route: 3.866 68.519%, 
                    tC2Q: 0.247 4.377%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path199						
Path Summary:
Slack             : 3.413
Data Arrival Time : 6.405
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.864   0.803   tNET   FF   1        R16C38[2][B]   u_debug_module/u_debug/n4054_s5/I2          
  6.405   0.542   tINS   FF   1        R16C38[2][B]   u_debug_module/u_debug/n4054_s5/F           
  6.405   0.000   tNET   FF   1        R16C38[2][B]   u_debug_module/u_debug/progbuf5_2_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R16C38[2][B]   u_debug_module/u_debug/progbuf5_2_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_2_s0    
  9.818    -0.296   tSu         1        R16C38[2][B]   u_debug_module/u_debug/progbuf5_2_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 27.104%, 
                    route: 3.866 68.519%, 
                    tC2Q: 0.247 4.377%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path200						
Path Summary:
Slack             : 3.414
Data Arrival Time : 6.404
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf1_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.493   1.401   tNET   FF   1        R16C26[2][B]   u_debug_module/u_debug/n3897_s8/I2          
  4.035   0.542   tINS   FF   32       R16C26[2][B]   u_debug_module/u_debug/n3897_s8/F           
  5.958   1.923   tNET   FF   1        R26C23[0][A]   u_debug_module/u_debug/n3917_s5/I2          
  6.404   0.446   tINS   FF   1        R26C23[0][A]   u_debug_module/u_debug/n3917_s5/F           
  6.404   0.000   tNET   FF   1        R26C23[0][A]   u_debug_module/u_debug/progbuf1_11_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C23[0][A]   u_debug_module/u_debug/progbuf1_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf1_11_s0    
  9.818    -0.296   tSu         1        R26C23[0][A]   u_debug_module/u_debug/progbuf1_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 27.109%, 
                    route: 3.865 68.512%, 
                    tC2Q: 0.247 4.378%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path201						
Path Summary:
Slack             : 3.421
Data Arrival Time : 6.398
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.855   1.044   tNET   FF   1        R25C43[0][A]   u_debug_module/u_debug/n4225_s5/I2          
  6.398   0.542   tINS   FF   1        R25C43[0][A]   u_debug_module/u_debug/n4225_s5/F           
  6.398   0.000   tNET   FF   1        R25C43[0][A]   u_debug_module/u_debug/progbuf11_23_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R25C43[0][A]   u_debug_module/u_debug/progbuf11_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_23_s0    
  9.818    -0.296   tSu         1        R25C43[0][A]   u_debug_module/u_debug/progbuf11_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.863%, 
                    route: 3.762 66.754%, 
                    tC2Q: 0.247 4.383%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path202						
Path Summary:
Slack             : 3.421
Data Arrival Time : 6.398
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.855   1.044   tNET   FF   1        R25C43[0][B]   u_debug_module/u_debug/n4224_s5/I2          
  6.398   0.542   tINS   FF   1        R25C43[0][B]   u_debug_module/u_debug/n4224_s5/F           
  6.398   0.000   tNET   FF   1        R25C43[0][B]   u_debug_module/u_debug/progbuf11_24_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R25C43[0][B]   u_debug_module/u_debug/progbuf11_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_24_s0    
  9.818    -0.296   tSu         1        R25C43[0][B]   u_debug_module/u_debug/progbuf11_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.863%, 
                    route: 3.762 66.754%, 
                    tC2Q: 0.247 4.383%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path203						
Path Summary:
Slack             : 3.426
Data Arrival Time : 6.392
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  6.107   1.278   tNET   FF   1        R20C38[1][A]   u_debug_module/u_debug/n4062_s5/I2          
  6.392   0.285   tINS   FR   1        R20C38[1][A]   u_debug_module/u_debug/n4062_s5/F           
  6.392   0.000   tNET   RR   1        R20C38[1][A]   u_debug_module/u_debug/progbuf6_26_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C38[1][A]   u_debug_module/u_debug/progbuf6_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_26_s0    
  9.818    -0.296   tSu         1        R20C38[1][A]   u_debug_module/u_debug/progbuf6_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 19.600%, 
                    route: 4.279 76.013%, 
                    tC2Q: 0.247 4.388%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path204						
Path Summary:
Slack             : 3.427
Data Arrival Time : 6.391
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.849   1.038   tNET   FF   1        R17C43[0][A]   u_debug_module/u_debug/n4221_s5/I2          
  6.391   0.542   tINS   FF   1        R17C43[0][A]   u_debug_module/u_debug/n4221_s5/F           
  6.391   0.000   tNET   FF   1        R17C43[0][A]   u_debug_module/u_debug/progbuf11_27_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R17C43[0][A]   u_debug_module/u_debug/progbuf11_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_27_s0    
  9.818    -0.296   tSu         1        R17C43[0][A]   u_debug_module/u_debug/progbuf11_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.895%, 
                    route: 3.755 66.717%, 
                    tC2Q: 0.247 4.388%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path205						
Path Summary:
Slack             : 3.427
Data Arrival Time : 6.391
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.849   1.038   tNET   FF   1        R17C43[0][B]   u_debug_module/u_debug/n4220_s5/I2          
  6.391   0.542   tINS   FF   1        R17C43[0][B]   u_debug_module/u_debug/n4220_s5/F           
  6.391   0.000   tNET   FF   1        R17C43[0][B]   u_debug_module/u_debug/progbuf11_28_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R17C43[0][B]   u_debug_module/u_debug/progbuf11_28_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_28_s0    
  9.818    -0.296   tSu         1        R17C43[0][B]   u_debug_module/u_debug/progbuf11_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.895%, 
                    route: 3.755 66.717%, 
                    tC2Q: 0.247 4.388%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path206						
Path Summary:
Slack             : 3.433
Data Arrival Time : 6.385
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.843   1.032   tNET   FF   1        R26C42[0][B]   u_debug_module/u_debug/n4242_s5/I2          
  6.385   0.542   tINS   FF   1        R26C42[0][B]   u_debug_module/u_debug/n4242_s5/F           
  6.385   0.000   tNET   FF   1        R26C42[0][B]   u_debug_module/u_debug/progbuf11_6_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R26C42[0][B]   u_debug_module/u_debug/progbuf11_6_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_6_s0    
  9.818    -0.296   tSu         1        R26C42[0][B]   u_debug_module/u_debug/progbuf11_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.927%, 
                    route: 3.749 66.680%, 
                    tC2Q: 0.247 4.393%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path207						
Path Summary:
Slack             : 3.433
Data Arrival Time : 6.385
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.843   1.032   tNET   FF   1        R25C42[0][A]   u_debug_module/u_debug/n4235_s5/I2          
  6.385   0.542   tINS   FF   1        R25C42[0][A]   u_debug_module/u_debug/n4235_s5/F           
  6.385   0.000   tNET   FF   1        R25C42[0][A]   u_debug_module/u_debug/progbuf11_13_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R25C42[0][A]   u_debug_module/u_debug/progbuf11_13_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_13_s0    
  9.818    -0.296   tSu         1        R25C42[0][A]   u_debug_module/u_debug/progbuf11_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.927%, 
                    route: 3.749 66.680%, 
                    tC2Q: 0.247 4.393%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path208						
Path Summary:
Slack             : 3.433
Data Arrival Time : 6.385
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.843   1.032   tNET   FF   1        R23C42[0][A]   u_debug_module/u_debug/n4229_s5/I2          
  6.385   0.542   tINS   FF   1        R23C42[0][A]   u_debug_module/u_debug/n4229_s5/F           
  6.385   0.000   tNET   FF   1        R23C42[0][A]   u_debug_module/u_debug/progbuf11_19_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R23C42[0][A]   u_debug_module/u_debug/progbuf11_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_19_s0    
  9.818    -0.296   tSu         1        R23C42[0][A]   u_debug_module/u_debug/progbuf11_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.927%, 
                    route: 3.749 66.680%, 
                    tC2Q: 0.247 4.393%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path209						
Path Summary:
Slack             : 3.433
Data Arrival Time : 6.385
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.843   1.032   tNET   FF   1        R16C42[0][A]   u_debug_module/u_debug/n4218_s5/I2          
  6.385   0.542   tINS   FF   1        R16C42[0][A]   u_debug_module/u_debug/n4218_s5/F           
  6.385   0.000   tNET   FF   1        R16C42[0][A]   u_debug_module/u_debug/progbuf11_30_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C42[0][A]   u_debug_module/u_debug/progbuf11_30_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_30_s0    
  9.818    -0.296   tSu         1        R16C42[0][A]   u_debug_module/u_debug/progbuf11_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.927%, 
                    route: 3.749 66.680%, 
                    tC2Q: 0.247 4.393%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path210						
Path Summary:
Slack             : 3.433
Data Arrival Time : 6.385
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.843   1.032   tNET   FF   1        R16C43[0][B]   u_debug_module/u_debug/n4217_s5/I2          
  6.385   0.542   tINS   FF   1        R16C43[0][B]   u_debug_module/u_debug/n4217_s5/F           
  6.385   0.000   tNET   FF   1        R16C43[0][B]   u_debug_module/u_debug/progbuf11_31_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R16C43[0][B]   u_debug_module/u_debug/progbuf11_31_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_31_s0    
  9.818    -0.296   tSu         1        R16C43[0][B]   u_debug_module/u_debug/progbuf11_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.927%, 
                    route: 3.749 66.680%, 
                    tC2Q: 0.247 4.393%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path211						
Path Summary:
Slack             : 3.434
Data Arrival Time : 6.385
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.843   1.032   tNET   FF   1        R22C44[2][B]   u_debug_module/u_debug/n4245_s5/I2          
  6.385   0.542   tINS   FF   1        R22C44[2][B]   u_debug_module/u_debug/n4245_s5/F           
  6.385   0.000   tNET   FF   1        R22C44[2][B]   u_debug_module/u_debug/progbuf11_3_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R22C44[2][B]   u_debug_module/u_debug/progbuf11_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_3_s0    
  9.818    -0.296   tSu         1        R22C44[2][B]   u_debug_module/u_debug/progbuf11_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 28.917%, 
                    route: 3.749 66.689%, 
                    tC2Q: 0.247 4.393%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path212						
Path Summary:
Slack             : 3.451
Data Arrival Time : 7.015
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_addr_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.093   1.049   tNET   FF   1        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/I3                  
  3.635   0.542   tINS   FF   4        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/F                   
  4.393   0.758   tNET   FF   1        R14C17[1][B]   u_debug_module/u_spi/n3369_s61/I2                  
  4.935   0.542   tINS   FF   34       R14C17[1][B]   u_debug_module/u_spi/n3369_s61/F                   
  5.663   0.728   tNET   FF   1        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/I3                  
  6.204   0.542   tINS   FF   5        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/F                   
  7.015   0.811   tNET   FF   1        R9C17[1][A]    u_debug_module/u_spi/resp_addr_23_s0/D             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R9C17[1][A]   u_debug_module/u_spi/resp_addr_23_s0/CLK  
  10.466   -0.296   tSu         1        R9C17[1][A]   u_debug_module/u_spi/resp_addr_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 30.399%, 
                    route: 4.105 65.650%, 
                    tC2Q: 0.247 3.951%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path213						
Path Summary:
Slack             : 3.463
Data Arrival Time : 7.003
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.557   1.695   tNET   FF   1        R18C41[1][B]   u_debug_module/u_debug/data1_17_s1/I2       
  7.003   0.446   tINS   FF   1        R18C41[1][B]   u_debug_module/u_debug/data1_17_s1/F        
  7.003   0.000   tNET   FF   1        R18C41[1][B]   u_debug_module/u_debug/data1_r_17_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C41[1][B]   u_debug_module/u_debug/data1_r_17_s0/CLK  
  10.466   -0.296   tSu         1        R18C41[1][B]   u_debug_module/u_debug/data1_r_17_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 28.926%, 
                    route: 4.188 67.116%, 
                    tC2Q: 0.247 3.958%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path214						
Path Summary:
Slack             : 3.463
Data Arrival Time : 7.003
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.557   1.695   tNET   FF   1        R18C41[0][B]   u_debug_module/u_debug/data1_20_s1/I2       
  7.003   0.446   tINS   FF   1        R18C41[0][B]   u_debug_module/u_debug/data1_20_s1/F        
  7.003   0.000   tNET   FF   1        R18C41[0][B]   u_debug_module/u_debug/data1_r_20_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C41[0][B]   u_debug_module/u_debug/data1_r_20_s0/CLK  
  10.466   -0.296   tSu         1        R18C41[0][B]   u_debug_module/u_debug/data1_r_20_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 28.926%, 
                    route: 4.188 67.116%, 
                    tC2Q: 0.247 3.958%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path215						
Path Summary:
Slack             : 3.463
Data Arrival Time : 7.003
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.557   1.695   tNET   FF   1        R18C41[0][A]   u_debug_module/u_debug/data1_21_s1/I2       
  7.003   0.446   tINS   FF   1        R18C41[0][A]   u_debug_module/u_debug/data1_21_s1/F        
  7.003   0.000   tNET   FF   1        R18C41[0][A]   u_debug_module/u_debug/data1_r_21_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C41[0][A]   u_debug_module/u_debug/data1_r_21_s0/CLK  
  10.466   -0.296   tSu         1        R18C41[0][A]   u_debug_module/u_debug/data1_r_21_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 28.926%, 
                    route: 4.188 67.116%, 
                    tC2Q: 0.247 3.958%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path216						
Path Summary:
Slack             : 3.466
Data Arrival Time : 6.352
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf1_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.493   1.401   tNET   FF   1        R16C26[2][B]   u_debug_module/u_debug/n3897_s8/I2          
  4.035   0.542   tINS   FF   32       R16C26[2][B]   u_debug_module/u_debug/n3897_s8/F           
  5.810   1.775   tNET   FF   1        R16C30[1][B]   u_debug_module/u_debug/n3901_s5/I2          
  6.352   0.542   tINS   FF   1        R16C30[1][B]   u_debug_module/u_debug/n3901_s5/F           
  6.352   0.000   tNET   FF   1        R16C30[1][B]   u_debug_module/u_debug/progbuf1_27_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C30[1][B]   u_debug_module/u_debug/progbuf1_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf1_27_s0    
  9.818    -0.296   tSu         1        R16C30[1][B]   u_debug_module/u_debug/progbuf1_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 29.084%, 
                    route: 3.717 66.497%, 
                    tC2Q: 0.247 4.419%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path217						
Path Summary:
Slack             : 3.467
Data Arrival Time : 6.351
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf1_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.493   1.401   tNET   FF   1        R16C26[2][B]   u_debug_module/u_debug/n3897_s8/I2          
  4.035   0.542   tINS   FF   32       R16C26[2][B]   u_debug_module/u_debug/n3897_s8/F           
  5.810   1.775   tNET   FF   1        R16C30[2][A]   u_debug_module/u_debug/n3900_s5/I2          
  6.351   0.542   tINS   FF   1        R16C30[2][A]   u_debug_module/u_debug/n3900_s5/F           
  6.351   0.000   tNET   FF   1        R16C30[2][A]   u_debug_module/u_debug/progbuf1_28_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C30[2][A]   u_debug_module/u_debug/progbuf1_28_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf1_28_s0    
  9.818    -0.296   tSu         1        R16C30[2][A]   u_debug_module/u_debug/progbuf1_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.625 29.075%, 
                    route: 3.717 66.506%, 
                    tC2Q: 0.247 4.419%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path218						
Path Summary:
Slack             : 3.472
Data Arrival Time : 6.347
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  6.061   1.001   tNET   FF   1        R24C34[2][B]   u_debug_module/u_debug/n4042_s5/I2          
  6.347   0.285   tINS   FR   1        R24C34[2][B]   u_debug_module/u_debug/n4042_s5/F           
  6.347   0.000   tNET   RR   1        R24C34[2][B]   u_debug_module/u_debug/progbuf5_14_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R24C34[2][B]   u_debug_module/u_debug/progbuf5_14_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_14_s0    
  9.818    -0.296   tSu         1        R24C34[2][B]   u_debug_module/u_debug/progbuf5_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.273 22.797%, 
                    route: 4.064 72.779%, 
                    tC2Q: 0.247 4.423%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path219						
Path Summary:
Slack             : 3.472
Data Arrival Time : 6.346
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.804   1.174   tNET   FF   1        R11C40[0][B]   u_debug_module/u_debug/n4355_s5/I2          
  6.346   0.542   tINS   FF   1        R11C40[0][B]   u_debug_module/u_debug/n4355_s5/F           
  6.346   0.000   tNET   FF   1        R11C40[0][B]   u_debug_module/u_debug/progbuf15_21_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C40[0][B]   u_debug_module/u_debug/progbuf15_21_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_21_s0    
  9.818    -0.296   tSu         1        R11C40[0][B]   u_debug_module/u_debug/progbuf15_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.912 34.238%, 
                    route: 3.425 61.339%, 
                    tC2Q: 0.247 4.423%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path220						
Path Summary:
Slack             : 3.472
Data Arrival Time : 6.346
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.804   1.174   tNET   FF   1        R11C40[1][A]   u_debug_module/u_debug/n4354_s5/I2          
  6.346   0.542   tINS   FF   1        R11C40[1][A]   u_debug_module/u_debug/n4354_s5/F           
  6.346   0.000   tNET   FF   1        R11C40[1][A]   u_debug_module/u_debug/progbuf15_22_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C40[1][A]   u_debug_module/u_debug/progbuf15_22_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_22_s0    
  9.818    -0.296   tSu         1        R11C40[1][A]   u_debug_module/u_debug/progbuf15_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.912 34.238%, 
                    route: 3.425 61.339%, 
                    tC2Q: 0.247 4.423%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path221						
Path Summary:
Slack             : 3.473
Data Arrival Time : 6.346
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.804   1.174   tNET   FF   1        R11C40[2][A]   u_debug_module/u_debug/n4352_s5/I2          
  6.346   0.542   tINS   FF   1        R11C40[2][A]   u_debug_module/u_debug/n4352_s5/F           
  6.346   0.000   tNET   FF   1        R11C40[2][A]   u_debug_module/u_debug/progbuf15_24_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C40[2][A]   u_debug_module/u_debug/progbuf15_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_24_s0    
  9.818    -0.296   tSu         1        R11C40[2][A]   u_debug_module/u_debug/progbuf15_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 34.229%, 
                    route: 3.425 61.347%, 
                    tC2Q: 0.247 4.424%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path222						
Path Summary:
Slack             : 3.476
Data Arrival Time : 6.990
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.544   1.682   tNET   FF   1        R18C42[1][B]   u_debug_module/u_debug/data1_28_s1/I2       
  6.990   0.446   tINS   FF   1        R18C42[1][B]   u_debug_module/u_debug/data1_28_s1/F        
  6.990   0.000   tNET   FF   1        R18C42[1][B]   u_debug_module/u_debug/data1_r_28_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C42[1][B]   u_debug_module/u_debug/data1_r_28_s0/CLK  
  10.466   -0.296   tSu         1        R18C42[1][B]   u_debug_module/u_debug/data1_r_28_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 28.984%, 
                    route: 4.176 67.050%, 
                    tC2Q: 0.247 3.966%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path223						
Path Summary:
Slack             : 3.476
Data Arrival Time : 6.990
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.544   1.682   tNET   FF   1        R18C42[1][A]   u_debug_module/u_debug/data1_29_s1/I2       
  6.990   0.446   tINS   FF   1        R18C42[1][A]   u_debug_module/u_debug/data1_29_s1/F        
  6.990   0.000   tNET   FF   1        R18C42[1][A]   u_debug_module/u_debug/data1_r_29_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C42[1][A]   u_debug_module/u_debug/data1_r_29_s0/CLK  
  10.466   -0.296   tSu         1        R18C42[1][A]   u_debug_module/u_debug/data1_r_29_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 28.984%, 
                    route: 4.176 67.050%, 
                    tC2Q: 0.247 3.966%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path224						
Path Summary:
Slack             : 3.477
Data Arrival Time : 6.341
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  5.799   0.971   tNET   FF   1        R25C40[1][B]   u_debug_module/u_debug/n4082_s5/I2          
  6.341   0.542   tINS   FF   1        R25C40[1][B]   u_debug_module/u_debug/n4082_s5/F           
  6.341   0.000   tNET   FF   1        R25C40[1][B]   u_debug_module/u_debug/progbuf6_6_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R25C40[1][B]   u_debug_module/u_debug/progbuf6_6_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_6_s0    
  9.818    -0.296   tSu         1        R25C40[1][B]   u_debug_module/u_debug/progbuf6_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 24.386%, 
                    route: 3.972 71.187%, 
                    tC2Q: 0.247 4.427%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path225						
Path Summary:
Slack             : 3.511
Data Arrival Time : 6.308
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.765   0.731   tNET   FF   1        R6C37[0][B]    u_debug_module/u_debug/n4272_s5/I2          
  6.308   0.542   tINS   FF   1        R6C37[0][B]    u_debug_module/u_debug/n4272_s5/F           
  6.308   0.000   tNET   FF   1        R6C37[0][B]    u_debug_module/u_debug/progbuf12_8_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C37[0][B]   u_debug_module/u_debug/progbuf12_8_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_8_s0    
  9.818    -0.296   tSu         1        R6C37[0][B]   u_debug_module/u_debug/progbuf12_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 37.362%, 
                    route: 3.226 58.184%, 
                    tC2Q: 0.247 4.454%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path226						
Path Summary:
Slack             : 3.511
Data Arrival Time : 6.308
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.765   0.731   tNET   FF   1        R6C37[1][B]    u_debug_module/u_debug/n4269_s5/I2          
  6.308   0.542   tINS   FF   1        R6C37[1][B]    u_debug_module/u_debug/n4269_s5/F           
  6.308   0.000   tNET   FF   1        R6C37[1][B]    u_debug_module/u_debug/progbuf12_11_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C37[1][B]   u_debug_module/u_debug/progbuf12_11_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_11_s0    
  9.818    -0.296   tSu         1        R6C37[1][B]   u_debug_module/u_debug/progbuf12_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 37.362%, 
                    route: 3.226 58.184%, 
                    tC2Q: 0.247 4.454%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path227						
Path Summary:
Slack             : 3.511
Data Arrival Time : 6.955
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : cdc_resp_reg_r_1_s1
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       sysclk                                         
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                               
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                               
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK     
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q       
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1            
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F             
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3            
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F             
  5.090   1.227   tNET   FF   1        R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/I1             
  5.632   0.542   tINS   FF   22       R21C24[2][A]   u_debug_module/u_cdc_dm/n471_s6/F              
  6.413   0.781   tNET   FF   1        R12C22[0][A]   u_debug_module/u_cdc_dm/n471_s5/I3             
  6.955   0.542   tINS   FF   1        R12C22[0][A]   u_debug_module/u_cdc_dm/n471_s5/F              
  6.955   0.000   tNET   FF   1        R12C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  10.000   10.000                                       active clock edge time                           
  10.000   0.000                                        sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R12C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1/CLK  
  10.466   -0.296   tSu         1        R12C22[0][A]   u_debug_module/u_cdc_dm/cdc_resp_reg_r_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.167 34.990%, 
                    route: 3.779 61.021%, 
                    tC2Q: 0.247 3.989%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path228						
Path Summary:
Slack             : 3.511
Data Arrival Time : 6.307
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.765   0.731   tNET   FF   1        R6C37[2][B]    u_debug_module/u_debug/n4276_s5/I2          
  6.307   0.542   tINS   FF   1        R6C37[2][B]    u_debug_module/u_debug/n4276_s5/F           
  6.307   0.000   tNET   FF   1        R6C37[2][B]    u_debug_module/u_debug/progbuf12_4_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C37[2][B]   u_debug_module/u_debug/progbuf12_4_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_4_s0    
  9.818    -0.296   tSu         1        R6C37[2][B]   u_debug_module/u_debug/progbuf12_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 37.354%, 
                    route: 3.226 58.191%, 
                    tC2Q: 0.247 4.455%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path229						
Path Summary:
Slack             : 3.511
Data Arrival Time : 6.307
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.765   0.731   tNET   FF   1        R6C37[2][A]    u_debug_module/u_debug/n4267_s5/I2          
  6.307   0.542   tINS   FF   1        R6C37[2][A]    u_debug_module/u_debug/n4267_s5/F           
  6.307   0.000   tNET   FF   1        R6C37[2][A]    u_debug_module/u_debug/progbuf12_13_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C37[2][A]   u_debug_module/u_debug/progbuf12_13_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_13_s0    
  9.818    -0.296   tSu         1        R6C37[2][A]   u_debug_module/u_debug/progbuf12_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 37.354%, 
                    route: 3.226 58.191%, 
                    tC2Q: 0.247 4.455%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path230						
Path Summary:
Slack             : 3.519
Data Arrival Time : 6.299
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R6C42[0][A]    u_debug_module/u_debug/n4339_s5/I2          
  6.299   0.542   tINS   FF   1        R6C42[0][A]    u_debug_module/u_debug/n4339_s5/F           
  6.299   0.000   tNET   FF   1        R6C42[0][A]    u_debug_module/u_debug/progbuf14_5_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C42[0][A]   u_debug_module/u_debug/progbuf14_5_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_5_s0    
  9.818    -0.296   tSu         1        R6C42[0][A]   u_debug_module/u_debug/progbuf14_5_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.617%, 
                    route: 3.484 62.922%, 
                    tC2Q: 0.247 4.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path231						
Path Summary:
Slack             : 3.519
Data Arrival Time : 6.299
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R6C42[0][B]    u_debug_module/u_debug/n4338_s5/I2          
  6.299   0.542   tINS   FF   1        R6C42[0][B]    u_debug_module/u_debug/n4338_s5/F           
  6.299   0.000   tNET   FF   1        R6C42[0][B]    u_debug_module/u_debug/progbuf14_6_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C42[0][B]   u_debug_module/u_debug/progbuf14_6_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_6_s0    
  9.818    -0.296   tSu         1        R6C42[0][B]   u_debug_module/u_debug/progbuf14_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.617%, 
                    route: 3.484 62.922%, 
                    tC2Q: 0.247 4.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path232						
Path Summary:
Slack             : 3.519
Data Arrival Time : 6.299
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R7C41[0][A]    u_debug_module/u_debug/n4324_s5/I2          
  6.299   0.542   tINS   FF   1        R7C41[0][A]    u_debug_module/u_debug/n4324_s5/F           
  6.299   0.000   tNET   FF   1        R7C41[0][A]    u_debug_module/u_debug/progbuf14_20_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C41[0][A]   u_debug_module/u_debug/progbuf14_20_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_20_s0    
  9.818    -0.296   tSu         1        R7C41[0][A]   u_debug_module/u_debug/progbuf14_20_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.617%, 
                    route: 3.484 62.922%, 
                    tC2Q: 0.247 4.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path233						
Path Summary:
Slack             : 3.519
Data Arrival Time : 6.299
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R7C41[0][B]    u_debug_module/u_debug/n4323_s5/I2          
  6.299   0.542   tINS   FF   1        R7C41[0][B]    u_debug_module/u_debug/n4323_s5/F           
  6.299   0.000   tNET   FF   1        R7C41[0][B]    u_debug_module/u_debug/progbuf14_21_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C41[0][B]   u_debug_module/u_debug/progbuf14_21_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_21_s0    
  9.818    -0.296   tSu         1        R7C41[0][B]   u_debug_module/u_debug/progbuf14_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.617%, 
                    route: 3.484 62.922%, 
                    tC2Q: 0.247 4.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path234						
Path Summary:
Slack             : 3.519
Data Arrival Time : 6.299
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R8C41[0][A]    u_debug_module/u_debug/n4318_s5/I2          
  6.299   0.542   tINS   FF   1        R8C41[0][A]    u_debug_module/u_debug/n4318_s5/F           
  6.299   0.000   tNET   FF   1        R8C41[0][A]    u_debug_module/u_debug/progbuf14_26_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C41[0][A]   u_debug_module/u_debug/progbuf14_26_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_26_s0    
  9.818    -0.296   tSu         1        R8C41[0][A]   u_debug_module/u_debug/progbuf14_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.617%, 
                    route: 3.484 62.922%, 
                    tC2Q: 0.247 4.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path235						
Path Summary:
Slack             : 3.519
Data Arrival Time : 6.299
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R8C41[0][B]    u_debug_module/u_debug/n4317_s5/I2          
  6.299   0.542   tINS   FF   1        R8C41[0][B]    u_debug_module/u_debug/n4317_s5/F           
  6.299   0.000   tNET   FF   1        R8C41[0][B]    u_debug_module/u_debug/progbuf14_27_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C41[0][B]   u_debug_module/u_debug/progbuf14_27_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_27_s0    
  9.818    -0.296   tSu         1        R8C41[0][B]   u_debug_module/u_debug/progbuf14_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.617%, 
                    route: 3.484 62.922%, 
                    tC2Q: 0.247 4.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path236						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R6C42[2][B]    u_debug_module/u_debug/n4340_s5/I2          
  6.298   0.542   tINS   FF   1        R6C42[2][B]    u_debug_module/u_debug/n4340_s5/F           
  6.298   0.000   tNET   FF   1        R6C42[2][B]    u_debug_module/u_debug/progbuf14_4_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C42[2][B]   u_debug_module/u_debug/progbuf14_4_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_4_s0    
  9.818    -0.296   tSu         1        R6C42[2][B]   u_debug_module/u_debug/progbuf14_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path237						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R6C42[1][A]    u_debug_module/u_debug/n4336_s5/I2          
  6.298   0.542   tINS   FF   1        R6C42[1][A]    u_debug_module/u_debug/n4336_s5/F           
  6.298   0.000   tNET   FF   1        R6C42[1][A]    u_debug_module/u_debug/progbuf14_8_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C42[1][A]   u_debug_module/u_debug/progbuf14_8_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_8_s0    
  9.818    -0.296   tSu         1        R6C42[1][A]   u_debug_module/u_debug/progbuf14_8_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path238						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R6C42[1][B]    u_debug_module/u_debug/n4334_s5/I2          
  6.298   0.542   tINS   FF   1        R6C42[1][B]    u_debug_module/u_debug/n4334_s5/F           
  6.298   0.000   tNET   FF   1        R6C42[1][B]    u_debug_module/u_debug/progbuf14_10_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C42[1][B]   u_debug_module/u_debug/progbuf14_10_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_10_s0    
  9.818    -0.296   tSu         1        R6C42[1][B]   u_debug_module/u_debug/progbuf14_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path239						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R6C42[2][A]    u_debug_module/u_debug/n4333_s5/I2          
  6.298   0.542   tINS   FF   1        R6C42[2][A]    u_debug_module/u_debug/n4333_s5/F           
  6.298   0.000   tNET   FF   1        R6C42[2][A]    u_debug_module/u_debug/progbuf14_11_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C42[2][A]   u_debug_module/u_debug/progbuf14_11_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_11_s0    
  9.818    -0.296   tSu         1        R6C42[2][A]   u_debug_module/u_debug/progbuf14_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path240						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R7C41[1][A]    u_debug_module/u_debug/n4322_s5/I2          
  6.298   0.542   tINS   FF   1        R7C41[1][A]    u_debug_module/u_debug/n4322_s5/F           
  6.298   0.000   tNET   FF   1        R7C41[1][A]    u_debug_module/u_debug/progbuf14_22_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C41[1][A]   u_debug_module/u_debug/progbuf14_22_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_22_s0    
  9.818    -0.296   tSu         1        R7C41[1][A]   u_debug_module/u_debug/progbuf14_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path241						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R7C41[1][B]    u_debug_module/u_debug/n4321_s5/I2          
  6.298   0.542   tINS   FF   1        R7C41[1][B]    u_debug_module/u_debug/n4321_s5/F           
  6.298   0.000   tNET   FF   1        R7C41[1][B]    u_debug_module/u_debug/progbuf14_23_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C41[1][B]   u_debug_module/u_debug/progbuf14_23_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_23_s0    
  9.818    -0.296   tSu         1        R7C41[1][B]   u_debug_module/u_debug/progbuf14_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path242						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R7C41[2][A]    u_debug_module/u_debug/n4320_s5/I2          
  6.298   0.542   tINS   FF   1        R7C41[2][A]    u_debug_module/u_debug/n4320_s5/F           
  6.298   0.000   tNET   FF   1        R7C41[2][A]    u_debug_module/u_debug/progbuf14_24_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C41[2][A]   u_debug_module/u_debug/progbuf14_24_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_24_s0    
  9.818    -0.296   tSu         1        R7C41[2][A]   u_debug_module/u_debug/progbuf14_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path243						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R7C41[2][B]    u_debug_module/u_debug/n4319_s5/I2          
  6.298   0.542   tINS   FF   1        R7C41[2][B]    u_debug_module/u_debug/n4319_s5/F           
  6.298   0.000   tNET   FF   1        R7C41[2][B]    u_debug_module/u_debug/progbuf14_25_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C41[2][B]   u_debug_module/u_debug/progbuf14_25_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_25_s0    
  9.818    -0.296   tSu         1        R7C41[2][B]   u_debug_module/u_debug/progbuf14_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path244						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R8C41[1][A]    u_debug_module/u_debug/n4316_s5/I2          
  6.298   0.542   tINS   FF   1        R8C41[1][A]    u_debug_module/u_debug/n4316_s5/F           
  6.298   0.000   tNET   FF   1        R8C41[1][A]    u_debug_module/u_debug/progbuf14_28_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C41[1][A]   u_debug_module/u_debug/progbuf14_28_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_28_s0    
  9.818    -0.296   tSu         1        R8C41[1][A]   u_debug_module/u_debug/progbuf14_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path245						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R8C41[1][B]    u_debug_module/u_debug/n4315_s5/I2          
  6.298   0.542   tINS   FF   1        R8C41[1][B]    u_debug_module/u_debug/n4315_s5/F           
  6.298   0.000   tNET   FF   1        R8C41[1][B]    u_debug_module/u_debug/progbuf14_29_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C41[1][B]   u_debug_module/u_debug/progbuf14_29_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_29_s0    
  9.818    -0.296   tSu         1        R8C41[1][B]   u_debug_module/u_debug/progbuf14_29_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path246						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R8C41[2][A]    u_debug_module/u_debug/n4314_s5/I2          
  6.298   0.542   tINS   FF   1        R8C41[2][A]    u_debug_module/u_debug/n4314_s5/F           
  6.298   0.000   tNET   FF   1        R8C41[2][A]    u_debug_module/u_debug/progbuf14_30_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C41[2][A]   u_debug_module/u_debug/progbuf14_30_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_30_s0    
  9.818    -0.296   tSu         1        R8C41[2][A]   u_debug_module/u_debug/progbuf14_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path247						
Path Summary:
Slack             : 3.520
Data Arrival Time : 6.298
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.757   1.203   tNET   FF   1        R8C41[2][B]    u_debug_module/u_debug/n4313_s5/I2          
  6.298   0.542   tINS   FF   1        R8C41[2][B]    u_debug_module/u_debug/n4313_s5/F           
  6.298   0.000   tNET   FF   1        R8C41[2][B]    u_debug_module/u_debug/progbuf14_31_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C41[2][B]   u_debug_module/u_debug/progbuf14_31_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_31_s0    
  9.818    -0.296   tSu         1        R8C41[2][B]   u_debug_module/u_debug/progbuf14_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.608%, 
                    route: 3.484 62.930%, 
                    tC2Q: 0.247 4.462%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path248						
Path Summary:
Slack             : 3.522
Data Arrival Time : 6.296
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.755   0.720   tNET   FF   1        R6C37[0][A]    u_debug_module/u_debug/n4274_s5/I2          
  6.296   0.542   tINS   FF   1        R6C37[0][A]    u_debug_module/u_debug/n4274_s5/F           
  6.296   0.000   tNET   FF   1        R6C37[0][A]    u_debug_module/u_debug/progbuf12_6_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R6C37[0][A]   u_debug_module/u_debug/progbuf12_6_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_6_s0    
  9.818    -0.296   tSu         1        R6C37[0][A]   u_debug_module/u_debug/progbuf12_6_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 37.426%, 
                    route: 3.216 58.111%, 
                    tC2Q: 0.247 4.463%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path249						
Path Summary:
Slack             : 3.522
Data Arrival Time : 6.296
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.755   0.720   tNET   FF   1        R6C37[1][A]    u_debug_module/u_debug/n4270_s5/I2          
  6.296   0.542   tINS   FF   1        R6C37[1][A]    u_debug_module/u_debug/n4270_s5/F           
  6.296   0.000   tNET   FF   1        R6C37[1][A]    u_debug_module/u_debug/progbuf12_10_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C37[1][A]   u_debug_module/u_debug/progbuf12_10_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_10_s0    
  9.818    -0.296   tSu         1        R6C37[1][A]   u_debug_module/u_debug/progbuf12_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 37.426%, 
                    route: 3.216 58.111%, 
                    tC2Q: 0.247 4.463%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path250						
Path Summary:
Slack             : 3.532
Data Arrival Time : 6.287
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.744   1.190   tNET   FF   1        R7C42[0][A]    u_debug_module/u_debug/n4337_s5/I2          
  6.287   0.542   tINS   FF   1        R7C42[0][A]    u_debug_module/u_debug/n4337_s5/F           
  6.287   0.000   tNET   FF   1        R7C42[0][A]    u_debug_module/u_debug/progbuf14_7_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R7C42[0][A]   u_debug_module/u_debug/progbuf14_7_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_7_s0    
  9.818    -0.296   tSu         1        R7C42[0][A]   u_debug_module/u_debug/progbuf14_7_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.690%, 
                    route: 3.471 62.839%, 
                    tC2Q: 0.247 4.471%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path251						
Path Summary:
Slack             : 3.532
Data Arrival Time : 6.287
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.744   1.190   tNET   FF   1        R7C42[0][B]    u_debug_module/u_debug/n4335_s5/I2          
  6.287   0.542   tINS   FF   1        R7C42[0][B]    u_debug_module/u_debug/n4335_s5/F           
  6.287   0.000   tNET   FF   1        R7C42[0][B]    u_debug_module/u_debug/progbuf14_9_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R7C42[0][B]   u_debug_module/u_debug/progbuf14_9_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_9_s0    
  9.818    -0.296   tSu         1        R7C42[0][B]   u_debug_module/u_debug/progbuf14_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.690%, 
                    route: 3.471 62.839%, 
                    tC2Q: 0.247 4.471%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path252						
Path Summary:
Slack             : 3.533
Data Arrival Time : 6.286
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.744   1.190   tNET   FF   1        R7C42[1][A]    u_debug_module/u_debug/n4343_s5/I2          
  6.286   0.542   tINS   FF   1        R7C42[1][A]    u_debug_module/u_debug/n4343_s5/F           
  6.286   0.000   tNET   FF   1        R7C42[1][A]    u_debug_module/u_debug/progbuf14_1_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R7C42[1][A]   u_debug_module/u_debug/progbuf14_1_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_1_s0    
  9.818    -0.296   tSu         1        R7C42[1][A]   u_debug_module/u_debug/progbuf14_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.681%, 
                    route: 3.471 62.847%, 
                    tC2Q: 0.247 4.472%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path253						
Path Summary:
Slack             : 3.533
Data Arrival Time : 6.286
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.744   1.190   tNET   FF   1        R7C42[1][B]    u_debug_module/u_debug/n4332_s5/I2          
  6.286   0.542   tINS   FF   1        R7C42[1][B]    u_debug_module/u_debug/n4332_s5/F           
  6.286   0.000   tNET   FF   1        R7C42[1][B]    u_debug_module/u_debug/progbuf14_12_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C42[1][B]   u_debug_module/u_debug/progbuf14_12_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_12_s0    
  9.818    -0.296   tSu         1        R7C42[1][B]   u_debug_module/u_debug/progbuf14_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.681%, 
                    route: 3.471 62.847%, 
                    tC2Q: 0.247 4.472%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path254						
Path Summary:
Slack             : 3.533
Data Arrival Time : 6.933
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_addr_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.093   1.049   tNET   FF   1        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/I3                  
  3.635   0.542   tINS   FF   4        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/F                   
  4.393   0.758   tNET   FF   1        R14C17[1][B]   u_debug_module/u_spi/n3369_s61/I2                  
  4.935   0.542   tINS   FF   34       R14C17[1][B]   u_debug_module/u_spi/n3369_s61/F                   
  5.663   0.728   tNET   FF   1        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/I3                  
  6.204   0.542   tINS   FF   5        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/F                   
  6.648   0.444   tNET   FF   1        R12C17[0][B]   u_debug_module/u_spi/n7805_s11/I1                  
  6.933   0.285   tINS   FR   1        R12C17[0][B]   u_debug_module/u_spi/n7805_s11/F                   
  6.933   0.000   tNET   RR   1        R12C17[0][B]   u_debug_module/u_spi/resp_addr_0_s0/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C17[0][B]   u_debug_module/u_spi/resp_addr_0_s0/CLK  
  10.466   -0.296   tSu         1        R12C17[0][B]   u_debug_module/u_spi/resp_addr_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.186 35.424%, 
                    route: 3.738 60.573%, 
                    tC2Q: 0.247 4.003%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path255						
Path Summary:
Slack             : 3.533
Data Arrival Time : 6.933
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_addr_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.093   1.049   tNET   FF   1        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/I3                  
  3.635   0.542   tINS   FF   4        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/F                   
  4.393   0.758   tNET   FF   1        R14C17[1][B]   u_debug_module/u_spi/n3369_s61/I2                  
  4.935   0.542   tINS   FF   34       R14C17[1][B]   u_debug_module/u_spi/n3369_s61/F                   
  5.663   0.728   tNET   FF   1        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/I3                  
  6.204   0.542   tINS   FF   5        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/F                   
  6.648   0.444   tNET   FF   1        R12C17[0][A]   u_debug_module/u_spi/n7803_s11/I1                  
  6.933   0.285   tINS   FR   1        R12C17[0][A]   u_debug_module/u_spi/n7803_s11/F                   
  6.933   0.000   tNET   RR   1        R12C17[0][A]   u_debug_module/u_spi/resp_addr_2_s0/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C17[0][A]   u_debug_module/u_spi/resp_addr_2_s0/CLK  
  10.466   -0.296   tSu         1        R12C17[0][A]   u_debug_module/u_spi/resp_addr_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.186 35.424%, 
                    route: 3.738 60.573%, 
                    tC2Q: 0.247 4.003%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path256						
Path Summary:
Slack             : 3.533
Data Arrival Time : 6.933
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_addr_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.093   1.049   tNET   FF   1        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/I3                  
  3.635   0.542   tINS   FF   4        R8C16[1][A]    u_debug_module/u_spi/n3369_s62/F                   
  4.393   0.758   tNET   FF   1        R14C17[1][B]   u_debug_module/u_spi/n3369_s61/I2                  
  4.935   0.542   tINS   FF   34       R14C17[1][B]   u_debug_module/u_spi/n3369_s61/F                   
  5.663   0.728   tNET   FF   1        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/I3                  
  6.204   0.542   tINS   FF   5        R11C19[1][A]   u_debug_module/u_spi/n7782_s11/F                   
  6.648   0.444   tNET   FF   1        R12C17[1][A]   u_debug_module/u_spi/n7802_s11/I1                  
  6.933   0.285   tINS   FR   1        R12C17[1][A]   u_debug_module/u_spi/n7802_s11/F                   
  6.933   0.000   tNET   RR   1        R12C17[1][A]   u_debug_module/u_spi/resp_addr_3_s0/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C17[1][A]   u_debug_module/u_spi/resp_addr_3_s0/CLK  
  10.466   -0.296   tSu         1        R12C17[1][A]   u_debug_module/u_spi/resp_addr_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.186 35.424%, 
                    route: 3.738 60.573%, 
                    tC2Q: 0.247 4.003%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path257						
Path Summary:
Slack             : 3.538
Data Arrival Time : 6.280
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.738   1.184   tNET   FF   1        R6C39[0][A]    u_debug_module/u_debug/n4328_s5/I2          
  6.280   0.542   tINS   FF   1        R6C39[0][A]    u_debug_module/u_debug/n4328_s5/F           
  6.280   0.000   tNET   FF   1        R6C39[0][A]    u_debug_module/u_debug/progbuf14_16_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C39[0][A]   u_debug_module/u_debug/progbuf14_16_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_16_s0    
  9.818    -0.296   tSu         1        R6C39[0][A]   u_debug_module/u_debug/progbuf14_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.727%, 
                    route: 3.465 62.797%, 
                    tC2Q: 0.247 4.476%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path258						
Path Summary:
Slack             : 3.538
Data Arrival Time : 6.280
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.738   1.184   tNET   FF   1        R6C39[0][B]    u_debug_module/u_debug/n4327_s5/I2          
  6.280   0.542   tINS   FF   1        R6C39[0][B]    u_debug_module/u_debug/n4327_s5/F           
  6.280   0.000   tNET   FF   1        R6C39[0][B]    u_debug_module/u_debug/progbuf14_17_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C39[0][B]   u_debug_module/u_debug/progbuf14_17_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_17_s0    
  9.818    -0.296   tSu         1        R6C39[0][B]   u_debug_module/u_debug/progbuf14_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.727%, 
                    route: 3.465 62.797%, 
                    tC2Q: 0.247 4.476%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path259						
Path Summary:
Slack             : 3.539
Data Arrival Time : 6.280
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.738   1.184   tNET   FF   1        R6C39[1][A]    u_debug_module/u_debug/n4326_s5/I2          
  6.280   0.542   tINS   FF   1        R6C39[1][A]    u_debug_module/u_debug/n4326_s5/F           
  6.280   0.000   tNET   FF   1        R6C39[1][A]    u_debug_module/u_debug/progbuf14_18_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C39[1][A]   u_debug_module/u_debug/progbuf14_18_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_18_s0    
  9.818    -0.296   tSu         1        R6C39[1][A]   u_debug_module/u_debug/progbuf14_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 32.718%, 
                    route: 3.465 62.805%, 
                    tC2Q: 0.247 4.477%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path260						
Path Summary:
Slack             : 3.544
Data Arrival Time : 6.274
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.732   1.178   tNET   FF   1        R6C41[0][A]    u_debug_module/u_debug/n4330_s5/I2          
  6.274   0.542   tINS   FF   1        R6C41[0][A]    u_debug_module/u_debug/n4330_s5/F           
  6.274   0.000   tNET   FF   1        R6C41[0][A]    u_debug_module/u_debug/progbuf14_14_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C41[0][A]   u_debug_module/u_debug/progbuf14_14_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_14_s0    
  9.818    -0.296   tSu         1        R6C41[0][A]   u_debug_module/u_debug/progbuf14_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.764%, 
                    route: 3.459 62.755%, 
                    tC2Q: 0.247 4.481%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path261						
Path Summary:
Slack             : 3.544
Data Arrival Time : 6.274
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.732   1.178   tNET   FF   1        R6C41[0][B]    u_debug_module/u_debug/n4329_s5/I2          
  6.274   0.542   tINS   FF   1        R6C41[0][B]    u_debug_module/u_debug/n4329_s5/F           
  6.274   0.000   tNET   FF   1        R6C41[0][B]    u_debug_module/u_debug/progbuf14_15_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C41[0][B]   u_debug_module/u_debug/progbuf14_15_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_15_s0    
  9.818    -0.296   tSu         1        R6C41[0][B]   u_debug_module/u_debug/progbuf14_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.764%, 
                    route: 3.459 62.755%, 
                    tC2Q: 0.247 4.481%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path262						
Path Summary:
Slack             : 3.548
Data Arrival Time : 6.918
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_data_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.568   1.661   tNET   FF   1        R17C17[0][B]   u_debug_module/u_spi/n7778_s12/I3                  
  6.110   0.542   tINS   FF   1        R17C17[0][B]   u_debug_module/u_spi/n7778_s12/F                   
  6.376   0.266   tNET   FF   1        R17C18[1][A]   u_debug_module/u_spi/n7778_s11/I2                  
  6.918   0.542   tINS   FF   1        R17C18[1][A]   u_debug_module/u_spi/n7778_s11/F                   
  6.918   0.000   tNET   FF   1        R17C18[1][A]   u_debug_module/u_spi/resp_data_3_s0/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R17C18[1][A]   u_debug_module/u_spi/resp_data_3_s0/CLK  
  10.466   -0.296   tSu         1        R17C18[1][A]   u_debug_module/u_spi/resp_data_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.176 35.356%, 
                    route: 3.732 60.631%, 
                    tC2Q: 0.247 4.013%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path263						
Path Summary:
Slack             : 3.550
Data Arrival Time : 6.268
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.726   1.172   tNET   FF   1        R7C39[0][B]    u_debug_module/u_debug/n4325_s5/I2          
  6.268   0.542   tINS   FF   1        R7C39[0][B]    u_debug_module/u_debug/n4325_s5/F           
  6.268   0.000   tNET   FF   1        R7C39[0][B]    u_debug_module/u_debug/progbuf14_19_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C39[0][B]   u_debug_module/u_debug/progbuf14_19_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_19_s0    
  9.818    -0.296   tSu         1        R7C39[0][B]   u_debug_module/u_debug/progbuf14_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.806 32.801%, 
                    route: 3.453 62.713%, 
                    tC2Q: 0.247 4.486%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path264						
Path Summary:
Slack             : 3.552
Data Arrival Time : 6.266
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.981   1.392   tNET   FF   1        R23C34[2][A]   u_debug_module/u_debug/n3989_s5/I2          
  6.266   0.285   tINS   FR   1        R23C34[2][A]   u_debug_module/u_debug/n3989_s5/F           
  6.266   0.000   tNET   RR   1        R23C34[2][A]   u_debug_module/u_debug/progbuf3_3_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C34[2][A]   u_debug_module/u_debug/progbuf3_3_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_3_s0    
  9.818    -0.296   tSu         1        R23C34[2][A]   u_debug_module/u_debug/progbuf3_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.048%, 
                    route: 4.153 75.464%, 
                    tC2Q: 0.247 4.488%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path265						
Path Summary:
Slack             : 3.552
Data Arrival Time : 6.266
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.981   1.392   tNET   FF   1        R23C34[2][B]   u_debug_module/u_debug/n3988_s5/I2          
  6.266   0.285   tINS   FR   1        R23C34[2][B]   u_debug_module/u_debug/n3988_s5/F           
  6.266   0.000   tNET   RR   1        R23C34[2][B]   u_debug_module/u_debug/progbuf3_4_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R23C34[2][B]   u_debug_module/u_debug/progbuf3_4_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_4_s0    
  9.818    -0.296   tSu         1        R23C34[2][B]   u_debug_module/u_debug/progbuf3_4_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.048%, 
                    route: 4.153 75.464%, 
                    tC2Q: 0.247 4.488%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path266						
Path Summary:
Slack             : 3.552
Data Arrival Time : 6.266
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.981   1.392   tNET   FF   1        R24C34[2][A]   u_debug_module/u_debug/n3967_s5/I2          
  6.266   0.285   tINS   FR   1        R24C34[2][A]   u_debug_module/u_debug/n3967_s5/F           
  6.266   0.000   tNET   RR   1        R24C34[2][A]   u_debug_module/u_debug/progbuf3_25_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R24C34[2][A]   u_debug_module/u_debug/progbuf3_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_25_s0    
  9.818    -0.296   tSu         1        R24C34[2][A]   u_debug_module/u_debug/progbuf3_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.048%, 
                    route: 4.153 75.464%, 
                    tC2Q: 0.247 4.488%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path267						
Path Summary:
Slack             : 3.555
Data Arrival Time : 6.263
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.978   1.348   tNET   FF   1        R12C40[2][A]   u_debug_module/u_debug/n4346_s5/I2          
  6.263   0.285   tINS   FR   1        R12C40[2][A]   u_debug_module/u_debug/n4346_s5/F           
  6.263   0.000   tNET   RR   1        R12C40[2][A]   u_debug_module/u_debug/progbuf15_30_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C40[2][A]   u_debug_module/u_debug/progbuf15_30_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_30_s0    
  9.818    -0.296   tSu         1        R12C40[2][A]   u_debug_module/u_debug/progbuf15_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.655 30.081%, 
                    route: 3.599 65.429%, 
                    tC2Q: 0.247 4.490%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path268						
Path Summary:
Slack             : 3.555
Data Arrival Time : 6.263
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.978   1.348   tNET   FF   1        R12C40[2][B]   u_debug_module/u_debug/n4345_s5/I2          
  6.263   0.285   tINS   FR   1        R12C40[2][B]   u_debug_module/u_debug/n4345_s5/F           
  6.263   0.000   tNET   RR   1        R12C40[2][B]   u_debug_module/u_debug/progbuf15_31_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C40[2][B]   u_debug_module/u_debug/progbuf15_31_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_31_s0    
  9.818    -0.296   tSu         1        R12C40[2][B]   u_debug_module/u_debug/progbuf15_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.655 30.081%, 
                    route: 3.599 65.429%, 
                    tC2Q: 0.247 4.490%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path269						
Path Summary:
Slack             : 3.559
Data Arrival Time : 6.260
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.974   1.386   tNET   FF   1        R22C33[2][B]   u_debug_module/u_debug/n3980_s5/I2          
  6.260   0.285   tINS   FR   1        R22C33[2][B]   u_debug_module/u_debug/n3980_s5/F           
  6.260   0.000   tNET   RR   1        R22C33[2][B]   u_debug_module/u_debug/progbuf3_12_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R22C33[2][B]   u_debug_module/u_debug/progbuf3_12_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_12_s0    
  9.818    -0.296   tSu         1        R22C33[2][B]   u_debug_module/u_debug/progbuf3_12_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.071%, 
                    route: 4.147 75.436%, 
                    tC2Q: 0.247 4.493%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path270						
Path Summary:
Slack             : 3.559
Data Arrival Time : 6.260
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.974   1.386   tNET   FF   1        R22C32[2][B]   u_debug_module/u_debug/n3973_s5/I2          
  6.260   0.285   tINS   FR   1        R22C32[2][B]   u_debug_module/u_debug/n3973_s5/F           
  6.260   0.000   tNET   RR   1        R22C32[2][B]   u_debug_module/u_debug/progbuf3_19_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R22C32[2][B]   u_debug_module/u_debug/progbuf3_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_19_s0    
  9.818    -0.296   tSu         1        R22C32[2][B]   u_debug_module/u_debug/progbuf3_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.071%, 
                    route: 4.147 75.436%, 
                    tC2Q: 0.247 4.493%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path271						
Path Summary:
Slack             : 3.565
Data Arrival Time : 6.254
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.808   1.254   tNET   FF   1        R8C44[0][A]    u_debug_module/u_debug/n4342_s5/I2          
  6.254   0.446   tINS   FF   1        R8C44[0][A]    u_debug_module/u_debug/n4342_s5/F           
  6.254   0.000   tNET   FF   1        R8C44[0][A]    u_debug_module/u_debug/progbuf14_2_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R8C44[0][A]   u_debug_module/u_debug/progbuf14_2_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_2_s0    
  9.818    -0.296   tSu         1        R8C44[0][A]   u_debug_module/u_debug/progbuf14_2_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.709 31.132%, 
                    route: 3.535 64.370%, 
                    tC2Q: 0.247 4.498%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path272						
Path Summary:
Slack             : 3.565
Data Arrival Time : 6.254
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.808   1.254   tNET   FF   1        R8C44[1][B]    u_debug_module/u_debug/n4341_s5/I2          
  6.254   0.446   tINS   FF   1        R8C44[1][B]    u_debug_module/u_debug/n4341_s5/F           
  6.254   0.000   tNET   FF   1        R8C44[1][B]    u_debug_module/u_debug/progbuf14_3_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R8C44[1][B]   u_debug_module/u_debug/progbuf14_3_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_3_s0    
  9.818    -0.296   tSu         1        R8C44[1][B]   u_debug_module/u_debug/progbuf14_3_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.709 31.132%, 
                    route: 3.535 64.370%, 
                    tC2Q: 0.247 4.498%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path273						
Path Summary:
Slack             : 3.565
Data Arrival Time : 6.254
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.808   1.254   tNET   FF   1        R8C44[0][B]    u_debug_module/u_debug/n4331_s5/I2          
  6.254   0.446   tINS   FF   1        R8C44[0][B]    u_debug_module/u_debug/n4331_s5/F           
  6.254   0.000   tNET   FF   1        R8C44[0][B]    u_debug_module/u_debug/progbuf14_13_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C44[0][B]   u_debug_module/u_debug/progbuf14_13_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_13_s0    
  9.818    -0.296   tSu         1        R8C44[0][B]   u_debug_module/u_debug/progbuf14_13_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.709 31.132%, 
                    route: 3.535 64.370%, 
                    tC2Q: 0.247 4.498%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path274						
Path Summary:
Slack             : 3.566
Data Arrival Time : 6.253
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.711   1.081   tNET   FF   1        R12C42[0][A]   u_debug_module/u_debug/n4367_s5/I2          
  6.253   0.542   tINS   FF   1        R12C42[0][A]   u_debug_module/u_debug/n4367_s5/F           
  6.253   0.000   tNET   FF   1        R12C42[0][A]   u_debug_module/u_debug/progbuf15_9_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R12C42[0][A]   u_debug_module/u_debug/progbuf15_9_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_9_s0    
  9.818    -0.296   tSu         1        R12C42[0][A]   u_debug_module/u_debug/progbuf15_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 34.808%, 
                    route: 3.332 60.693%, 
                    tC2Q: 0.247 4.499%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path275						
Path Summary:
Slack             : 3.567
Data Arrival Time : 6.252
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.710   1.080   tNET   FF   1        R11C39[0][B]   u_debug_module/u_debug/n4360_s5/I2          
  6.252   0.542   tINS   FF   1        R11C39[0][B]   u_debug_module/u_debug/n4360_s5/F           
  6.252   0.000   tNET   FF   1        R11C39[0][B]   u_debug_module/u_debug/progbuf15_16_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C39[0][B]   u_debug_module/u_debug/progbuf15_16_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_16_s0    
  9.818    -0.296   tSu         1        R11C39[0][B]   u_debug_module/u_debug/progbuf15_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 34.814%, 
                    route: 3.331 60.686%, 
                    tC2Q: 0.247 4.500%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path276						
Path Summary:
Slack             : 3.567
Data Arrival Time : 6.252
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.710   1.080   tNET   FF   1        R11C39[1][A]   u_debug_module/u_debug/n4359_s5/I2          
  6.252   0.542   tINS   FF   1        R11C39[1][A]   u_debug_module/u_debug/n4359_s5/F           
  6.252   0.000   tNET   FF   1        R11C39[1][A]   u_debug_module/u_debug/progbuf15_17_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C39[1][A]   u_debug_module/u_debug/progbuf15_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_17_s0    
  9.818    -0.296   tSu         1        R11C39[1][A]   u_debug_module/u_debug/progbuf15_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 34.814%, 
                    route: 3.331 60.686%, 
                    tC2Q: 0.247 4.500%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path277						
Path Summary:
Slack             : 3.567
Data Arrival Time : 6.252
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.710   1.080   tNET   FF   1        R11C39[1][B]   u_debug_module/u_debug/n4358_s5/I2          
  6.252   0.542   tINS   FF   1        R11C39[1][B]   u_debug_module/u_debug/n4358_s5/F           
  6.252   0.000   tNET   FF   1        R11C39[1][B]   u_debug_module/u_debug/progbuf15_18_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C39[1][B]   u_debug_module/u_debug/progbuf15_18_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_18_s0    
  9.818    -0.296   tSu         1        R11C39[1][B]   u_debug_module/u_debug/progbuf15_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.911 34.814%, 
                    route: 3.331 60.686%, 
                    tC2Q: 0.247 4.500%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path278						
Path Summary:
Slack             : 3.568
Data Arrival Time : 6.898
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.452   1.590   tNET   FF   1        R16C33[2][B]   u_debug_module/u_debug/data1_0_s1/I2        
  6.898   0.446   tINS   FF   1        R16C33[2][B]   u_debug_module/u_debug/data1_0_s1/F         
  6.898   0.000   tNET   FF   1        R16C33[2][B]   u_debug_module/u_debug/data1_r_0_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R16C33[2][B]   u_debug_module/u_debug/data1_r_0_s0/CLK  
  10.466   -0.296   tSu         1        R16C33[2][B]   u_debug_module/u_debug/data1_r_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 29.419%, 
                    route: 4.084 66.555%, 
                    tC2Q: 0.247 4.026%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path279						
Path Summary:
Slack             : 3.570
Data Arrival Time : 6.248
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf14_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  2.530   0.438   tNET   FF   1        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/I3          
  2.976   0.446   tINS   FF   5        R8C23[0][B]    u_debug_module/u_debug/n4313_s9/F           
  4.278   1.302   tNET   FF   1        R8C33[3][A]    u_debug_module/u_debug/n4313_s8/I2          
  4.554   0.276   tINS   FF   32       R8C33[3][A]    u_debug_module/u_debug/n4313_s8/F           
  5.802   1.248   tNET   FF   1        R8C43[1][A]    u_debug_module/u_debug/n4344_s5/I2          
  6.248   0.446   tINS   FF   1        R8C43[1][A]    u_debug_module/u_debug/n4344_s5/F           
  6.248   0.000   tNET   FF   1        R8C43[1][A]    u_debug_module/u_debug/progbuf14_0_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R8C43[1][A]   u_debug_module/u_debug/progbuf14_0_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf14_0_s0    
  9.818    -0.296   tSu         1        R8C43[1][A]   u_debug_module/u_debug/progbuf14_0_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.709 31.163%, 
                    route: 3.529 64.335%, 
                    tC2Q: 0.247 4.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path280						
Path Summary:
Slack             : 3.571
Data Arrival Time : 6.247
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.801   1.171   tNET   FF   1        R11C40[1][B]   u_debug_module/u_debug/n4353_s5/I2          
  6.247   0.446   tINS   FF   1        R11C40[1][B]   u_debug_module/u_debug/n4353_s5/F           
  6.247   0.000   tNET   FF   1        R11C40[1][B]   u_debug_module/u_debug/progbuf15_23_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C40[1][B]   u_debug_module/u_debug/progbuf15_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_23_s0    
  9.818    -0.296   tSu         1        R11C40[1][B]   u_debug_module/u_debug/progbuf15_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 33.100%, 
                    route: 3.422 62.397%, 
                    tC2Q: 0.247 4.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path281						
Path Summary:
Slack             : 3.582
Data Arrival Time : 6.236
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.695   1.106   tNET   FF   1        R18C31[1][B]   u_debug_module/u_debug/n3962_s5/I2          
  6.236   0.542   tINS   FF   1        R18C31[1][B]   u_debug_module/u_debug/n3962_s5/F           
  6.236   0.000   tNET   FF   1        R18C31[1][B]   u_debug_module/u_debug/progbuf3_30_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C31[1][B]   u_debug_module/u_debug/progbuf3_30_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_30_s0    
  9.818    -0.296   tSu         1        R18C31[1][B]   u_debug_module/u_debug/progbuf3_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 24.841%, 
                    route: 3.867 70.647%, 
                    tC2Q: 0.247 4.512%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path282						
Path Summary:
Slack             : 3.588
Data Arrival Time : 6.878
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_data_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R7C19[1][A]    u_debug_module/u_spi/n7759_s12/I3                  
  5.589   0.542   tINS   FF   1        R7C19[1][A]    u_debug_module/u_spi/n7759_s12/F                   
  6.335   0.747   tNET   FF   1        R16C19[0][B]   u_debug_module/u_spi/n7759_s11/I2                  
  6.878   0.542   tINS   FF   1        R16C19[0][B]   u_debug_module/u_spi/n7759_s11/F                   
  6.878   0.000   tNET   FF   1        R16C19[0][B]   u_debug_module/u_spi/resp_data_22_s0/D             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[0][B]   u_debug_module/u_spi/resp_data_22_s0/CLK  
  10.466   -0.296   tSu         1        R16C19[0][B]   u_debug_module/u_spi/resp_data_22_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.178 35.613%, 
                    route: 3.690 60.348%, 
                    tC2Q: 0.247 4.039%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path283						
Path Summary:
Slack             : 3.609
Data Arrival Time : 6.209
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf4_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  1.739   0.730   tNET   FF   1        R18C25[0][B]   u_debug_module/u_debug/n3993_s7/I0          
  2.282   0.542   tINS   FF   36       R18C25[0][B]   u_debug_module/u_debug/n3993_s7/F           
  3.347   1.065   tNET   FF   1        R17C32[3][A]   u_debug_module/u_debug/n3993_s8/I3          
  3.890   0.542   tINS   FF   32       R17C32[3][A]   u_debug_module/u_debug/n3993_s8/F           
  5.763   1.874   tNET   FF   1        R15C34[0][B]   u_debug_module/u_debug/n3994_s5/I2          
  6.209   0.446   tINS   FF   1        R15C34[0][B]   u_debug_module/u_debug/n3994_s5/F           
  6.209   0.000   tNET   FF   1        R15C34[0][B]   u_debug_module/u_debug/progbuf4_30_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R15C34[0][B]   u_debug_module/u_debug/progbuf4_30_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf4_30_s0    
  9.818    -0.296   tSu         1        R15C34[0][B]   u_debug_module/u_debug/progbuf4_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.531 28.106%, 
                    route: 3.669 67.360%, 
                    tC2Q: 0.247 4.535%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path284						
Path Summary:
Slack             : 3.610
Data Arrival Time : 6.856
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.314   1.402   tNET   FF   1        R15C36[0][B]   u_debug_module/u_debug/data0_18_s1/I2       
  6.856   0.542   tINS   FF   1        R15C36[0][B]   u_debug_module/u_debug/data0_18_s1/F        
  6.856   0.000   tNET   FF   1        R15C36[0][B]   u_debug_module/u_debug/data0_r_18_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C36[0][B]   u_debug_module/u_debug/data0_r_18_s0/CLK  
  10.466   -0.296   tSu         1        R15C36[0][B]   u_debug_module/u_debug/data0_r_18_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.204%, 
                    route: 3.945 64.742%, 
                    tC2Q: 0.247 4.054%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path285						
Path Summary:
Slack             : 3.610
Data Arrival Time : 6.856
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.314   1.402   tNET   FF   1        R15C36[0][A]   u_debug_module/u_debug/data0_19_s1/I2       
  6.856   0.542   tINS   FF   1        R15C36[0][A]   u_debug_module/u_debug/data0_19_s1/F        
  6.856   0.000   tNET   FF   1        R15C36[0][A]   u_debug_module/u_debug/data0_r_19_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C36[0][A]   u_debug_module/u_debug/data0_r_19_s0/CLK  
  10.466   -0.296   tSu         1        R15C36[0][A]   u_debug_module/u_debug/data0_r_19_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.204%, 
                    route: 3.945 64.742%, 
                    tC2Q: 0.247 4.054%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path286						
Path Summary:
Slack             : 3.611
Data Arrival Time : 6.855
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.314   1.402   tNET   FF   1        R15C36[2][B]   u_debug_module/u_debug/data0_14_s1/I2       
  6.855   0.542   tINS   FF   1        R15C36[2][B]   u_debug_module/u_debug/data0_14_s1/F        
  6.855   0.000   tNET   FF   1        R15C36[2][B]   u_debug_module/u_debug/data0_r_14_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C36[2][B]   u_debug_module/u_debug/data0_r_14_s0/CLK  
  10.466   -0.296   tSu         1        R15C36[2][B]   u_debug_module/u_debug/data0_r_14_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.196%, 
                    route: 3.945 64.750%, 
                    tC2Q: 0.247 4.054%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path287						
Path Summary:
Slack             : 3.611
Data Arrival Time : 6.855
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.314   1.402   tNET   FF   1        R15C36[2][A]   u_debug_module/u_debug/data0_15_s1/I2       
  6.855   0.542   tINS   FF   1        R15C36[2][A]   u_debug_module/u_debug/data0_15_s1/F        
  6.855   0.000   tNET   FF   1        R15C36[2][A]   u_debug_module/u_debug/data0_r_15_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C36[2][A]   u_debug_module/u_debug/data0_r_15_s0/CLK  
  10.466   -0.296   tSu         1        R15C36[2][A]   u_debug_module/u_debug/data0_r_15_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.196%, 
                    route: 3.945 64.750%, 
                    tC2Q: 0.247 4.054%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path288						
Path Summary:
Slack             : 3.617
Data Arrival Time : 6.849
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.307   1.396   tNET   FF   1        R14C35[2][B]   u_debug_module/u_debug/data0_20_s1/I2       
  6.849   0.542   tINS   FF   1        R14C35[2][B]   u_debug_module/u_debug/data0_20_s1/F        
  6.849   0.000   tNET   FF   1        R14C35[2][B]   u_debug_module/u_debug/data0_r_20_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C35[2][B]   u_debug_module/u_debug/data0_r_20_s0/CLK  
  10.466   -0.296   tSu         1        R14C35[2][B]   u_debug_module/u_debug/data0_r_20_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.227%, 
                    route: 3.939 64.714%, 
                    tC2Q: 0.247 4.058%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path289						
Path Summary:
Slack             : 3.617
Data Arrival Time : 6.849
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.307   1.396   tNET   FF   1        R14C35[2][A]   u_debug_module/u_debug/data0_21_s1/I2       
  6.849   0.542   tINS   FF   1        R14C35[2][A]   u_debug_module/u_debug/data0_21_s1/F        
  6.849   0.000   tNET   FF   1        R14C35[2][A]   u_debug_module/u_debug/data0_r_21_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C35[2][A]   u_debug_module/u_debug/data0_r_21_s0/CLK  
  10.466   -0.296   tSu         1        R14C35[2][A]   u_debug_module/u_debug/data0_r_21_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.227%, 
                    route: 3.939 64.714%, 
                    tC2Q: 0.247 4.058%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path290						
Path Summary:
Slack             : 3.617
Data Arrival Time : 6.849
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.307   1.396   tNET   FF   1        R14C35[1][A]   u_debug_module/u_debug/data0_23_s1/I2       
  6.849   0.542   tINS   FF   1        R14C35[1][A]   u_debug_module/u_debug/data0_23_s1/F        
  6.849   0.000   tNET   FF   1        R14C35[1][A]   u_debug_module/u_debug/data0_r_23_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C35[1][A]   u_debug_module/u_debug/data0_r_23_s0/CLK  
  10.466   -0.296   tSu         1        R14C35[1][A]   u_debug_module/u_debug/data0_r_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.227%, 
                    route: 3.939 64.714%, 
                    tC2Q: 0.247 4.058%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path291						
Path Summary:
Slack             : 3.620
Data Arrival Time : 6.198
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.656   1.031   tNET   FF   1        R20C38[1][B]   u_debug_module/u_debug/n4095_s5/I2          
  6.198   0.542   tINS   FF   1        R20C38[1][B]   u_debug_module/u_debug/n4095_s5/F           
  6.198   0.000   tNET   FF   1        R20C38[1][B]   u_debug_module/u_debug/progbuf7_25_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C38[1][B]   u_debug_module/u_debug/progbuf7_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_25_s0    
  9.818    -0.296   tSu         1        R20C38[1][B]   u_debug_module/u_debug/progbuf7_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.015%, 
                    route: 3.829 70.441%, 
                    tC2Q: 0.247 4.544%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path292						
Path Summary:
Slack             : 3.620
Data Arrival Time : 6.198
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.656   1.031   tNET   FF   1        R20C38[0][B]   u_debug_module/u_debug/n4094_s5/I2          
  6.198   0.542   tINS   FF   1        R20C38[0][B]   u_debug_module/u_debug/n4094_s5/F           
  6.198   0.000   tNET   FF   1        R20C38[0][B]   u_debug_module/u_debug/progbuf7_26_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C38[0][B]   u_debug_module/u_debug/progbuf7_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_26_s0    
  9.818    -0.296   tSu         1        R20C38[0][B]   u_debug_module/u_debug/progbuf7_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.015%, 
                    route: 3.829 70.441%, 
                    tC2Q: 0.247 4.544%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path293						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_addr_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C17[0][B]   u_debug_module/u_spi/resp_addr_0_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C17[0][B]   u_debug_module/u_spi/resp_addr_0_s0/CLK  
  10.730   -0.032   tSu         1        R12C17[0][B]   u_debug_module/u_spi/resp_addr_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path294						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_addr_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R9C19[1][B]    u_debug_module/u_spi/resp_addr_1_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R9C19[1][B]   u_debug_module/u_spi/resp_addr_1_s0/CLK  
  10.730   -0.032   tSu         1        R9C19[1][B]   u_debug_module/u_spi/resp_addr_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path295						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_addr_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C17[0][A]   u_debug_module/u_spi/resp_addr_2_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C17[0][A]   u_debug_module/u_spi/resp_addr_2_s0/CLK  
  10.730   -0.032   tSu         1        R12C17[0][A]   u_debug_module/u_spi/resp_addr_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path296						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_addr_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C17[1][A]   u_debug_module/u_spi/resp_addr_3_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C17[1][A]   u_debug_module/u_spi/resp_addr_3_s0/CLK  
  10.730   -0.032   tSu         1        R12C17[1][A]   u_debug_module/u_spi/resp_addr_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path297						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_addr_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R9C17[1][A]    u_debug_module/u_spi/resp_addr_23_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R9C17[1][A]   u_debug_module/u_spi/resp_addr_23_s0/CLK  
  10.730   -0.032   tSu         1        R9C17[1][A]   u_debug_module/u_spi/resp_addr_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path298						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R17C17[0][A]   u_debug_module/u_spi/resp_data_0_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R17C17[0][A]   u_debug_module/u_spi/resp_data_0_s0/CLK  
  10.730   -0.032   tSu         1        R17C17[0][A]   u_debug_module/u_spi/resp_data_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path299						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R15C17[1][A]   u_debug_module/u_spi/resp_data_1_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R15C17[1][A]   u_debug_module/u_spi/resp_data_1_s0/CLK  
  10.730   -0.032   tSu         1        R15C17[1][A]   u_debug_module/u_spi/resp_data_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path300						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C18[1][A]   u_debug_module/u_spi/resp_data_2_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R16C18[1][A]   u_debug_module/u_spi/resp_data_2_s0/CLK  
  10.730   -0.032   tSu         1        R16C18[1][A]   u_debug_module/u_spi/resp_data_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path301						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R17C18[1][A]   u_debug_module/u_spi/resp_data_3_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R17C18[1][A]   u_debug_module/u_spi/resp_data_3_s0/CLK  
  10.730   -0.032   tSu         1        R17C18[1][A]   u_debug_module/u_spi/resp_data_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path302						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R17C18[1][B]   u_debug_module/u_spi/resp_data_4_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R17C18[1][B]   u_debug_module/u_spi/resp_data_4_s0/CLK  
  10.730   -0.032   tSu         1        R17C18[1][B]   u_debug_module/u_spi/resp_data_4_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path303						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R17C18[2][A]   u_debug_module/u_spi/resp_data_5_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R17C18[2][A]   u_debug_module/u_spi/resp_data_5_s0/CLK  
  10.730   -0.032   tSu         1        R17C18[2][A]   u_debug_module/u_spi/resp_data_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path304						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_6_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R13C17[0][B]   u_debug_module/u_spi/resp_data_6_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C17[0][B]   u_debug_module/u_spi/resp_data_6_s0/CLK  
  10.730   -0.032   tSu         1        R13C17[0][B]   u_debug_module/u_spi/resp_data_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path305						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_7_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R11C17[0][B]   u_debug_module/u_spi/resp_data_7_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R11C17[0][B]   u_debug_module/u_spi/resp_data_7_s0/CLK  
  10.730   -0.032   tSu         1        R11C17[0][B]   u_debug_module/u_spi/resp_data_7_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path306						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C18[1][A]   u_debug_module/u_spi/resp_data_8_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R12C18[1][A]   u_debug_module/u_spi/resp_data_8_s0/CLK  
  10.730   -0.032   tSu         1        R12C18[1][A]   u_debug_module/u_spi/resp_data_8_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path307						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R14C18[2][A]   u_debug_module/u_spi/resp_data_9_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R14C18[2][A]   u_debug_module/u_spi/resp_data_9_s0/CLK  
  10.730   -0.032   tSu         1        R14C18[2][A]   u_debug_module/u_spi/resp_data_9_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path308						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C18[2][A]   u_debug_module/u_spi/resp_data_10_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R12C18[2][A]   u_debug_module/u_spi/resp_data_10_s0/CLK  
  10.730   -0.032   tSu         1        R12C18[2][A]   u_debug_module/u_spi/resp_data_10_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path309						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C18[2][B]   u_debug_module/u_spi/resp_data_11_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R12C18[2][B]   u_debug_module/u_spi/resp_data_11_s0/CLK  
  10.730   -0.032   tSu         1        R12C18[2][B]   u_debug_module/u_spi/resp_data_11_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path310						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R11C17[0][A]   u_debug_module/u_spi/resp_data_12_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R11C17[0][A]   u_debug_module/u_spi/resp_data_12_s0/CLK  
  10.730   -0.032   tSu         1        R11C17[0][A]   u_debug_module/u_spi/resp_data_12_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path311						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_13_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R18C17[1][B]   u_debug_module/u_spi/resp_data_13_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C17[1][B]   u_debug_module/u_spi/resp_data_13_s0/CLK  
  10.730   -0.032   tSu         1        R18C17[1][B]   u_debug_module/u_spi/resp_data_13_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path312						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C19[0][A]   u_debug_module/u_spi/resp_data_14_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[0][A]   u_debug_module/u_spi/resp_data_14_s0/CLK  
  10.730   -0.032   tSu         1        R16C19[0][A]   u_debug_module/u_spi/resp_data_14_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path313						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R18C19[0][A]   u_debug_module/u_spi/resp_data_15_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C19[0][A]   u_debug_module/u_spi/resp_data_15_s0/CLK  
  10.730   -0.032   tSu         1        R18C19[0][A]   u_debug_module/u_spi/resp_data_15_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path314						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C19[1][A]   u_debug_module/u_spi/resp_data_16_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[1][A]   u_debug_module/u_spi/resp_data_16_s0/CLK  
  10.730   -0.032   tSu         1        R16C19[1][A]   u_debug_module/u_spi/resp_data_16_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path315						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C18[1][B]   u_debug_module/u_spi/resp_data_17_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C18[1][B]   u_debug_module/u_spi/resp_data_17_s0/CLK  
  10.730   -0.032   tSu         1        R16C18[1][B]   u_debug_module/u_spi/resp_data_17_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path316						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R14C18[2][B]   u_debug_module/u_spi/resp_data_18_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C18[2][B]   u_debug_module/u_spi/resp_data_18_s0/CLK  
  10.730   -0.032   tSu         1        R14C18[2][B]   u_debug_module/u_spi/resp_data_18_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path317						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C19[2][B]   u_debug_module/u_spi/resp_data_19_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[2][B]   u_debug_module/u_spi/resp_data_19_s0/CLK  
  10.730   -0.032   tSu         1        R16C19[2][B]   u_debug_module/u_spi/resp_data_19_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path318						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R13C19[1][B]   u_debug_module/u_spi/resp_data_20_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C19[1][B]   u_debug_module/u_spi/resp_data_20_s0/CLK  
  10.730   -0.032   tSu         1        R13C19[1][B]   u_debug_module/u_spi/resp_data_20_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path319						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R17C19[0][B]   u_debug_module/u_spi/resp_data_21_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R17C19[0][B]   u_debug_module/u_spi/resp_data_21_s0/CLK  
  10.730   -0.032   tSu         1        R17C19[0][B]   u_debug_module/u_spi/resp_data_21_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path320						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C19[0][B]   u_debug_module/u_spi/resp_data_22_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[0][B]   u_debug_module/u_spi/resp_data_22_s0/CLK  
  10.730   -0.032   tSu         1        R16C19[0][B]   u_debug_module/u_spi/resp_data_22_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path321						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R13C19[1][A]   u_debug_module/u_spi/resp_data_23_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C19[1][A]   u_debug_module/u_spi/resp_data_23_s0/CLK  
  10.730   -0.032   tSu         1        R13C19[1][A]   u_debug_module/u_spi/resp_data_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path322						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R15C17[1][B]   u_debug_module/u_spi/resp_data_24_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C17[1][B]   u_debug_module/u_spi/resp_data_24_s0/CLK  
  10.730   -0.032   tSu         1        R15C17[1][B]   u_debug_module/u_spi/resp_data_24_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path323						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R15C19[0][A]   u_debug_module/u_spi/resp_data_25_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C19[0][A]   u_debug_module/u_spi/resp_data_25_s0/CLK  
  10.730   -0.032   tSu         1        R15C19[0][A]   u_debug_module/u_spi/resp_data_25_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path324						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C19[2][A]   u_debug_module/u_spi/resp_data_26_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[2][A]   u_debug_module/u_spi/resp_data_26_s0/CLK  
  10.730   -0.032   tSu         1        R16C19[2][A]   u_debug_module/u_spi/resp_data_26_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path325						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C18[0][B]   u_debug_module/u_spi/resp_data_27_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R12C18[0][B]   u_debug_module/u_spi/resp_data_27_s0/CLK  
  10.730   -0.032   tSu         1        R12C18[0][B]   u_debug_module/u_spi/resp_data_27_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path326						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C18[0][A]   u_debug_module/u_spi/resp_data_28_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R12C18[0][A]   u_debug_module/u_spi/resp_data_28_s0/CLK  
  10.730   -0.032   tSu         1        R12C18[0][A]   u_debug_module/u_spi/resp_data_28_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path327						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R12C18[1][B]   u_debug_module/u_spi/resp_data_29_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R12C18[1][B]   u_debug_module/u_spi/resp_data_29_s0/CLK  
  10.730   -0.032   tSu         1        R12C18[1][B]   u_debug_module/u_spi/resp_data_29_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path328						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R15C19[0][B]   u_debug_module/u_spi/resp_data_30_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C19[0][B]   u_debug_module/u_spi/resp_data_30_s0/CLK  
  10.730   -0.032   tSu         1        R15C19[0][B]   u_debug_module/u_spi/resp_data_30_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path329						
Path Summary:
Slack             : 3.621
Data Arrival Time : 7.110
Data Required Time: 10.730
From              : cdc_ck2_state_1_s0
To                : resp_data_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.046   1.139   tNET   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/I2            
  5.589   0.542   tINS   FF   1        R8C18[0][A]    u_debug_module/u_spi/resp_data_31_s3/F             
  6.024   0.435   tNET   FF   1        R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/I0            
  6.436   0.412   tINS   FR   37       R9C17[2][B]    u_debug_module/u_spi/resp_data_31_s2/F             
  7.110   0.674   tNET   RR   1        R16C19[1][B]   u_debug_module/u_spi/resp_data_31_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C19[1][B]   u_debug_module/u_spi/resp_data_31_s0/CLK  
  10.730   -0.032   tSu         1        R16C19[1][B]   u_debug_module/u_spi/resp_data_31_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.047 32.257%, 
                    route: 4.053 63.851%, 
                    tC2Q: 0.247 3.892%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path330						
Path Summary:
Slack             : 3.623
Data Arrival Time : 6.843
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R15C35[2][B]   u_debug_module/u_debug/data0_2_s1/I2        
  6.843   0.542   tINS   FF   1        R15C35[2][B]   u_debug_module/u_debug/data0_2_s1/F         
  6.843   0.000   tNET   FF   1        R15C35[2][B]   u_debug_module/u_debug/data0_r_2_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R15C35[2][B]   u_debug_module/u_debug/data0_r_2_s0/CLK  
  10.466   -0.296   tSu         1        R15C35[2][B]   u_debug_module/u_debug/data0_r_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.259%, 
                    route: 3.933 64.678%, 
                    tC2Q: 0.247 4.062%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path331						
Path Summary:
Slack             : 3.623
Data Arrival Time : 6.843
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_3_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R15C35[2][A]   u_debug_module/u_debug/data0_3_s1/I2        
  6.843   0.542   tINS   FF   1        R15C35[2][A]   u_debug_module/u_debug/data0_3_s1/F         
  6.843   0.000   tNET   FF   1        R15C35[2][A]   u_debug_module/u_debug/data0_r_3_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R15C35[2][A]   u_debug_module/u_debug/data0_r_3_s0/CLK  
  10.466   -0.296   tSu         1        R15C35[2][A]   u_debug_module/u_debug/data0_r_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.259%, 
                    route: 3.933 64.678%, 
                    tC2Q: 0.247 4.062%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path332						
Path Summary:
Slack             : 3.623
Data Arrival Time : 6.843
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R13C34[2][B]   u_debug_module/u_debug/data0_26_s1/I2       
  6.843   0.542   tINS   FF   1        R13C34[2][B]   u_debug_module/u_debug/data0_26_s1/F        
  6.843   0.000   tNET   FF   1        R13C34[2][B]   u_debug_module/u_debug/data0_r_26_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C34[2][B]   u_debug_module/u_debug/data0_r_26_s0/CLK  
  10.466   -0.296   tSu         1        R13C34[2][B]   u_debug_module/u_debug/data0_r_26_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.259%, 
                    route: 3.933 64.678%, 
                    tC2Q: 0.247 4.062%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path333						
Path Summary:
Slack             : 3.623
Data Arrival Time : 6.843
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R13C34[2][A]   u_debug_module/u_debug/data0_27_s1/I2       
  6.843   0.542   tINS   FF   1        R13C34[2][A]   u_debug_module/u_debug/data0_27_s1/F        
  6.843   0.000   tNET   FF   1        R13C34[2][A]   u_debug_module/u_debug/data0_r_27_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C34[2][A]   u_debug_module/u_debug/data0_r_27_s0/CLK  
  10.466   -0.296   tSu         1        R13C34[2][A]   u_debug_module/u_debug/data0_r_27_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.259%, 
                    route: 3.933 64.678%, 
                    tC2Q: 0.247 4.062%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path334						
Path Summary:
Slack             : 3.623
Data Arrival Time : 6.843
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R13C34[1][A]   u_debug_module/u_debug/data0_29_s1/I2       
  6.843   0.542   tINS   FF   1        R13C34[1][A]   u_debug_module/u_debug/data0_29_s1/F        
  6.843   0.000   tNET   FF   1        R13C34[1][A]   u_debug_module/u_debug/data0_r_29_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C34[1][A]   u_debug_module/u_debug/data0_r_29_s0/CLK  
  10.466   -0.296   tSu         1        R13C34[1][A]   u_debug_module/u_debug/data0_r_29_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.259%, 
                    route: 3.933 64.678%, 
                    tC2Q: 0.247 4.062%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path335						
Path Summary:
Slack             : 3.629
Data Arrival Time : 6.837
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_8_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.295   1.383   tNET   FF   1        R14C34[2][B]   u_debug_module/u_debug/data0_8_s1/I2        
  6.837   0.542   tINS   FF   1        R14C34[2][B]   u_debug_module/u_debug/data0_8_s1/F         
  6.837   0.000   tNET   FF   1        R14C34[2][B]   u_debug_module/u_debug/data0_r_8_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R14C34[2][B]   u_debug_module/u_debug/data0_r_8_s0/CLK  
  10.466   -0.296   tSu         1        R14C34[2][B]   u_debug_module/u_debug/data0_r_8_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.291%, 
                    route: 3.926 64.642%, 
                    tC2Q: 0.247 4.066%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path336						
Path Summary:
Slack             : 3.629
Data Arrival Time : 6.837
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.295   1.383   tNET   FF   1        R14C34[1][A]   u_debug_module/u_debug/data0_11_s1/I2       
  6.837   0.542   tINS   FF   1        R14C34[1][A]   u_debug_module/u_debug/data0_11_s1/F        
  6.837   0.000   tNET   FF   1        R14C34[1][A]   u_debug_module/u_debug/data0_r_11_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C34[1][A]   u_debug_module/u_debug/data0_r_11_s0/CLK  
  10.466   -0.296   tSu         1        R14C34[1][A]   u_debug_module/u_debug/data0_r_11_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.291%, 
                    route: 3.926 64.642%, 
                    tC2Q: 0.247 4.066%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path337						
Path Summary:
Slack             : 3.639
Data Arrival Time : 6.179
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.638   0.603   tNET   FF   1        R8C38[1][A]    u_debug_module/u_debug/n4279_s5/I2          
  6.179   0.542   tINS   FF   1        R8C38[1][A]    u_debug_module/u_debug/n4279_s5/F           
  6.179   0.000   tNET   FF   1        R8C38[1][A]    u_debug_module/u_debug/progbuf12_1_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R8C38[1][A]   u_debug_module/u_debug/progbuf12_1_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_1_s0    
  9.818    -0.296   tSu         1        R8C38[1][A]   u_debug_module/u_debug/progbuf12_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 38.235%, 
                    route: 3.099 57.205%, 
                    tC2Q: 0.247 4.560%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path338						
Path Summary:
Slack             : 3.639
Data Arrival Time : 6.179
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_9_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.638   0.603   tNET   FF   1        R8C38[0][B]    u_debug_module/u_debug/n4271_s5/I2          
  6.179   0.542   tINS   FF   1        R8C38[0][B]    u_debug_module/u_debug/n4271_s5/F           
  6.179   0.000   tNET   FF   1        R8C38[0][B]    u_debug_module/u_debug/progbuf12_9_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  10.000   10.000                                      active clock edge time                   
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R8C38[0][B]   u_debug_module/u_debug/progbuf12_9_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_9_s0    
  9.818    -0.296   tSu         1        R8C38[0][B]   u_debug_module/u_debug/progbuf12_9_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 38.235%, 
                    route: 3.099 57.205%, 
                    tC2Q: 0.247 4.560%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path339						
Path Summary:
Slack             : 3.641
Data Arrival Time : 6.825
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.282   1.371   tNET   FF   1        R13C33[1][A]   u_debug_module/u_debug/data0_12_s1/I2       
  6.825   0.542   tINS   FF   1        R13C33[1][A]   u_debug_module/u_debug/data0_12_s1/F        
  6.825   0.000   tNET   FF   1        R13C33[1][A]   u_debug_module/u_debug/data0_r_12_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C33[1][A]   u_debug_module/u_debug/data0_r_12_s0/CLK  
  10.466   -0.296   tSu         1        R13C33[1][A]   u_debug_module/u_debug/data0_r_12_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.364%, 
                    route: 3.914 64.562%, 
                    tC2Q: 0.247 4.074%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path340						
Path Summary:
Slack             : 3.642
Data Arrival Time : 6.824
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.282   1.371   tNET   FF   1        R13C35[1][A]   u_debug_module/u_debug/data0_1_s1/I2        
  6.824   0.542   tINS   FF   1        R13C35[1][A]   u_debug_module/u_debug/data0_1_s1/F         
  6.824   0.000   tNET   FF   1        R13C35[1][A]   u_debug_module/u_debug/data0_r_1_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C35[1][A]   u_debug_module/u_debug/data0_r_1_s0/CLK  
  10.466   -0.296   tSu         1        R13C35[1][A]   u_debug_module/u_debug/data0_r_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.901 31.355%, 
                    route: 3.914 64.570%, 
                    tC2Q: 0.247 4.075%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path341						
Path Summary:
Slack             : 3.650
Data Arrival Time : 6.168
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.883   1.252   tNET   FF   1        R12C43[0][B]   u_debug_module/u_debug/n4366_s5/I2          
  6.168   0.285   tINS   FR   1        R12C43[0][B]   u_debug_module/u_debug/n4366_s5/F           
  6.168   0.000   tNET   RR   1        R12C43[0][B]   u_debug_module/u_debug/progbuf15_10_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C43[0][B]   u_debug_module/u_debug/progbuf15_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_10_s0    
  9.818    -0.296   tSu         1        R12C43[0][B]   u_debug_module/u_debug/progbuf15_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.655 30.610%, 
                    route: 3.504 64.820%, 
                    tC2Q: 0.247 4.569%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path342						
Path Summary:
Slack             : 3.650
Data Arrival Time : 6.168
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_11_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.883   1.252   tNET   FF   1        R12C43[1][A]   u_debug_module/u_debug/n4365_s5/I2          
  6.168   0.285   tINS   FR   1        R12C43[1][A]   u_debug_module/u_debug/n4365_s5/F           
  6.168   0.000   tNET   RR   1        R12C43[1][A]   u_debug_module/u_debug/progbuf15_11_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R12C43[1][A]   u_debug_module/u_debug/progbuf15_11_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_11_s0    
  9.818    -0.296   tSu         1        R12C43[1][A]   u_debug_module/u_debug/progbuf15_11_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.655 30.610%, 
                    route: 3.504 64.820%, 
                    tC2Q: 0.247 4.569%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path343						
Path Summary:
Slack             : 3.662
Data Arrival Time : 6.156
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_19_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.710   1.080   tNET   FF   1        R11C39[2][A]   u_debug_module/u_debug/n4357_s5/I2          
  6.156   0.446   tINS   FF   1        R11C39[2][A]   u_debug_module/u_debug/n4357_s5/F           
  6.156   0.000   tNET   FF   1        R11C39[2][A]   u_debug_module/u_debug/progbuf15_19_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C39[2][A]   u_debug_module/u_debug/progbuf15_19_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_19_s0    
  9.818    -0.296   tSu         1        R11C39[2][A]   u_debug_module/u_debug/progbuf15_19_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 33.659%, 
                    route: 3.331 61.761%, 
                    tC2Q: 0.247 4.579%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path344						
Path Summary:
Slack             : 3.662
Data Arrival Time : 6.156
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.710   1.080   tNET   FF   1        R11C39[2][B]   u_debug_module/u_debug/n4356_s5/I2          
  6.156   0.446   tINS   FF   1        R11C39[2][B]   u_debug_module/u_debug/n4356_s5/F           
  6.156   0.000   tNET   FF   1        R11C39[2][B]   u_debug_module/u_debug/progbuf15_20_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C39[2][B]   u_debug_module/u_debug/progbuf15_20_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_20_s0    
  9.818    -0.296   tSu         1        R11C39[2][B]   u_debug_module/u_debug/progbuf15_20_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.815 33.659%, 
                    route: 3.331 61.761%, 
                    tC2Q: 0.247 4.579%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path345						
Path Summary:
Slack             : 3.668
Data Arrival Time : 6.150
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.609   1.020   tNET   FF   1        R16C34[0][B]   u_debug_module/u_debug/n3974_s5/I2          
  6.150   0.542   tINS   FF   1        R16C34[0][B]   u_debug_module/u_debug/n3974_s5/F           
  6.150   0.000   tNET   FF   1        R16C34[0][B]   u_debug_module/u_debug/progbuf3_18_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C34[0][B]   u_debug_module/u_debug/progbuf3_18_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_18_s0    
  9.818    -0.296   tSu         1        R16C34[0][B]   u_debug_module/u_debug/progbuf3_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.237%, 
                    route: 3.781 70.179%, 
                    tC2Q: 0.247 4.584%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path346						
Path Summary:
Slack             : 3.668
Data Arrival Time : 6.150
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf3_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.313   2.015   tNET   FF   1        R15C28[0][A]   u_debug_module/u_debug/n3961_s8/I3          
  4.589   0.276   tINS   FF   32       R15C28[0][A]   u_debug_module/u_debug/n3961_s8/F           
  5.609   1.020   tNET   FF   1        R16C34[2][B]   u_debug_module/u_debug/n3965_s5/I2          
  6.150   0.542   tINS   FF   1        R16C34[2][B]   u_debug_module/u_debug/n3965_s5/F           
  6.150   0.000   tNET   FF   1        R16C34[2][B]   u_debug_module/u_debug/progbuf3_27_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C34[2][B]   u_debug_module/u_debug/progbuf3_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf3_27_s0    
  9.818    -0.296   tSu         1        R16C34[2][B]   u_debug_module/u_debug/progbuf3_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.237%, 
                    route: 3.781 70.179%, 
                    tC2Q: 0.247 4.584%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path347						
Path Summary:
Slack             : 3.678
Data Arrival Time : 6.141
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_10_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.855   1.044   tNET   FF   1        R25C43[2][B]   u_debug_module/u_debug/n4238_s5/I2          
  6.141   0.285   tINS   FR   1        R25C43[2][B]   u_debug_module/u_debug/n4238_s5/F           
  6.141   0.000   tNET   RR   1        R25C43[2][B]   u_debug_module/u_debug/progbuf11_10_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R25C43[2][B]   u_debug_module/u_debug/progbuf11_10_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_10_s0    
  9.818    -0.296   tSu         1        R25C43[2][B]   u_debug_module/u_debug/progbuf11_10_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.369 25.462%, 
                    route: 3.762 69.945%, 
                    tC2Q: 0.247 4.593%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path348						
Path Summary:
Slack             : 3.692
Data Arrival Time : 6.126
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  5.584   0.755   tNET   FF   1        R17C39[0][A]   u_debug_module/u_debug/n4073_s5/I2          
  6.126   0.542   tINS   FF   1        R17C39[0][A]   u_debug_module/u_debug/n4073_s5/F           
  6.126   0.000   tNET   FF   1        R17C39[0][A]   u_debug_module/u_debug/progbuf6_15_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R17C39[0][A]   u_debug_module/u_debug/progbuf6_15_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_15_s0    
  9.818    -0.296   tSu         1        R17C39[0][A]   u_debug_module/u_debug/progbuf6_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.365%, 
                    route: 3.756 70.030%, 
                    tC2Q: 0.247 4.605%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path349						
Path Summary:
Slack             : 3.692
Data Arrival Time : 6.126
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  5.584   0.755   tNET   FF   1        R17C39[0][B]   u_debug_module/u_debug/n4072_s5/I2          
  6.126   0.542   tINS   FF   1        R17C39[0][B]   u_debug_module/u_debug/n4072_s5/F           
  6.126   0.000   tNET   FF   1        R17C39[0][B]   u_debug_module/u_debug/progbuf6_16_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R17C39[0][B]   u_debug_module/u_debug/progbuf6_16_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_16_s0    
  9.818    -0.296   tSu         1        R17C39[0][B]   u_debug_module/u_debug/progbuf6_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.365%, 
                    route: 3.756 70.030%, 
                    tC2Q: 0.247 4.605%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path350						
Path Summary:
Slack             : 3.692
Data Arrival Time : 6.126
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  5.584   0.755   tNET   FF   1        R17C39[1][A]   u_debug_module/u_debug/n4071_s5/I2          
  6.126   0.542   tINS   FF   1        R17C39[1][A]   u_debug_module/u_debug/n4071_s5/F           
  6.126   0.000   tNET   FF   1        R17C39[1][A]   u_debug_module/u_debug/progbuf6_17_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R17C39[1][A]   u_debug_module/u_debug/progbuf6_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_17_s0    
  9.818    -0.296   tSu         1        R17C39[1][A]   u_debug_module/u_debug/progbuf6_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.360 25.365%, 
                    route: 3.756 70.030%, 
                    tC2Q: 0.247 4.605%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path351						
Path Summary:
Slack             : 3.706
Data Arrival Time : 6.760
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : abcommand_r_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       sysclk                                       
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK   
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q     
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1  
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F   
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3          
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F           
  5.181   1.305   tNET   FF   1        R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/I2     
  5.723   0.542   tINS   FF   32       R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/F      
  6.219   0.496   tNET   FF   1        R12C36[2][A]   u_debug_module/u_debug/abcommand_18_s1/I2    
  6.760   0.542   tINS   FF   1        R12C36[2][A]   u_debug_module/u_debug/abcommand_18_s1/F     
  6.760   0.000   tNET   FF   1        R12C36[2][A]   u_debug_module/u_debug/abcommand_r_18_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C36[2][A]   u_debug_module/u_debug/abcommand_r_18_s0/CLK  
  10.466   -0.296   tSu         1        R12C36[2][A]   u_debug_module/u_debug/abcommand_r_18_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 34.555%, 
                    route: 3.678 61.327%, 
                    tC2Q: 0.247 4.118%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path352						
Path Summary:
Slack             : 3.706
Data Arrival Time : 6.760
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.314   1.402   tNET   FF   1        R15C36[1][B]   u_debug_module/u_debug/data0_16_s1/I2       
  6.760   0.446   tINS   FF   1        R15C36[1][B]   u_debug_module/u_debug/data0_16_s1/F        
  6.760   0.000   tNET   FF   1        R15C36[1][B]   u_debug_module/u_debug/data0_r_16_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C36[1][B]   u_debug_module/u_debug/data0_r_16_s0/CLK  
  10.466   -0.296   tSu         1        R15C36[1][B]   u_debug_module/u_debug/data0_r_16_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.099%, 
                    route: 3.945 65.782%, 
                    tC2Q: 0.247 4.119%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path353						
Path Summary:
Slack             : 3.706
Data Arrival Time : 6.760
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.314   1.402   tNET   FF   1        R15C36[1][A]   u_debug_module/u_debug/data0_17_s1/I2       
  6.760   0.446   tINS   FF   1        R15C36[1][A]   u_debug_module/u_debug/data0_17_s1/F        
  6.760   0.000   tNET   FF   1        R15C36[1][A]   u_debug_module/u_debug/data0_r_17_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C36[1][A]   u_debug_module/u_debug/data0_r_17_s0/CLK  
  10.466   -0.296   tSu         1        R15C36[1][A]   u_debug_module/u_debug/data0_r_17_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.099%, 
                    route: 3.945 65.782%, 
                    tC2Q: 0.247 4.119%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path354						
Path Summary:
Slack             : 3.708
Data Arrival Time : 6.110
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.664   1.040   tNET   FF   1        R18C39[0][B]   u_debug_module/u_debug/n4120_s5/I2          
  6.110   0.446   tINS   FF   1        R18C39[0][B]   u_debug_module/u_debug/n4120_s5/F           
  6.110   0.000   tNET   FF   1        R18C39[0][B]   u_debug_module/u_debug/progbuf7_0_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R18C39[0][B]   u_debug_module/u_debug/progbuf7_0_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_0_s0    
  9.818    -0.296   tSu         1        R18C39[0][B]   u_debug_module/u_debug/progbuf7_0_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.263 23.626%, 
                    route: 3.837 71.755%, 
                    tC2Q: 0.247 4.619%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path355						
Path Summary:
Slack             : 3.708
Data Arrival Time : 6.110
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.664   1.040   tNET   FF   1        R18C39[1][A]   u_debug_module/u_debug/n4119_s5/I2          
  6.110   0.446   tINS   FF   1        R18C39[1][A]   u_debug_module/u_debug/n4119_s5/F           
  6.110   0.000   tNET   FF   1        R18C39[1][A]   u_debug_module/u_debug/progbuf7_1_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R18C39[1][A]   u_debug_module/u_debug/progbuf7_1_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_1_s0    
  9.818    -0.296   tSu         1        R18C39[1][A]   u_debug_module/u_debug/progbuf7_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.263 23.626%, 
                    route: 3.837 71.755%, 
                    tC2Q: 0.247 4.619%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path356						
Path Summary:
Slack             : 3.708
Data Arrival Time : 6.110
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.664   1.040   tNET   FF   1        R18C39[1][B]   u_debug_module/u_debug/n4118_s5/I2          
  6.110   0.446   tINS   FF   1        R18C39[1][B]   u_debug_module/u_debug/n4118_s5/F           
  6.110   0.000   tNET   FF   1        R18C39[1][B]   u_debug_module/u_debug/progbuf7_2_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.145   0.145    tNET   FF   1        R18C39[1][B]   u_debug_module/u_debug/progbuf7_2_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_2_s0    
  9.818    -0.296   tSu         1        R18C39[1][B]   u_debug_module/u_debug/progbuf7_2_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.263 23.626%, 
                    route: 3.837 71.755%, 
                    tC2Q: 0.247 4.619%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path357						
Path Summary:
Slack             : 3.708
Data Arrival Time : 6.110
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.664   1.040   tNET   FF   1        R18C39[2][A]   u_debug_module/u_debug/n4105_s5/I2          
  6.110   0.446   tINS   FF   1        R18C39[2][A]   u_debug_module/u_debug/n4105_s5/F           
  6.110   0.000   tNET   FF   1        R18C39[2][A]   u_debug_module/u_debug/progbuf7_15_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C39[2][A]   u_debug_module/u_debug/progbuf7_15_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_15_s0    
  9.818    -0.296   tSu         1        R18C39[2][A]   u_debug_module/u_debug/progbuf7_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.263 23.626%, 
                    route: 3.837 71.755%, 
                    tC2Q: 0.247 4.619%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path358						
Path Summary:
Slack             : 3.708
Data Arrival Time : 6.110
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf7_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.349   2.257   tNET   FF   1        R16C33[1][A]   u_debug_module/u_debug/n4089_s8/I2          
  4.624   0.276   tINS   FF   32       R16C33[1][A]   u_debug_module/u_debug/n4089_s8/F           
  5.664   1.040   tNET   FF   1        R18C39[2][B]   u_debug_module/u_debug/n4104_s5/I2          
  6.110   0.446   tINS   FF   1        R18C39[2][B]   u_debug_module/u_debug/n4104_s5/F           
  6.110   0.000   tNET   FF   1        R18C39[2][B]   u_debug_module/u_debug/progbuf7_16_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C39[2][B]   u_debug_module/u_debug/progbuf7_16_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf7_16_s0    
  9.818    -0.296   tSu         1        R18C39[2][B]   u_debug_module/u_debug/progbuf7_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.263 23.626%, 
                    route: 3.837 71.755%, 
                    tC2Q: 0.247 4.619%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path359						
Path Summary:
Slack             : 3.710
Data Arrival Time : 6.108
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_0_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.566   0.755   tNET   FF   1        R18C43[0][A]   u_debug_module/u_debug/n4248_s5/I2          
  6.108   0.542   tINS   FF   1        R18C43[0][A]   u_debug_module/u_debug/n4248_s5/F           
  6.108   0.000   tNET   FF   1        R18C43[0][A]   u_debug_module/u_debug/progbuf11_0_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C43[0][A]   u_debug_module/u_debug/progbuf11_0_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_0_s0    
  9.818    -0.296   tSu         1        R18C43[0][A]   u_debug_module/u_debug/progbuf11_0_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 30.426%, 
                    route: 3.472 64.953%, 
                    tC2Q: 0.247 4.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path360						
Path Summary:
Slack             : 3.710
Data Arrival Time : 6.108
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_1_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.566   0.755   tNET   FF   1        R18C43[0][B]   u_debug_module/u_debug/n4247_s5/I2          
  6.108   0.542   tINS   FF   1        R18C43[0][B]   u_debug_module/u_debug/n4247_s5/F           
  6.108   0.000   tNET   FF   1        R18C43[0][B]   u_debug_module/u_debug/progbuf11_1_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C43[0][B]   u_debug_module/u_debug/progbuf11_1_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_1_s0    
  9.818    -0.296   tSu         1        R18C43[0][B]   u_debug_module/u_debug/progbuf11_1_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 30.426%, 
                    route: 3.472 64.953%, 
                    tC2Q: 0.247 4.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path361						
Path Summary:
Slack             : 3.710
Data Arrival Time : 6.108
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_2_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.566   0.755   tNET   FF   1        R18C43[1][A]   u_debug_module/u_debug/n4246_s5/I2          
  6.108   0.542   tINS   FF   1        R18C43[1][A]   u_debug_module/u_debug/n4246_s5/F           
  6.108   0.000   tNET   FF   1        R18C43[1][A]   u_debug_module/u_debug/progbuf11_2_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C43[1][A]   u_debug_module/u_debug/progbuf11_2_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_2_s0    
  9.818    -0.296   tSu         1        R18C43[1][A]   u_debug_module/u_debug/progbuf11_2_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 30.426%, 
                    route: 3.472 64.953%, 
                    tC2Q: 0.247 4.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path362						
Path Summary:
Slack             : 3.710
Data Arrival Time : 6.108
Data Required Time: 9.818
From              : req_addr_r_1_s0
To                : progbuf11_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/CLK  
  1.009   0.247   tC2Q   RF   148      R18C24[0][B]   u_debug_module/u_debug/req_addr_r_1_s0/Q    
  1.755   0.746   tNET   FF   1        R9C23[1][A]    u_debug_module/u_debug/n3961_s7/I1          
  2.298   0.542   tINS   FF   30       R9C23[1][A]    u_debug_module/u_debug/n3961_s7/F           
  4.269   1.972   tNET   FF   1        R17C34[2][A]   u_debug_module/u_debug/n4217_s7/I2          
  4.811   0.542   tINS   FF   32       R17C34[2][A]   u_debug_module/u_debug/n4217_s7/F           
  5.566   0.755   tNET   FF   1        R18C43[1][B]   u_debug_module/u_debug/n4233_s5/I2          
  6.108   0.542   tINS   FF   1        R18C43[1][B]   u_debug_module/u_debug/n4233_s5/F           
  6.108   0.000   tNET   FF   1        R18C43[1][B]   u_debug_module/u_debug/progbuf11_15_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R18C43[1][B]   u_debug_module/u_debug/progbuf11_15_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf11_15_s0    
  9.818    -0.296   tSu         1        R18C43[1][B]   u_debug_module/u_debug/progbuf11_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 30.426%, 
                    route: 3.472 64.953%, 
                    tC2Q: 0.247 4.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path363						
Path Summary:
Slack             : 3.710
Data Arrival Time : 6.756
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : abcommand_r_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       sysclk                                       
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK   
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q     
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1  
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F   
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3          
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F           
  5.181   1.305   tNET   FF   1        R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/I2     
  5.723   0.542   tINS   FF   32       R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/F      
  6.214   0.491   tNET   FF   1        R11C35[2][B]   u_debug_module/u_debug/abcommand_23_s1/I2    
  6.756   0.542   tINS   FF   1        R11C35[2][B]   u_debug_module/u_debug/abcommand_23_s1/F     
  6.756   0.000   tNET   FF   1        R11C35[2][B]   u_debug_module/u_debug/abcommand_r_23_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R11C35[2][B]   u_debug_module/u_debug/abcommand_r_23_s0/CLK  
  10.466   -0.296   tSu         1        R11C35[2][B]   u_debug_module/u_debug/abcommand_r_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 34.582%, 
                    route: 3.674 61.297%, 
                    tC2Q: 0.247 4.121%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path364						
Path Summary:
Slack             : 3.710
Data Arrival Time : 6.756
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : abcommand_r_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       sysclk                                       
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK   
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q     
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1  
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F   
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3          
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F           
  5.181   1.305   tNET   FF   1        R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/I2     
  5.723   0.542   tINS   FF   32       R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/F      
  6.214   0.491   tNET   FF   1        R11C35[2][A]   u_debug_module/u_debug/abcommand_24_s1/I2    
  6.756   0.542   tINS   FF   1        R11C35[2][A]   u_debug_module/u_debug/abcommand_24_s1/F     
  6.756   0.000   tNET   FF   1        R11C35[2][A]   u_debug_module/u_debug/abcommand_r_24_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R11C35[2][A]   u_debug_module/u_debug/abcommand_r_24_s0/CLK  
  10.466   -0.296   tSu         1        R11C35[2][A]   u_debug_module/u_debug/abcommand_r_24_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.073 34.582%, 
                    route: 3.674 61.297%, 
                    tC2Q: 0.247 4.121%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path365						
Path Summary:
Slack             : 3.713
Data Arrival Time : 6.753
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.307   1.396   tNET   FF   1        R14C35[1][B]   u_debug_module/u_debug/data0_22_s1/I2       
  6.753   0.446   tINS   FF   1        R14C35[1][B]   u_debug_module/u_debug/data0_22_s1/F        
  6.753   0.000   tNET   FF   1        R14C35[1][B]   u_debug_module/u_debug/data0_r_22_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C35[1][B]   u_debug_module/u_debug/data0_r_22_s0/CLK  
  10.466   -0.296   tSu         1        R14C35[1][B]   u_debug_module/u_debug/data0_r_22_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.130%, 
                    route: 3.939 65.747%, 
                    tC2Q: 0.247 4.123%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path366						
Path Summary:
Slack             : 3.713
Data Arrival Time : 6.753
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.307   1.396   tNET   FF   1        R14C35[0][B]   u_debug_module/u_debug/data0_24_s1/I2       
  6.753   0.446   tINS   FF   1        R14C35[0][B]   u_debug_module/u_debug/data0_24_s1/F        
  6.753   0.000   tNET   FF   1        R14C35[0][B]   u_debug_module/u_debug/data0_r_24_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C35[0][B]   u_debug_module/u_debug/data0_r_24_s0/CLK  
  10.466   -0.296   tSu         1        R14C35[0][B]   u_debug_module/u_debug/data0_r_24_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.130%, 
                    route: 3.939 65.747%, 
                    tC2Q: 0.247 4.123%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path367						
Path Summary:
Slack             : 3.719
Data Arrival Time : 6.747
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_4_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R15C35[1][B]   u_debug_module/u_debug/data0_4_s1/I2        
  6.747   0.446   tINS   FF   1        R15C35[1][B]   u_debug_module/u_debug/data0_4_s1/F         
  6.747   0.000   tNET   FF   1        R15C35[1][B]   u_debug_module/u_debug/data0_r_4_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R15C35[1][B]   u_debug_module/u_debug/data0_r_4_s0/CLK  
  10.466   -0.296   tSu         1        R15C35[1][B]   u_debug_module/u_debug/data0_r_4_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.161%, 
                    route: 3.933 65.711%, 
                    tC2Q: 0.247 4.127%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path368						
Path Summary:
Slack             : 3.719
Data Arrival Time : 6.747
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_5_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R15C35[1][A]   u_debug_module/u_debug/data0_5_s1/I2        
  6.747   0.446   tINS   FF   1        R15C35[1][A]   u_debug_module/u_debug/data0_5_s1/F         
  6.747   0.000   tNET   FF   1        R15C35[1][A]   u_debug_module/u_debug/data0_r_5_s0/D       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R15C35[1][A]   u_debug_module/u_debug/data0_r_5_s0/CLK  
  10.466   -0.296   tSu         1        R15C35[1][A]   u_debug_module/u_debug/data0_r_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.161%, 
                    route: 3.933 65.711%, 
                    tC2Q: 0.247 4.127%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path369						
Path Summary:
Slack             : 3.719
Data Arrival Time : 6.747
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.301   1.389   tNET   FF   1        R13C34[1][B]   u_debug_module/u_debug/data0_28_s1/I2       
  6.747   0.446   tINS   FF   1        R13C34[1][B]   u_debug_module/u_debug/data0_28_s1/F        
  6.747   0.000   tNET   FF   1        R13C34[1][B]   u_debug_module/u_debug/data0_r_28_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C34[1][B]   u_debug_module/u_debug/data0_r_28_s0/CLK  
  10.466   -0.296   tSu         1        R13C34[1][B]   u_debug_module/u_debug/data0_r_28_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.161%, 
                    route: 3.933 65.711%, 
                    tC2Q: 0.247 4.127%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path370						
Path Summary:
Slack             : 3.723
Data Arrival Time : 6.095
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf1_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.493   1.401   tNET   FF   1        R16C26[2][B]   u_debug_module/u_debug/n3897_s8/I2          
  4.035   0.542   tINS   FF   32       R16C26[2][B]   u_debug_module/u_debug/n3897_s8/F           
  5.810   1.775   tNET   FF   1        R16C31[0][B]   u_debug_module/u_debug/n3911_s5/I2          
  6.095   0.285   tINS   FR   1        R16C31[0][B]   u_debug_module/u_debug/n3911_s5/F           
  6.095   0.000   tNET   RR   1        R16C31[0][B]   u_debug_module/u_debug/progbuf1_17_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R16C31[0][B]   u_debug_module/u_debug/progbuf1_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf1_17_s0    
  9.818    -0.296   tSu         1        R16C31[0][B]   u_debug_module/u_debug/progbuf1_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.369 25.665%, 
                    route: 3.717 69.703%, 
                    tC2Q: 0.247 4.632%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path371						
Path Summary:
Slack             : 3.724
Data Arrival Time : 6.095
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  5.809   0.981   tNET   FF   1        R25C40[2][A]   u_debug_module/u_debug/n4065_s5/I2          
  6.095   0.285   tINS   FR   1        R25C40[2][A]   u_debug_module/u_debug/n4065_s5/F           
  6.095   0.000   tNET   RR   1        R25C40[2][A]   u_debug_module/u_debug/progbuf6_23_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C40[2][A]   u_debug_module/u_debug/progbuf6_23_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_23_s0    
  9.818    -0.296   tSu         1        R25C40[2][A]   u_debug_module/u_debug/progbuf6_23_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.692%, 
                    route: 3.982 74.676%, 
                    tC2Q: 0.247 4.632%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path372						
Path Summary:
Slack             : 3.724
Data Arrival Time : 6.095
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf6_24_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  3.047   2.038   tNET   FF   1        R23C31[2][A]   u_debug_module/u_debug/n4057_s7/I0          
  3.590   0.542   tINS   FF   24       R23C31[2][A]   u_debug_module/u_debug/n4057_s7/F           
  4.553   0.963   tNET   FF   1        R16C32[3][B]   u_debug_module/u_debug/n4057_s8/I3          
  4.828   0.276   tINS   FF   32       R16C32[3][B]   u_debug_module/u_debug/n4057_s8/F           
  5.809   0.981   tNET   FF   1        R25C40[2][B]   u_debug_module/u_debug/n4064_s5/I2          
  6.095   0.285   tINS   FR   1        R25C40[2][B]   u_debug_module/u_debug/n4064_s5/F           
  6.095   0.000   tNET   RR   1        R25C40[2][B]   u_debug_module/u_debug/progbuf6_24_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R25C40[2][B]   u_debug_module/u_debug/progbuf6_24_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf6_24_s0    
  9.818    -0.296   tSu         1        R25C40[2][B]   u_debug_module/u_debug/progbuf6_24_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.103 20.692%, 
                    route: 3.982 74.676%, 
                    tC2Q: 0.247 4.632%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path373						
Path Summary:
Slack             : 3.725
Data Arrival Time : 6.741
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data0_r_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/I3         
  3.863   0.542   tINS   FF   27       R9C23[0][B]    u_debug_module/u_cdc_dm/n470_s24/F          
  4.636   0.773   tNET   FF   1        R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/I2        
  4.912   0.276   tINS   FF   32       R13C26[0][A]   u_debug_module/u_debug/data0_0_s3/F         
  6.295   1.383   tNET   FF   1        R14C34[0][A]   u_debug_module/u_debug/data0_25_s1/I2       
  6.741   0.446   tINS   FF   1        R14C34[0][A]   u_debug_module/u_debug/data0_25_s1/F        
  6.741   0.000   tNET   FF   1        R14C34[0][A]   u_debug_module/u_debug/data0_r_25_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R14C34[0][A]   u_debug_module/u_debug/data0_r_25_s0/CLK  
  10.466   -0.296   tSu         1        R14C34[0][A]   u_debug_module/u_debug/data0_r_25_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.193%, 
                    route: 3.926 65.676%, 
                    tC2Q: 0.247 4.131%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path374						
Path Summary:
Slack             : 3.729
Data Arrival Time : 6.089
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf1_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  3.493   1.401   tNET   FF   1        R16C26[2][B]   u_debug_module/u_debug/n3897_s8/I2          
  4.035   0.542   tINS   FF   32       R16C26[2][B]   u_debug_module/u_debug/n3897_s8/F           
  5.547   1.512   tNET   FF   1        R17C31[0][B]   u_debug_module/u_debug/n3897_s5/I2          
  6.089   0.542   tINS   FF   1        R17C31[0][B]   u_debug_module/u_debug/n3897_s5/F           
  6.089   0.000   tNET   FF   1        R17C31[0][B]   u_debug_module/u_debug/progbuf1_31_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R17C31[0][B]   u_debug_module/u_debug/progbuf1_31_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf1_31_s0    
  9.818    -0.296   tSu         1        R17C31[0][B]   u_debug_module/u_debug/progbuf1_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.626 30.519%, 
                    route: 3.454 64.844%, 
                    tC2Q: 0.247 4.637%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path375						
Path Summary:
Slack             : 3.732
Data Arrival Time : 6.086
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf15_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.798   1.706   tNET   FF   1        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/I3          
  4.083   0.285   tINS   FR   4        R9C26[3][B]    u_debug_module/u_debug/n4345_s9/F           
  4.088   0.005   tNET   RR   1        R9C26[2][A]    u_debug_module/u_debug/n4345_s8/I2          
  4.630   0.542   tINS   RF   32       R9C26[2][A]    u_debug_module/u_debug/n4345_s8/F           
  5.801   1.171   tNET   FF   1        R11C40[2][B]   u_debug_module/u_debug/n4351_s5/I2          
  6.086   0.285   tINS   FR   1        R11C40[2][B]   u_debug_module/u_debug/n4351_s5/F           
  6.086   0.000   tNET   RR   1        R11C40[2][B]   u_debug_module/u_debug/progbuf15_25_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R11C40[2][B]   u_debug_module/u_debug/progbuf15_25_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf15_25_s0    
  9.818    -0.296   tSu         1        R11C40[2][B]   u_debug_module/u_debug/progbuf15_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.655 31.079%, 
                    route: 3.422 64.281%, 
                    tC2Q: 0.247 4.639%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path376						
Path Summary:
Slack             : 3.738
Data Arrival Time : 6.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_17_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.538   0.478   tNET   FF   1        R18C35[0][A]   u_debug_module/u_debug/n4039_s5/I2          
  6.080   0.542   tINS   FF   1        R18C35[0][A]   u_debug_module/u_debug/n4039_s5/F           
  6.080   0.000   tNET   FF   1        R18C35[0][A]   u_debug_module/u_debug/progbuf5_17_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C35[0][A]   u_debug_module/u_debug/progbuf5_17_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_17_s0    
  9.818    -0.296   tSu         1        R18C35[0][A]   u_debug_module/u_debug/progbuf5_17_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.762%, 
                    route: 3.541 66.593%, 
                    tC2Q: 0.247 4.645%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path377						
Path Summary:
Slack             : 3.738
Data Arrival Time : 6.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.538   0.478   tNET   FF   1        R18C35[0][B]   u_debug_module/u_debug/n4038_s5/I2          
  6.080   0.542   tINS   FF   1        R18C35[0][B]   u_debug_module/u_debug/n4038_s5/F           
  6.080   0.000   tNET   FF   1        R18C35[0][B]   u_debug_module/u_debug/progbuf5_18_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C35[0][B]   u_debug_module/u_debug/progbuf5_18_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_18_s0    
  9.818    -0.296   tSu         1        R18C35[0][B]   u_debug_module/u_debug/progbuf5_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.762%, 
                    route: 3.541 66.593%, 
                    tC2Q: 0.247 4.645%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path378						
Path Summary:
Slack             : 3.738
Data Arrival Time : 6.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_20_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.538   0.478   tNET   FF   1        R18C35[1][A]   u_debug_module/u_debug/n4036_s5/I2          
  6.080   0.542   tINS   FF   1        R18C35[1][A]   u_debug_module/u_debug/n4036_s5/F           
  6.080   0.000   tNET   FF   1        R18C35[1][A]   u_debug_module/u_debug/progbuf5_20_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C35[1][A]   u_debug_module/u_debug/progbuf5_20_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_20_s0    
  9.818    -0.296   tSu         1        R18C35[1][A]   u_debug_module/u_debug/progbuf5_20_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.762%, 
                    route: 3.541 66.593%, 
                    tC2Q: 0.247 4.645%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path379						
Path Summary:
Slack             : 3.738
Data Arrival Time : 6.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.538   0.478   tNET   FF   1        R18C35[1][B]   u_debug_module/u_debug/n4035_s5/I2          
  6.080   0.542   tINS   FF   1        R18C35[1][B]   u_debug_module/u_debug/n4035_s5/F           
  6.080   0.000   tNET   FF   1        R18C35[1][B]   u_debug_module/u_debug/progbuf5_21_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C35[1][B]   u_debug_module/u_debug/progbuf5_21_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_21_s0    
  9.818    -0.296   tSu         1        R18C35[1][B]   u_debug_module/u_debug/progbuf5_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.762%, 
                    route: 3.541 66.593%, 
                    tC2Q: 0.247 4.645%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path380						
Path Summary:
Slack             : 3.738
Data Arrival Time : 6.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_22_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.538   0.478   tNET   FF   1        R18C35[2][A]   u_debug_module/u_debug/n4034_s5/I2          
  6.080   0.542   tINS   FF   1        R18C35[2][A]   u_debug_module/u_debug/n4034_s5/F           
  6.080   0.000   tNET   FF   1        R18C35[2][A]   u_debug_module/u_debug/progbuf5_22_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C35[2][A]   u_debug_module/u_debug/progbuf5_22_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_22_s0    
  9.818    -0.296   tSu         1        R18C35[2][A]   u_debug_module/u_debug/progbuf5_22_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.762%, 
                    route: 3.541 66.593%, 
                    tC2Q: 0.247 4.645%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path381						
Path Summary:
Slack             : 3.738
Data Arrival Time : 6.080
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.538   0.478   tNET   FF   1        R18C35[2][B]   u_debug_module/u_debug/n4029_s5/I2          
  6.080   0.542   tINS   FF   1        R18C35[2][B]   u_debug_module/u_debug/n4029_s5/F           
  6.080   0.000   tNET   FF   1        R18C35[2][B]   u_debug_module/u_debug/progbuf5_27_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C35[2][B]   u_debug_module/u_debug/progbuf5_27_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_27_s0    
  9.818    -0.296   tSu         1        R18C35[2][B]   u_debug_module/u_debug/progbuf5_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.762%, 
                    route: 3.541 66.593%, 
                    tC2Q: 0.247 4.645%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path382						
Path Summary:
Slack             : 3.742
Data Arrival Time : 6.724
Data Required Time: 10.466
From              : cdc_ck2_state_1_s0
To                : resp_data_23_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============== =================================================== 
  0.000   0.000                                       active clock edge time                             
  0.000   0.000                                       sysclk                                             
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                   
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                   
  0.762   0.137   tNET   RR   1        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/CLK    
  1.009   0.247   tC2Q   RF   6        R9C15[1][B]    u_debug_module/u_cdc_spi/cdc_ck2_state_1_s0/Q      
  1.768   0.759   tNET   FF   1        R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/I2  
  2.044   0.276   tINS   FF   36       R14C14[3][A]   u_debug_module/u_cdc_spi/req_spi_data_ck2_0_s0/F   
  3.087   1.043   tNET   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/I2                  
  3.628   0.542   tINS   FF   1        R13C17[1][A]   u_debug_module/u_spi/n20544_s2/F                   
  3.632   0.003   tNET   FF   1        R13C17[3][A]   u_debug_module/u_spi/n20544_s1/I0                  
  3.907   0.276   tINS   FF   35       R13C17[3][A]   u_debug_module/u_spi/n20544_s1/F                   
  5.040   1.133   tNET   FF   1        R8C19[0][B]    u_debug_module/u_spi/n7758_s12/I3                  
  5.486   0.446   tINS   FF   1        R8C19[0][B]    u_debug_module/u_spi/n7758_s12/F                   
  6.278   0.792   tNET   FF   1        R13C19[1][A]   u_debug_module/u_spi/n7758_s11/I2                  
  6.724   0.446   tINS   FF   1        R13C19[1][A]   u_debug_module/u_spi/n7758_s11/F                   
  6.724   0.000   tNET   FF   1        R13C19[1][A]   u_debug_module/u_spi/resp_data_23_s0/D             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R13C19[1][A]   u_debug_module/u_spi/resp_data_23_s0/CLK  
  10.466   -0.296   tSu         1        R13C19[1][A]   u_debug_module/u_spi/resp_data_23_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 6
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.985 33.299%, 
                    route: 3.729 62.557%, 
                    tC2Q: 0.247 4.143%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path383						
Path Summary:
Slack             : 3.743
Data Arrival Time : 6.076
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_21_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.533   0.499   tNET   FF   1        R7C36[0][B]    u_debug_module/u_debug/n4259_s5/I2          
  6.076   0.542   tINS   FF   1        R7C36[0][B]    u_debug_module/u_debug/n4259_s5/F           
  6.076   0.000   tNET   FF   1        R7C36[0][B]    u_debug_module/u_debug/progbuf12_21_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C36[0][B]   u_debug_module/u_debug/progbuf12_21_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_21_s0    
  9.818    -0.296   tSu         1        R7C36[0][B]   u_debug_module/u_debug/progbuf12_21_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 38.994%, 
                    route: 2.994 56.357%, 
                    tC2Q: 0.247 4.649%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path384						
Path Summary:
Slack             : 3.743
Data Arrival Time : 6.075
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_25_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.533   0.499   tNET   FF   1        R7C36[2][B]    u_debug_module/u_debug/n4255_s5/I2          
  6.075   0.542   tINS   FF   1        R7C36[2][B]    u_debug_module/u_debug/n4255_s5/F           
  6.075   0.000   tNET   FF   1        R7C36[2][B]    u_debug_module/u_debug/progbuf12_25_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R7C36[2][B]   u_debug_module/u_debug/progbuf12_25_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_25_s0    
  9.818    -0.296   tSu         1        R7C36[2][B]   u_debug_module/u_debug/progbuf12_25_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 38.986%, 
                    route: 2.994 56.365%, 
                    tC2Q: 0.247 4.649%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path385						
Path Summary:
Slack             : 3.747
Data Arrival Time : 6.072
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_16_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.530   0.470   tNET   FF   1        R20C34[1][B]   u_debug_module/u_debug/n4040_s5/I2          
  6.072   0.542   tINS   FF   1        R20C34[1][B]   u_debug_module/u_debug/n4040_s5/F           
  6.072   0.000   tNET   FF   1        R20C34[1][B]   u_debug_module/u_debug/progbuf5_16_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C34[1][B]   u_debug_module/u_debug/progbuf5_16_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_16_s0    
  9.818    -0.296   tSu         1        R20C34[1][B]   u_debug_module/u_debug/progbuf5_16_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.806%, 
                    route: 3.533 66.542%, 
                    tC2Q: 0.247 4.652%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path386						
Path Summary:
Slack             : 3.747
Data Arrival Time : 6.072
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf5_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][B]    u_debug_module/u_debug/n3865_s8/I3          
  2.092   0.542   tINS   FF   81       R9C22[0][B]    u_debug_module/u_debug/n3865_s8/F           
  4.614   2.522   tNET   FF   1        R17C34[3][B]   u_debug_module/u_debug/n4025_s8/I2          
  5.060   0.446   tINS   FF   32       R17C34[3][B]   u_debug_module/u_debug/n4025_s8/F           
  5.530   0.470   tNET   FF   1        R20C34[0][A]   u_debug_module/u_debug/n4030_s5/I2          
  6.072   0.542   tINS   FF   1        R20C34[0][A]   u_debug_module/u_debug/n4030_s5/F           
  6.072   0.000   tNET   FF   1        R20C34[0][A]   u_debug_module/u_debug/progbuf5_26_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R20C34[0][A]   u_debug_module/u_debug/progbuf5_26_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf5_26_s0    
  9.818    -0.296   tSu         1        R20C34[0][A]   u_debug_module/u_debug/progbuf5_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.529 28.806%, 
                    route: 3.533 66.542%, 
                    tC2Q: 0.247 4.652%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path387						
Path Summary:
Slack             : 3.770
Data Arrival Time : 6.048
Data Required Time: 9.818
From              : req_addr_r_0_s0
To                : progbuf4_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/CLK  
  1.009   0.247   tC2Q   RF   150      R18C24[0][A]   u_debug_module/u_debug/req_addr_r_0_s0/Q    
  1.739   0.730   tNET   FF   1        R18C25[0][B]   u_debug_module/u_debug/n3993_s7/I0          
  2.282   0.542   tINS   FF   36       R18C25[0][B]   u_debug_module/u_debug/n3993_s7/F           
  3.347   1.065   tNET   FF   1        R17C32[3][A]   u_debug_module/u_debug/n3993_s8/I3          
  3.890   0.542   tINS   FF   32       R17C32[3][A]   u_debug_module/u_debug/n3993_s8/F           
  5.506   1.616   tNET   FF   1        R18C31[0][A]   u_debug_module/u_debug/n4009_s5/I2          
  6.048   0.542   tINS   FF   1        R18C31[0][A]   u_debug_module/u_debug/n4009_s5/F           
  6.048   0.000   tNET   FF   1        R18C31[0][A]   u_debug_module/u_debug/progbuf4_15_s0/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.145   0.145    tNET   FF   1        R18C31[0][A]   u_debug_module/u_debug/progbuf4_15_s0/G  
  10.115   -0.030   tUnc                                u_debug_module/u_debug/progbuf4_15_s0    
  9.818    -0.296   tSu         1        R18C31[0][A]   u_debug_module/u_debug/progbuf4_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.627 30.784%, 
                    route: 3.412 64.543%, 
                    tC2Q: 0.247 4.673%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path388						
Path Summary:
Slack             : 3.771
Data Arrival Time : 6.048
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_26_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.505   0.471   tNET   FF   1        R8C36[0][A]    u_debug_module/u_debug/n4254_s5/I2          
  6.048   0.542   tINS   FF   1        R8C36[0][A]    u_debug_module/u_debug/n4254_s5/F           
  6.048   0.000   tNET   FF   1        R8C36[0][A]    u_debug_module/u_debug/progbuf12_26_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C36[0][A]   u_debug_module/u_debug/progbuf12_26_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_26_s0    
  9.818    -0.296   tSu         1        R8C36[0][A]   u_debug_module/u_debug/progbuf12_26_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.201%, 
                    route: 2.966 56.126%, 
                    tC2Q: 0.247 4.673%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path389						
Path Summary:
Slack             : 3.771
Data Arrival Time : 6.048
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_27_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.505   0.471   tNET   FF   1        R8C36[0][B]    u_debug_module/u_debug/n4253_s5/I2          
  6.048   0.542   tINS   FF   1        R8C36[0][B]    u_debug_module/u_debug/n4253_s5/F           
  6.048   0.000   tNET   FF   1        R8C36[0][B]    u_debug_module/u_debug/progbuf12_27_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C36[0][B]   u_debug_module/u_debug/progbuf12_27_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_27_s0    
  9.818    -0.296   tSu         1        R8C36[0][B]   u_debug_module/u_debug/progbuf12_27_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.201%, 
                    route: 2.966 56.126%, 
                    tC2Q: 0.247 4.673%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path390						
Path Summary:
Slack             : 3.771
Data Arrival Time : 6.048
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_28_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.505   0.471   tNET   FF   1        R8C36[1][A]    u_debug_module/u_debug/n4252_s5/I2          
  6.048   0.542   tINS   FF   1        R8C36[1][A]    u_debug_module/u_debug/n4252_s5/F           
  6.048   0.000   tNET   FF   1        R8C36[1][A]    u_debug_module/u_debug/progbuf12_28_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C36[1][A]   u_debug_module/u_debug/progbuf12_28_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_28_s0    
  9.818    -0.296   tSu         1        R8C36[1][A]   u_debug_module/u_debug/progbuf12_28_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.201%, 
                    route: 2.966 56.126%, 
                    tC2Q: 0.247 4.673%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path391						
Path Summary:
Slack             : 3.771
Data Arrival Time : 6.048
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.505   0.471   tNET   FF   1        R8C36[1][B]    u_debug_module/u_debug/n4251_s5/I2          
  6.048   0.542   tINS   FF   1        R8C36[1][B]    u_debug_module/u_debug/n4251_s5/F           
  6.048   0.000   tNET   FF   1        R8C36[1][B]    u_debug_module/u_debug/progbuf12_29_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C36[1][B]   u_debug_module/u_debug/progbuf12_29_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_29_s0    
  9.818    -0.296   tSu         1        R8C36[1][B]   u_debug_module/u_debug/progbuf12_29_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.201%, 
                    route: 2.966 56.126%, 
                    tC2Q: 0.247 4.673%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path392						
Path Summary:
Slack             : 3.771
Data Arrival Time : 6.048
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.505   0.471   tNET   FF   1        R8C36[2][B]    u_debug_module/u_debug/n4249_s5/I2          
  6.048   0.542   tINS   FF   1        R8C36[2][B]    u_debug_module/u_debug/n4249_s5/F           
  6.048   0.000   tNET   FF   1        R8C36[2][B]    u_debug_module/u_debug/progbuf12_31_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C36[2][B]   u_debug_module/u_debug/progbuf12_31_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_31_s0    
  9.818    -0.296   tSu         1        R8C36[2][B]   u_debug_module/u_debug/progbuf12_31_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.201%, 
                    route: 2.966 56.126%, 
                    tC2Q: 0.247 4.673%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path393						
Path Summary:
Slack             : 3.776
Data Arrival Time : 6.042
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_14_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.500   0.465   tNET   FF   1        R6C36[0][A]    u_debug_module/u_debug/n4266_s5/I2          
  6.042   0.542   tINS   FF   1        R6C36[0][A]    u_debug_module/u_debug/n4266_s5/F           
  6.042   0.000   tNET   FF   1        R6C36[0][A]    u_debug_module/u_debug/progbuf12_14_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C36[0][A]   u_debug_module/u_debug/progbuf12_14_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_14_s0    
  9.818    -0.296   tSu         1        R6C36[0][A]   u_debug_module/u_debug/progbuf12_14_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.241%, 
                    route: 2.961 56.080%, 
                    tC2Q: 0.247 4.678%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path394						
Path Summary:
Slack             : 3.776
Data Arrival Time : 6.042
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_15_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.500   0.465   tNET   FF   1        R6C36[0][B]    u_debug_module/u_debug/n4265_s5/I2          
  6.042   0.542   tINS   FF   1        R6C36[0][B]    u_debug_module/u_debug/n4265_s5/F           
  6.042   0.000   tNET   FF   1        R6C36[0][B]    u_debug_module/u_debug/progbuf12_15_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C36[0][B]   u_debug_module/u_debug/progbuf12_15_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_15_s0    
  9.818    -0.296   tSu         1        R6C36[0][B]   u_debug_module/u_debug/progbuf12_15_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.241%, 
                    route: 2.961 56.080%, 
                    tC2Q: 0.247 4.678%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path395						
Path Summary:
Slack             : 3.782
Data Arrival Time : 6.037
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_18_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.494   0.460   tNET   FF   1        R6C35[0][A]    u_debug_module/u_debug/n4262_s5/I2          
  6.037   0.542   tINS   FF   1        R6C35[0][A]    u_debug_module/u_debug/n4262_s5/F           
  6.037   0.000   tNET   FF   1        R6C35[0][A]    u_debug_module/u_debug/progbuf12_18_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R6C35[0][A]   u_debug_module/u_debug/progbuf12_18_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_18_s0    
  9.818    -0.296   tSu         1        R6C35[0][A]   u_debug_module/u_debug/progbuf12_18_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.072 39.282%, 
                    route: 2.955 56.035%, 
                    tC2Q: 0.247 4.683%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path396						
Path Summary:
Slack             : 3.782
Data Arrival Time : 6.036
Data Required Time: 9.818
From              : req_addr_r_5_s0
To                : progbuf12_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : gowin_add_ibuf_net_rst_n:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q    
  1.550   0.541   tNET   FF   1        R9C22[0][A]    u_debug_module/u_debug/n4153_s7/I2          
  2.092   0.542   tINS   FF   78       R9C22[0][A]    u_debug_module/u_debug/n4153_s7/F           
  3.453   1.361   tNET   FF   1        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/I3          
  3.995   0.542   tINS   FF   6        R7C27[2][A]    u_debug_module/u_debug/n4249_s9/F           
  4.588   0.594   tNET   FF   1        R7C34[0][A]    u_debug_module/u_debug/n4249_s8/I2          
  5.035   0.446   tINS   FF   32       R7C34[0][A]    u_debug_module/u_debug/n4249_s8/F           
  5.494   0.460   tNET   FF   1        R8C36[2][A]    u_debug_module/u_debug/n4250_s5/I2          
  6.036   0.542   tINS   FF   1        R8C36[2][A]    u_debug_module/u_debug/n4250_s5/F           
  6.036   0.000   tNET   FF   1        R8C36[2][A]    u_debug_module/u_debug/progbuf12_30_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                        
  10.145   0.145    tNET   FF   1        R8C36[2][A]   u_debug_module/u_debug/progbuf12_30_s0/G  
  10.115   -0.030   tUnc                               u_debug_module/u_debug/progbuf12_30_s0    
  9.818    -0.296   tSu         1        R8C36[2][A]   u_debug_module/u_debug/progbuf12_30_s0    

Path Statistics:
Clock Skew: -0.618
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 2.071 39.274%, 
                    route: 2.955 56.043%, 
                    tC2Q: 0.247 4.684%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.145 100.000%)

						Path397						
Path Summary:
Slack             : 3.786
Data Arrival Time : 6.680
Data Required Time: 10.466
From              : req_addr_r_4_s0
To                : data1_r_12_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                     
 ======= ======= ====== ==== ======== ============== ============================================ 
  0.000   0.000                                       active clock edge time                      
  0.000   0.000                                       sysclk                                      
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  0.762   0.137   tNET   RR   1        R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/CLK  
  1.009   0.247   tC2Q   RF   13       R12C22[1][B]   u_debug_module/u_debug/req_addr_r_4_s0/Q    
  2.036   1.026   tNET   FF   1        R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/I1         
  2.577   0.542   tINS   FF   11       R9C27[3][B]    u_debug_module/u_cdc_dm/n471_s11/F          
  3.321   0.744   tNET   FF   1        R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/I3         
  3.863   0.542   tINS   FF   28       R9C23[0][A]    u_debug_module/u_cdc_dm/n471_s13/F          
  4.586   0.723   tNET   FF   1        R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/I2        
  4.862   0.276   tINS   FF   32       R13C24[0][B]   u_debug_module/u_debug/data1_0_s3/F         
  6.234   1.372   tNET   FF   1        R23C23[1][B]   u_debug_module/u_debug/data1_12_s1/I2       
  6.680   0.446   tINS   FF   1        R23C23[1][B]   u_debug_module/u_debug/data1_12_s1/F        
  6.680   0.000   tNET   FF   1        R23C23[1][B]   u_debug_module/u_debug/data1_r_12_s0/D      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R23C23[1][B]   u_debug_module/u_debug/data1_r_12_s0/CLK  
  10.466   -0.296   tSu         1        R23C23[1][B]   u_debug_module/u_debug/data1_r_12_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.805 30.504%, 
                    route: 3.865 65.322%, 
                    tC2Q: 0.247 4.174%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path398						
Path Summary:
Slack             : 3.814
Data Arrival Time : 6.652
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : abcommand_r_29_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       sysclk                                       
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK   
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q     
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1  
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F   
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3          
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F           
  5.181   1.305   tNET   FF   1        R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/I2     
  5.723   0.542   tINS   FF   32       R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/F      
  6.206   0.483   tNET   FF   1        R12C37[1][A]   u_debug_module/u_debug/abcommand_29_s1/I2    
  6.652   0.446   tINS   FF   1        R12C37[1][A]   u_debug_module/u_debug/abcommand_29_s1/F     
  6.652   0.000   tNET   FF   1        R12C37[1][A]   u_debug_module/u_debug/abcommand_r_29_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C37[1][A]   u_debug_module/u_debug/abcommand_r_29_s0/CLK  
  10.466   -0.296   tSu         1        R12C37[1][A]   u_debug_module/u_debug/abcommand_r_29_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.977 33.565%, 
                    route: 3.666 62.241%, 
                    tC2Q: 0.247 4.194%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path399						
Path Summary:
Slack             : 3.814
Data Arrival Time : 6.652
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : abcommand_r_30_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       sysclk                                       
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK   
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q     
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1  
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F   
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3          
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F           
  5.181   1.305   tNET   FF   1        R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/I2     
  5.723   0.542   tINS   FF   32       R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/F      
  6.206   0.483   tNET   FF   1        R12C37[0][B]   u_debug_module/u_debug/abcommand_30_s1/I2    
  6.652   0.446   tINS   FF   1        R12C37[0][B]   u_debug_module/u_debug/abcommand_30_s1/F     
  6.652   0.000   tNET   FF   1        R12C37[0][B]   u_debug_module/u_debug/abcommand_r_30_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C37[0][B]   u_debug_module/u_debug/abcommand_r_30_s0/CLK  
  10.466   -0.296   tSu         1        R12C37[0][B]   u_debug_module/u_debug/abcommand_r_30_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.977 33.565%, 
                    route: 3.666 62.241%, 
                    tC2Q: 0.247 4.194%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path400						
Path Summary:
Slack             : 3.814
Data Arrival Time : 6.652
Data Required Time: 10.466
From              : req_addr_r_5_s0
To                : abcommand_r_31_s0
Launch Clk        : sysclk:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============== ============================================= 
  0.000   0.000                                       active clock edge time                       
  0.000   0.000                                       sysclk                                       
  0.000   0.000   tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  0.626   0.626   tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  0.762   0.137   tNET   RR   1        R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/CLK   
  1.009   0.247   tC2Q   RF   13       R12C22[1][A]   u_debug_module/u_debug/req_addr_r_5_s0/Q     
  2.124   1.115   tNET   FF   1        R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/I1  
  2.667   0.542   tINS   FF   21       R9C28[3][B]    u_debug_module/u_debug/dmcontrol_r_30_s5/F   
  3.430   0.763   tNET   FF   1        R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/I3          
  3.876   0.446   tINS   FF   29       R8C23[2][A]    u_debug_module/u_cdc_dm/n460_s24/F           
  5.181   1.305   tNET   FF   1        R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/I2     
  5.723   0.542   tINS   FF   32       R12C34[3][A]   u_debug_module/u_debug/abcommand_0_s3/F      
  6.206   0.483   tNET   FF   1        R12C37[0][A]   u_debug_module/u_debug/abcommand_31_s1/I2    
  6.652   0.446   tINS   FF   1        R12C37[0][A]   u_debug_module/u_debug/abcommand_31_s1/F     
  6.652   0.000   tNET   FF   1        R12C37[0][A]   u_debug_module/u_debug/abcommand_r_31_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C37[0][A]   u_debug_module/u_debug/abcommand_r_31_s0/CLK  
  10.466   -0.296   tSu         1        R12C37[0][A]   u_debug_module/u_debug/abcommand_r_31_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 10.000
Logic Level: 5
Arrival Clock Path delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)
Arrival Data Path Delay: (cell: 1.977 33.565%, 
                    route: 3.666 62.241%, 
                    tC2Q: 0.247 4.194%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : allhalted_s4
To                : state_ctrl_2_s3
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                  
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                        
  10.314   0.314    tNET   FF   1        R25C28[2][A]   u_debug_module/u_debug/allhalted_s4/I0    
  10.589   0.276    tINS   FF   1        R25C28[2][A]   u_debug_module/u_debug/allhalted_s4/F     
  10.589   0.000    tNET   FF   1        R25C28[2][A]   u_debug_module/u_debug/state_ctrl_2_s3/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  10.000   10.000                                       active clock edge time                      
  10.000   0.000                                        sysclk                                      
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                            
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                            
  10.762   0.137    tNET   RR   1        R25C28[2][A]   u_debug_module/u_debug/state_ctrl_2_s3/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/state_ctrl_2_s3      
  10.792   0.000    tHld        1        R25C28[2][A]   u_debug_module/u_debug/state_ctrl_2_s3      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path2						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_1_s1
To                : sbdata_r_1_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.314   0.314    tNET   FF   1        R16C21[1][B]   u_debug_module/u_debug/sbdata_1_s1/I3   
  10.589   0.276    tINS   FF   1        R16C21[1][B]   u_debug_module/u_debug/sbdata_1_s1/F    
  10.589   0.000    tNET   FF   1        R16C21[1][B]   u_debug_module/u_debug/sbdata_r_1_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R16C21[1][B]   u_debug_module/u_debug/sbdata_r_1_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_1_s0      
  10.792   0.000    tHld        1        R16C21[1][B]   u_debug_module/u_debug/sbdata_r_1_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path3						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_2_s1
To                : sbdata_r_2_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.314   0.314    tNET   FF   1        R15C29[0][B]   u_debug_module/u_debug/sbdata_2_s1/I3   
  10.589   0.276    tINS   FF   1        R15C29[0][B]   u_debug_module/u_debug/sbdata_2_s1/F    
  10.589   0.000    tNET   FF   1        R15C29[0][B]   u_debug_module/u_debug/sbdata_r_2_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R15C29[0][B]   u_debug_module/u_debug/sbdata_r_2_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_2_s0      
  10.792   0.000    tHld        1        R15C29[0][B]   u_debug_module/u_debug/sbdata_r_2_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path4						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_6_s1
To                : sbdata_r_6_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  10.000   10.000                                      active clock edge time                  
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                      
  10.314   0.314    tNET   FF   1        R8C25[2][A]   u_debug_module/u_debug/sbdata_6_s1/I3   
  10.589   0.276    tINS   FF   1        R8C25[2][A]   u_debug_module/u_debug/sbdata_6_s1/F    
  10.589   0.000    tNET   FF   1        R8C25[2][A]   u_debug_module/u_debug/sbdata_r_6_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R8C25[2][A]   u_debug_module/u_debug/sbdata_r_6_s0/CLK  
  10.792   0.030    tUnc                               u_debug_module/u_debug/sbdata_r_6_s0      
  10.792   0.000    tHld        1        R8C25[2][A]   u_debug_module/u_debug/sbdata_r_6_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path5						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_9_s1
To                : sbdata_r_9_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.314   0.314    tNET   FF   1        R18C24[2][A]   u_debug_module/u_debug/sbdata_9_s1/I3   
  10.589   0.276    tINS   FF   1        R18C24[2][A]   u_debug_module/u_debug/sbdata_9_s1/F    
  10.589   0.000    tNET   FF   1        R18C24[2][A]   u_debug_module/u_debug/sbdata_r_9_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C24[2][A]   u_debug_module/u_debug/sbdata_r_9_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_9_s0      
  10.792   0.000    tHld        1        R18C24[2][A]   u_debug_module/u_debug/sbdata_r_9_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path6						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_11_s1
To                : sbdata_r_11_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.314   0.314    tNET   FF   1        R14C29[0][B]   u_debug_module/u_debug/sbdata_11_s1/I3   
  10.589   0.276    tINS   FF   1        R14C29[0][B]   u_debug_module/u_debug/sbdata_11_s1/F    
  10.589   0.000    tNET   FF   1        R14C29[0][B]   u_debug_module/u_debug/sbdata_r_11_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                     
 ======== ======== ====== ==== ======== ============== =========================================== 
  10.000   10.000                                       active clock edge time                     
  10.000   0.000                                        sysclk                                     
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                           
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                           
  10.762   0.137    tNET   RR   1        R14C29[0][B]   u_debug_module/u_debug/sbdata_r_11_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_11_s0      
  10.792   0.000    tHld        1        R14C29[0][B]   u_debug_module/u_debug/sbdata_r_11_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path7						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_12_s1
To                : sbdata_r_12_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.314   0.314    tNET   FF   1        R13C29[0][B]   u_debug_module/u_debug/sbdata_12_s1/I3   
  10.589   0.276    tINS   FF   1        R13C29[0][B]   u_debug_module/u_debug/sbdata_12_s1/F    
  10.589   0.000    tNET   FF   1        R13C29[0][B]   u_debug_module/u_debug/sbdata_r_12_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                     
 ======== ======== ====== ==== ======== ============== =========================================== 
  10.000   10.000                                       active clock edge time                     
  10.000   0.000                                        sysclk                                     
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                           
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                           
  10.762   0.137    tNET   RR   1        R13C29[0][B]   u_debug_module/u_debug/sbdata_r_12_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_12_s0      
  10.792   0.000    tHld        1        R13C29[0][B]   u_debug_module/u_debug/sbdata_r_12_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path8						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : sbdata_28_s1
To                : sbdata_r_28_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.314   0.314    tNET   FF   1        R16C24[2][B]   u_debug_module/u_debug/sbdata_28_s1/I3   
  10.589   0.276    tINS   FF   1        R16C24[2][B]   u_debug_module/u_debug/sbdata_28_s1/F    
  10.589   0.000    tNET   FF   1        R16C24[2][B]   u_debug_module/u_debug/sbdata_r_28_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                     
 ======== ======== ====== ==== ======== ============== =========================================== 
  10.000   10.000                                       active clock edge time                     
  10.000   0.000                                        sysclk                                     
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                           
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                           
  10.762   0.137    tNET   RR   1        R16C24[2][B]   u_debug_module/u_debug/sbdata_r_28_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_28_s0      
  10.792   0.000    tHld        1        R16C24[2][B]   u_debug_module/u_debug/sbdata_r_28_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path9						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : data1_0_s1
To                : data1_r_0_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  10.000   10.000                                       active clock edge time                 
  10.000   0.000                                        gowin_add_ibuf_net_rst_n               
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                     
  10.314   0.314    tNET   FF   1        R16C33[2][B]   u_debug_module/u_debug/data1_0_s1/I3   
  10.589   0.276    tINS   FF   1        R16C33[2][B]   u_debug_module/u_debug/data1_0_s1/F    
  10.589   0.000    tNET   FF   1        R16C33[2][B]   u_debug_module/u_debug/data1_r_0_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R16C33[2][B]   u_debug_module/u_debug/data1_r_0_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/data1_r_0_s0      
  10.792   0.000    tHld        1        R16C33[2][B]   u_debug_module/u_debug/data1_r_0_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path10						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : data1_5_s1
To                : data1_r_5_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  10.000   10.000                                       active clock edge time                 
  10.000   0.000                                        gowin_add_ibuf_net_rst_n               
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                     
  10.314   0.314    tNET   FF   1        R13C36[2][A]   u_debug_module/u_debug/data1_5_s1/I3   
  10.589   0.276    tINS   FF   1        R13C36[2][A]   u_debug_module/u_debug/data1_5_s1/F    
  10.589   0.000    tNET   FF   1        R13C36[2][A]   u_debug_module/u_debug/data1_r_5_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R13C36[2][A]   u_debug_module/u_debug/data1_r_5_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/data1_r_5_s0      
  10.792   0.000    tHld        1        R13C36[2][A]   u_debug_module/u_debug/data1_r_5_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path11						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : data1_11_s1
To                : data1_r_11_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  10.000   10.000                                      active clock edge time                  
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                      
  10.314   0.314    tNET   FF   1        R7C39[2][A]   u_debug_module/u_debug/data1_11_s1/I3   
  10.589   0.276    tINS   FF   1        R7C39[2][A]   u_debug_module/u_debug/data1_11_s1/F    
  10.589   0.000    tNET   FF   1        R7C39[2][A]   u_debug_module/u_debug/data1_r_11_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============= ========================================== 
  10.000   10.000                                      active clock edge time                    
  10.000   0.000                                       sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R7C39[2][A]   u_debug_module/u_debug/data1_r_11_s0/CLK  
  10.792   0.030    tUnc                               u_debug_module/u_debug/data1_r_11_s0      
  10.792   0.000    tHld        1        R7C39[2][A]   u_debug_module/u_debug/data1_r_11_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path12						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : data1_28_s1
To                : data1_r_28_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  10.000   10.000                                       active clock edge time                  
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                      
  10.314   0.314    tNET   FF   1        R18C42[1][B]   u_debug_module/u_debug/data1_28_s1/I3   
  10.589   0.276    tINS   FF   1        R18C42[1][B]   u_debug_module/u_debug/data1_28_s1/F    
  10.589   0.000    tNET   FF   1        R18C42[1][B]   u_debug_module/u_debug/data1_r_28_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  10.000   10.000                                       active clock edge time                    
  10.000   0.000                                        sysclk                                    
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                          
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                          
  10.762   0.137    tNET   RR   1        R18C42[1][B]   u_debug_module/u_debug/data1_r_28_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/data1_r_28_s0      
  10.792   0.000    tHld        1        R18C42[1][B]   u_debug_module/u_debug/data1_r_28_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path13						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : data0_4_s1
To                : data0_r_4_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  10.000   10.000                                       active clock edge time                 
  10.000   0.000                                        gowin_add_ibuf_net_rst_n               
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                     
  10.314   0.314    tNET   FF   1        R15C35[1][B]   u_debug_module/u_debug/data0_4_s1/I3   
  10.589   0.276    tINS   FF   1        R15C35[1][B]   u_debug_module/u_debug/data0_4_s1/F    
  10.589   0.000    tNET   FF   1        R15C35[1][B]   u_debug_module/u_debug/data0_r_4_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R15C35[1][B]   u_debug_module/u_debug/data0_r_4_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/data0_r_4_s0      
  10.792   0.000    tHld        1        R15C35[1][B]   u_debug_module/u_debug/data0_r_4_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path14						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : data0_7_s1
To                : data0_r_7_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  10.000   10.000                                       active clock edge time                 
  10.000   0.000                                        gowin_add_ibuf_net_rst_n               
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                     
  10.314   0.314    tNET   FF   1        R20C31[1][B]   u_debug_module/u_debug/data0_7_s1/I3   
  10.589   0.276    tINS   FF   1        R20C31[1][B]   u_debug_module/u_debug/data0_7_s1/F    
  10.589   0.000    tNET   FF   1        R20C31[1][B]   u_debug_module/u_debug/data0_r_7_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        sysclk                                   
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                         
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                         
  10.762   0.137    tNET   RR   1        R20C31[1][B]   u_debug_module/u_debug/data0_r_7_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/data0_r_7_s0      
  10.792   0.000    tHld        1        R20C31[1][B]   u_debug_module/u_debug/data0_r_7_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path15						
Path Summary:
Slack             : -0.203
Data Arrival Time : 10.589
Data Required Time: 10.792
From              : cdc_ck2_state_next_0_s1
To                : cdc_ck2_state_0_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                         
 ======== ======== ====== ==== ======== ============== ==================================================== 
  10.000   10.000                                       active clock edge time                              
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                            
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                  
  10.314   0.314    tNET   FF   1        R12C20[2][A]   u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1/I1  
  10.589   0.276    tINS   FF   1        R12C20[2][A]   u_debug_module/u_cdc_dm/cdc_ck2_state_next_0_s1/F   
  10.589   0.000    tNET   FF   1        R12C20[2][A]   u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0/D        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  10.000   10.000                                       active clock edge time                          
  10.000   0.000                                        sysclk                                          
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                
  10.762   0.137    tNET   RR   1        R12C20[2][A]   u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0      
  10.792   0.000    tHld        1        R12C20[2][A]   u_debug_module/u_cdc_dm/cdc_ck2_state_0_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.769%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.314 53.231%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path16						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : n526_s6
To                : trace_magic_r_20_s1
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======== ====== ==== ======== ============= =============================================== 
  10.000   10.000                                      active clock edge time                         
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                       
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                             
  10.319   0.319    tNET   FF   1        R20C9[2][B]   u_debug_module/u_strace/n526_s6/I0             
  10.595   0.276    tINS   FF   1        R20C9[2][B]   u_debug_module/u_strace/n526_s6/F              
  10.595   0.000    tNET   FF   1        R20C9[2][B]   u_debug_module/u_strace/trace_magic_r_20_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  10.000   10.000                                      active clock edge time                           
  10.000   0.000                                       sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R20C9[2][B]   u_debug_module/u_strace/trace_magic_r_20_s1/CLK  
  10.792   0.030    tUnc                               u_debug_module/u_strace/trace_magic_r_20_s1      
  10.792   0.000    tHld        1        R20C9[2][B]   u_debug_module/u_strace/trace_magic_r_20_s1      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path17						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : n522_s6
To                : trace_magic_r_24_s1
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======== ====== ==== ======== ============= =============================================== 
  10.000   10.000                                      active clock edge time                         
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                       
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                             
  10.319   0.319    tNET   FF   1        R23C8[2][B]   u_debug_module/u_strace/n522_s6/I0             
  10.595   0.276    tINS   FF   1        R23C8[2][B]   u_debug_module/u_strace/n522_s6/F              
  10.595   0.000    tNET   FF   1        R23C8[2][B]   u_debug_module/u_strace/trace_magic_r_24_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  10.000   10.000                                      active clock edge time                           
  10.000   0.000                                       sysclk                                           
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                                 
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                                 
  10.762   0.137    tNET   RR   1        R23C8[2][B]   u_debug_module/u_strace/trace_magic_r_24_s1/CLK  
  10.792   0.030    tUnc                               u_debug_module/u_strace/trace_magic_r_24_s1      
  10.792   0.000    tHld        1        R23C8[2][B]   u_debug_module/u_strace/trace_magic_r_24_s1      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path18						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : n4431_s6
To                : sbaddress_r_9_s1
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                     
 ======== ======== ====== ==== ======== ============= =========================================== 
  10.000   10.000                                      active clock edge time                     
  10.000   0.000                                       gowin_add_ibuf_net_rst_n                   
  10.000   0.000    tCL    FF   838      IOR17[A]      gowin_ibuf_rst_n/O                         
  10.319   0.319    tNET   FF   1        R7C29[2][B]   u_debug_module/u_debug/n4431_s6/I0         
  10.595   0.276    tINS   FF   1        R7C29[2][B]   u_debug_module/u_debug/n4431_s6/F          
  10.595   0.000    tNET   FF   1        R7C29[2][B]   u_debug_module/u_debug/sbaddress_r_9_s1/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  10.000   10.000                                      active clock edge time                       
  10.000   0.000                                       sysclk                                       
  10.000   0.000    tCL    RR   1        IOB29[A]      gowin_ibuf_clk/I                             
  10.626   0.626    tINS   RR   1224     IOB29[A]      gowin_ibuf_clk/O                             
  10.762   0.137    tNET   RR   1        R7C29[2][B]   u_debug_module/u_debug/sbaddress_r_9_s1/CLK  
  10.792   0.030    tUnc                               u_debug_module/u_debug/sbaddress_r_9_s1      
  10.792   0.000    tHld        1        R7C29[2][B]   u_debug_module/u_debug/sbaddress_r_9_s1      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path19						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : abcommand_2_s1
To                : abcommand_r_2_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                     
 ======== ======== ====== ==== ======== ============== =========================================== 
  10.000   10.000                                       active clock edge time                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                         
  10.319   0.319    tNET   FF   1        R12C34[1][B]   u_debug_module/u_debug/abcommand_2_s1/I3   
  10.595   0.276    tINS   FF   1        R12C34[1][B]   u_debug_module/u_debug/abcommand_2_s1/F    
  10.595   0.000    tNET   FF   1        R12C34[1][B]   u_debug_module/u_debug/abcommand_r_2_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  10.000   10.000                                       active clock edge time                       
  10.000   0.000                                        sysclk                                       
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  10.762   0.137    tNET   RR   1        R12C34[1][B]   u_debug_module/u_debug/abcommand_r_2_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/abcommand_r_2_s0      
  10.792   0.000    tHld        1        R12C34[1][B]   u_debug_module/u_debug/abcommand_r_2_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path20						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : abcommand_4_s1
To                : abcommand_r_4_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                     
 ======== ======== ====== ==== ======== ============== =========================================== 
  10.000   10.000                                       active clock edge time                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                         
  10.319   0.319    tNET   FF   1        R12C34[0][B]   u_debug_module/u_debug/abcommand_4_s1/I3   
  10.595   0.276    tINS   FF   1        R12C34[0][B]   u_debug_module/u_debug/abcommand_4_s1/F    
  10.595   0.000    tNET   FF   1        R12C34[0][B]   u_debug_module/u_debug/abcommand_r_4_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  10.000   10.000                                       active clock edge time                       
  10.000   0.000                                        sysclk                                       
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                             
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                             
  10.762   0.137    tNET   RR   1        R12C34[0][B]   u_debug_module/u_debug/abcommand_r_4_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/abcommand_r_4_s0      
  10.792   0.000    tHld        1        R12C34[0][B]   u_debug_module/u_debug/abcommand_r_4_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path21						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : abcommand_14_s1
To                : abcommand_r_14_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  10.000   10.000                                       active clock edge time                      
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                    
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                          
  10.319   0.319    tNET   FF   1        R12C35[1][B]   u_debug_module/u_debug/abcommand_14_s1/I3   
  10.595   0.276    tINS   FF   1        R12C35[1][B]   u_debug_module/u_debug/abcommand_14_s1/F    
  10.595   0.000    tNET   FF   1        R12C35[1][B]   u_debug_module/u_debug/abcommand_r_14_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C35[1][B]   u_debug_module/u_debug/abcommand_r_14_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/abcommand_r_14_s0      
  10.792   0.000    tHld        1        R12C35[1][B]   u_debug_module/u_debug/abcommand_r_14_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path22						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : abcommand_16_s1
To                : abcommand_r_16_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  10.000   10.000                                       active clock edge time                      
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                    
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                          
  10.319   0.319    tNET   FF   1        R12C35[0][B]   u_debug_module/u_debug/abcommand_16_s1/I3   
  10.595   0.276    tINS   FF   1        R12C35[0][B]   u_debug_module/u_debug/abcommand_16_s1/F    
  10.595   0.000    tNET   FF   1        R12C35[0][B]   u_debug_module/u_debug/abcommand_r_16_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C35[0][B]   u_debug_module/u_debug/abcommand_r_16_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/abcommand_r_16_s0      
  10.792   0.000    tHld        1        R12C35[0][B]   u_debug_module/u_debug/abcommand_r_16_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path23						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : abcommand_19_s1
To                : abcommand_r_19_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  10.000   10.000                                       active clock edge time                      
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                    
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                          
  10.319   0.319    tNET   FF   1        R12C36[1][B]   u_debug_module/u_debug/abcommand_19_s1/I3   
  10.595   0.276    tINS   FF   1        R12C36[1][B]   u_debug_module/u_debug/abcommand_19_s1/F    
  10.595   0.000    tNET   FF   1        R12C36[1][B]   u_debug_module/u_debug/abcommand_r_19_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C36[1][B]   u_debug_module/u_debug/abcommand_r_19_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/abcommand_r_19_s0      
  10.792   0.000    tHld        1        R12C36[1][B]   u_debug_module/u_debug/abcommand_r_19_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path24						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : abcommand_21_s1
To                : abcommand_r_21_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  10.000   10.000                                       active clock edge time                      
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                    
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                          
  10.319   0.319    tNET   FF   1        R12C36[0][B]   u_debug_module/u_debug/abcommand_21_s1/I3   
  10.595   0.276    tINS   FF   1        R12C36[0][B]   u_debug_module/u_debug/abcommand_21_s1/F    
  10.595   0.000    tNET   FF   1        R12C36[0][B]   u_debug_module/u_debug/abcommand_r_21_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                      
 ======== ======== ====== ==== ======== ============== ============================================== 
  10.000   10.000                                       active clock edge time                        
  10.000   0.000                                        sysclk                                        
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                              
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                              
  10.762   0.137    tNET   RR   1        R12C36[0][B]   u_debug_module/u_debug/abcommand_r_21_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/abcommand_r_21_s0      
  10.792   0.000    tHld        1        R12C36[0][B]   u_debug_module/u_debug/abcommand_r_21_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path25						
Path Summary:
Slack             : -0.198
Data Arrival Time : 10.595
Data Required Time: 10.792
From              : sbdata_26_s1
To                : sbdata_r_26_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  10.000   10.000                                       active clock edge time                   
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                 
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                       
  10.319   0.319    tNET   FF   1        R18C23[2][B]   u_debug_module/u_debug/sbdata_26_s1/I3   
  10.595   0.276    tINS   FF   1        R18C23[2][B]   u_debug_module/u_debug/sbdata_26_s1/F    
  10.595   0.000    tNET   FF   1        R18C23[2][B]   u_debug_module/u_debug/sbdata_r_26_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                     
 ======== ======== ====== ==== ======== ============== =========================================== 
  10.000   10.000                                       active clock edge time                     
  10.000   0.000                                        sysclk                                     
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                           
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                           
  10.762   0.137    tNET   RR   1        R18C23[2][B]   u_debug_module/u_debug/sbdata_r_26_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_debug/sbdata_r_26_s0      
  10.792   0.000    tHld        1        R18C23[2][B]   u_debug_module/u_debug/sbdata_r_26_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 46.359%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.319 53.641%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : fifo_full_s3
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R24C16[0][A]   u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R24C16[0][A]   u_debug_module/u_strace/strace_ram/fifo_full_s3/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/fifo_full_s3      
  10.700   -0.032   tSu         1        R24C16[0][A]   u_debug_module/u_strace/strace_ram/fifo_full_s3      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path2						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : fifo_empty_s1
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R25C18[1][A]   u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R25C18[1][A]   u_debug_module/u_strace/strace_ram/fifo_empty_s1/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/fifo_empty_s1      
  10.700   -0.032   tSu         1        R25C18[1][A]   u_debug_module/u_strace/strace_ram/fifo_empty_s1      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path3						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_0_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_0_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_0_s0      
  10.700   -0.032   tSu         1        R22C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_0_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path4						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_1_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_1_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_1_s0      
  10.700   -0.032   tSu         1        R22C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_1_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path5						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_2_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_2_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_2_s0      
  10.700   -0.032   tSu         1        R22C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_2_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path6						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_3_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_3_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_3_s0      
  10.700   -0.032   tSu         1        R22C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_3_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path7						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_4_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_4_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_4_s0      
  10.700   -0.032   tSu         1        R22C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_4_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path8						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_5_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_5_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_5_s0      
  10.700   -0.032   tSu         1        R22C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_5_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path9						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_6_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C16[1][B]   u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[1][B]   u_debug_module/u_strace/strace_ram/index_o_6_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_6_s0      
  10.700   -0.032   tSu         1        R22C16[1][B]   u_debug_module/u_strace/strace_ram/index_o_6_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path10						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_7_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C16[1][A]   u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[1][A]   u_debug_module/u_strace/strace_ram/index_o_7_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_7_s0      
  10.700   -0.032   tSu         1        R22C16[1][A]   u_debug_module/u_strace/strace_ram/index_o_7_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path11						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_8_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C16[0][B]   u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[0][B]   u_debug_module/u_strace/strace_ram/index_o_8_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_8_s0      
  10.700   -0.032   tSu         1        R22C16[0][B]   u_debug_module/u_strace/strace_ram/index_o_8_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path12						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_9_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R22C16[0][A]   u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[0][A]   u_debug_module/u_strace/strace_ram/index_o_9_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_9_s0      
  10.700   -0.032   tSu         1        R22C16[0][A]   u_debug_module/u_strace/strace_ram/index_o_9_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path13						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_10_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_10_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_10_s0      
  10.700   -0.032   tSu         1        R21C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_10_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path14						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_11_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_11_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_11_s0      
  10.700   -0.032   tSu         1        R21C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_11_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path15						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_12_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_12_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_12_s0      
  10.700   -0.032   tSu         1        R21C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_12_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path16						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_13_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_13_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_13_s0      
  10.700   -0.032   tSu         1        R21C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_13_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path17						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_14_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_14_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_14_s0      
  10.700   -0.032   tSu         1        R21C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_14_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path18						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_15_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_15_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_15_s0      
  10.700   -0.032   tSu         1        R21C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_15_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path19						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_16_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R20C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_16_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_16_s0      
  10.700   -0.032   tSu         1        R20C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_16_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path20						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_17_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R20C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_17_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_17_s0      
  10.700   -0.032   tSu         1        R20C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_17_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path21						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_18_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R20C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_18_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_18_s0      
  10.700   -0.032   tSu         1        R20C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_18_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path22						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_19_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R20C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_19_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_19_s0      
  10.700   -0.032   tSu         1        R20C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_19_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path23						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_20_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R20C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_20_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_20_s0      
  10.700   -0.032   tSu         1        R20C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_20_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path24						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_21_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R20C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_21_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_21_s0      
  10.700   -0.032   tSu         1        R20C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_21_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path25						
Path Summary:
Slack             : 8.517
Data Arrival Time : 2.183
Data Required Time: 10.700
From              : index[0]_ER_init_s2
To                : index_o_22_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[R]
Latch Clk         : sysclk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============== =========================================================== 
  0.000   0.000                                       active clock edge time                                     
  0.000   0.000                                       gowin_add_ibuf_net_rst_n                                   
  0.000   0.000   tCL    RR   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  0.363   0.363   tNET   RR   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  0.639   0.276   tINS   RF   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  2.183   1.544   tNET   FF   1        R21C16[2][B]   u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C16[2][B]   u_debug_module/u_strace/strace_ram/index_o_22_s0/CLK  
  10.732   -0.030   tUnc                                u_debug_module/u_strace/strace_ram/index_o_22_s0      
  10.700   -0.032   tSu         1        R21C16[2][B]   u_debug_module/u_strace/strace_ram/index_o_22_s0      

Path Statistics:
Clock Skew: 0.762
Setup Relationship: 10.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.276 12.626%, 
                    route: 1.544 70.741%, 
                    tC2Q: 0.363 16.633%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : fifo_full_s3
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R24C16[0][A]   u_debug_module/u_strace/strace_ram/fifo_full_s3/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R24C16[0][A]   u_debug_module/u_strace/strace_ram/fifo_full_s3/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/fifo_full_s3      
  10.804   0.011    tHld        1        R24C16[0][A]   u_debug_module/u_strace/strace_ram/fifo_full_s3      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path2						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : fifo_empty_s1
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R25C18[1][A]   u_debug_module/u_strace/strace_ram/fifo_empty_s1/PRESET    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R25C18[1][A]   u_debug_module/u_strace/strace_ram/fifo_empty_s1/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/fifo_empty_s1      
  10.804   0.011    tHld        1        R25C18[1][A]   u_debug_module/u_strace/strace_ram/fifo_empty_s1      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path3						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_0_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_0_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_0_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_0_s0      
  10.804   0.011    tHld        1        R22C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_0_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path4						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_1_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_1_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_1_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_1_s0      
  10.804   0.011    tHld        1        R22C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_1_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path5						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_2_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_2_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_2_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_2_s0      
  10.804   0.011    tHld        1        R22C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_2_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path6						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_3_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_3_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_3_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_3_s0      
  10.804   0.011    tHld        1        R22C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_3_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path7						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_4_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_4_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_4_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_4_s0      
  10.804   0.011    tHld        1        R22C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_4_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path8						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_5_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_5_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_5_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_5_s0      
  10.804   0.011    tHld        1        R22C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_5_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path9						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_6_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C16[1][B]   u_debug_module/u_strace/strace_ram/index_o_6_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[1][B]   u_debug_module/u_strace/strace_ram/index_o_6_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_6_s0      
  10.804   0.011    tHld        1        R22C16[1][B]   u_debug_module/u_strace/strace_ram/index_o_6_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path10						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_7_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C16[1][A]   u_debug_module/u_strace/strace_ram/index_o_7_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[1][A]   u_debug_module/u_strace/strace_ram/index_o_7_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_7_s0      
  10.804   0.011    tHld        1        R22C16[1][A]   u_debug_module/u_strace/strace_ram/index_o_7_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path11						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_8_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C16[0][B]   u_debug_module/u_strace/strace_ram/index_o_8_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[0][B]   u_debug_module/u_strace/strace_ram/index_o_8_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_8_s0      
  10.804   0.011    tHld        1        R22C16[0][B]   u_debug_module/u_strace/strace_ram/index_o_8_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path12						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_9_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R22C16[0][A]   u_debug_module/u_strace/strace_ram/index_o_9_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                               NODE                          
 ======== ======== ====== ==== ======== ============== ===================================================== 
  10.000   10.000                                       active clock edge time                               
  10.000   0.000                                        sysclk                                               
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                     
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                     
  10.762   0.137    tNET   RR   1        R22C16[0][A]   u_debug_module/u_strace/strace_ram/index_o_9_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_9_s0      
  10.804   0.011    tHld        1        R22C16[0][A]   u_debug_module/u_strace/strace_ram/index_o_9_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path13						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_10_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_10_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_10_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_10_s0      
  10.804   0.011    tHld        1        R21C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_10_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path14						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_11_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_11_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_11_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_11_s0      
  10.804   0.011    tHld        1        R21C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_11_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path15						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_12_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_12_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_12_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_12_s0      
  10.804   0.011    tHld        1        R21C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_12_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path16						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_13_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_13_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_13_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_13_s0      
  10.804   0.011    tHld        1        R21C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_13_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path17						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_14_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_14_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_14_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_14_s0      
  10.804   0.011    tHld        1        R21C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_14_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path18						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_15_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_15_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_15_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_15_s0      
  10.804   0.011    tHld        1        R21C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_15_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path19						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_16_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R20C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_16_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_16_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_16_s0      
  10.804   0.011    tHld        1        R20C17[2][B]   u_debug_module/u_strace/strace_ram/index_o_16_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path20						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_17_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R20C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_17_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_17_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_17_s0      
  10.804   0.011    tHld        1        R20C17[2][A]   u_debug_module/u_strace/strace_ram/index_o_17_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path21						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_18_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R20C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_18_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_18_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_18_s0      
  10.804   0.011    tHld        1        R20C17[1][B]   u_debug_module/u_strace/strace_ram/index_o_18_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path22						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_19_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R20C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_19_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_19_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_19_s0      
  10.804   0.011    tHld        1        R20C17[1][A]   u_debug_module/u_strace/strace_ram/index_o_19_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path23						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_20_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R20C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_20_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_20_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_20_s0      
  10.804   0.011    tHld        1        R20C17[0][B]   u_debug_module/u_strace/strace_ram/index_o_20_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path24						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_21_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R20C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_21_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R20C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_21_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_21_s0      
  10.804   0.011    tHld        1        R20C17[0][A]   u_debug_module/u_strace/strace_ram/index_o_21_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

						Path25						
Path Summary:
Slack             : 1.150
Data Arrival Time : 11.953
Data Required Time: 10.804
From              : index[0]_ER_init_s2
To                : index_o_22_s0
Launch Clk        : gowin_add_ibuf_net_rst_n:[F]
Latch Clk         : sysclk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============== =========================================================== 
  10.000   10.000                                       active clock edge time                                     
  10.000   0.000                                        gowin_add_ibuf_net_rst_n                                   
  10.000   0.000    tCL    FF   838      IOR17[A]       gowin_ibuf_rst_n/O                                         
  10.314   0.314    tNET   FF   1        R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/I0  
  10.599   0.285    tINS   FR   1177     R22C17[3][A]   u_debug_module/u_strace/strace_ram/index[0]_ER_init_s2/F   
  11.953   1.354    tNET   RR   1        R21C16[2][B]   u_debug_module/u_strace/strace_ram/index_o_22_s0/CLEAR     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                          
 ======== ======== ====== ==== ======== ============== ====================================================== 
  10.000   10.000                                       active clock edge time                                
  10.000   0.000                                        sysclk                                                
  10.000   0.000    tCL    RR   1        IOB29[A]       gowin_ibuf_clk/I                                      
  10.626   0.626    tINS   RR   1224     IOB29[A]       gowin_ibuf_clk/O                                      
  10.762   0.137    tNET   RR   1        R21C16[2][B]   u_debug_module/u_strace/strace_ram/index_o_22_s0/CLK  
  10.792   0.030    tUnc                                u_debug_module/u_strace/strace_ram/index_o_22_s0      
  10.804   0.011    tHld        1        R21C16[2][B]   u_debug_module/u_strace/strace_ram/index_o_22_s0      

Path Statistics:
Clock Skew: 0.762
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.285 14.607%, 
                    route: 1.354 69.329%, 
                    tC2Q: 0.314 16.064%)
Required Clock Path Delay: (cell: 0.626 82.061%, 
                     route: 0.137 17.939%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0

Late clock Path:
   AT     DELAY   TYPE   RF                          NODE                          
 ======= ======= ====== ==== ===================================================== 
  5.000   0.000               active clock edge time                               
  5.000   0.000               sysclk                                               
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                                     
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                                     
  5.772   0.145   tNET   FF   u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                          NODE                          
 ======== ======= ====== ==== ===================================================== 
  10.000   0.000               active clock edge time                               
  10.000   0.000               sysclk                                               
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                                     
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                                     
  10.762   0.137   tNET   RR   u_debug_module/u_cdc_dm/ck1_data_arve_ck2_2r_s0/CLK  

								MPW2
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0

Late clock Path:
   AT     DELAY   TYPE   RF                              NODE                              
 ======= ======= ====== ==== ============================================================= 
  5.000   0.000               active clock edge time                                       
  5.000   0.000               sysclk                                                       
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                                             
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                                             
  5.772   0.145   tNET   FF   u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                              NODE                              
 ======== ======= ====== ==== ============================================================= 
  10.000   0.000               active clock edge time                                       
  10.000   0.000               sysclk                                                       
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                                             
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                                             
  10.762   0.137   tNET   RR   u_debug_module/u_cdc_dm/ck1_get_data_from_ck2_ck2_2r_s0/CLK  

								MPW3
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0

Late clock Path:
   AT     DELAY   TYPE   RF                          NODE                         
 ======= ======= ====== ==== ==================================================== 
  5.000   0.000               active clock edge time                              
  5.000   0.000               sysclk                                              
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                                    
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                                    
  5.772   0.145   tNET   FF   u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                          NODE                         
 ======== ======= ====== ==== ==================================================== 
  10.000   0.000               active clock edge time                              
  10.000   0.000               sysclk                                              
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                                    
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                                    
  10.762   0.137   tNET   RR   u_debug_module/u_cdc_dm/ck1_data_arve_ck2_r_s0/CLK  

								MPW4
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1

Late clock Path:
   AT     DELAY   TYPE   RF                         NODE                        
 ======= ======= ====== ==== ================================================== 
  5.000   0.000               active clock edge time                            
  5.000   0.000               sysclk                                            
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                                  
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                                  
  5.772   0.145   tNET   FF   u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                         NODE                        
 ======== ======= ====== ==== ================================================== 
  10.000   0.000               active clock edge time                            
  10.000   0.000               sysclk                                            
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                                  
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                                  
  10.762   0.137   tNET   RR   u_debug_module/u_cdc_dm/cdc_resp_reg_r_33_s1/CLK  

								MPW5
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1

Late clock Path:
   AT     DELAY   TYPE   RF                         NODE                        
 ======= ======= ====== ==== ================================================== 
  5.000   0.000               active clock edge time                            
  5.000   0.000               sysclk                                            
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                                  
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                                  
  5.772   0.145   tNET   FF   u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                         NODE                        
 ======== ======= ====== ==== ================================================== 
  10.000   0.000               active clock edge time                            
  10.000   0.000               sysclk                                            
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                                  
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                                  
  10.762   0.137   tNET   RR   u_debug_module/u_cdc_dm/cdc_resp_reg_r_17_s1/CLK  

								MPW6
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_debug/data0_r_15_s0

Late clock Path:
   AT     DELAY   TYPE   RF                     NODE                    
 ======= ======= ====== ==== ========================================== 
  5.000   0.000               active clock edge time                    
  5.000   0.000               sysclk                                    
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                          
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                          
  5.772   0.145   tNET   FF   u_debug_module/u_debug/data0_r_15_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                     NODE                    
 ======== ======= ====== ==== ========================================== 
  10.000   0.000               active clock edge time                    
  10.000   0.000               sysclk                                    
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                          
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                          
  10.762   0.137   tNET   RR   u_debug_module/u_debug/data0_r_15_s0/CLK  

								MPW7
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_debug/sbdata_r_15_s0

Late clock Path:
   AT     DELAY   TYPE   RF                     NODE                     
 ======= ======= ====== ==== =========================================== 
  5.000   0.000               active clock edge time                     
  5.000   0.000               sysclk                                     
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                           
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                           
  5.772   0.145   tNET   FF   u_debug_module/u_debug/sbdata_r_15_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                     NODE                     
 ======== ======= ====== ==== =========================================== 
  10.000   0.000               active clock edge time                     
  10.000   0.000               sysclk                                     
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                           
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                           
  10.762   0.137   tNET   RR   u_debug_module/u_debug/sbdata_r_15_s0/CLK  

								MPW8
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_debug/progbuf1_r_25_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                      
 ======= ======= ====== ==== ============================================= 
  5.000   0.000               active clock edge time                       
  5.000   0.000               sysclk                                       
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                             
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                             
  5.772   0.145   tNET   FF   u_debug_module/u_debug/progbuf1_r_25_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                      
 ======== ======= ====== ==== ============================================= 
  10.000   0.000               active clock edge time                       
  10.000   0.000               sysclk                                       
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                             
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                             
  10.762   0.137   tNET   RR   u_debug_module/u_debug/progbuf1_r_25_s0/CLK  

								MPW9
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_debug/progbuf9_r_25_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                      
 ======= ======= ====== ==== ============================================= 
  5.000   0.000               active clock edge time                       
  5.000   0.000               sysclk                                       
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                             
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                             
  5.772   0.145   tNET   FF   u_debug_module/u_debug/progbuf9_r_25_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                      
 ======== ======= ====== ==== ============================================= 
  10.000   0.000               active clock edge time                       
  10.000   0.000               sysclk                                       
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                             
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                             
  10.762   0.137   tNET   RR   u_debug_module/u_debug/progbuf9_r_25_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.064
Actual Width:   4.990
Required Width: 0.926
Type:           Low Pulse Width
Clock:          sysclk
Objects:        u_debug_module/u_strace/req_data_r_24_s0

Late clock Path:
   AT     DELAY   TYPE   RF                       NODE                      
 ======= ======= ====== ==== ============================================== 
  5.000   0.000               active clock edge time                        
  5.000   0.000               sysclk                                        
  5.000   0.000   tCL    FF   gowin_ibuf_clk/I                              
  5.628   0.628   tINS   FF   gowin_ibuf_clk/O                              
  5.772   0.145   tNET   FF   u_debug_module/u_strace/req_data_r_24_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                       NODE                      
 ======== ======= ====== ==== ============================================== 
  10.000   0.000               active clock edge time                        
  10.000   0.000               sysclk                                        
  10.000   0.000   tCL    RR   gowin_ibuf_clk/I                              
  10.626   0.626   tINS   RR   gowin_ibuf_clk/O                              
  10.762   0.137   tNET   RR   u_debug_module/u_strace/req_data_r_24_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT          NET NAME          WORST SLACK   MAX DELAY  
 ======== ======================== ============= =========== 
  1177     index[0]_ER_init         4.329         2.543      
  150      req_addr_r[0]            -1.025        4.719      
  148      req_addr_r[1]            -0.933        4.487      
  139      req_addr_r[2]            -0.137        3.168      
  81       n3865_12                 1.176         3.506      
  78       n4153_11                 0.535         4.588      
  64       n463_6                   94.815        2.919      
  64       spiaccess_r_63_8         96.236        2.663      
  64       cdc_req_reg_r_63_11      96.901        2.438      
  59       spiam_resp_data_r_63_8   95.916        2.434      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R20C7      0.889              
  R24C33     0.861              
  R8C14      0.861              
  R11C38     0.861              
  R8C31      0.847              
  R12C34     0.847              
  R23C41     0.847              
  R17C33     0.847              
  R8C11      0.833              
  R8C32      0.833              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {sysclk}] -to [get_clocks {jtag_clk}]  -setup -end 10
No timing paths to report!

Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {jtag_clk}] -to [get_clocks {sysclk}]  -setup -end 10
No timing paths to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {sysclk}] -to [get_clocks {jtag_clk}]  -setup -end 10
No timing paths to report!

Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {jtag_clk}] -to [get_clocks {sysclk}]  -setup -end 10
No timing paths to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
     SDC Command Type        State                                          Detail Command                                         
 ========================= ========= ============================================================================================= 
  TC_CLOCK                  Actived   create_clock -name sysclk -period 10 -waveform {0 5} [get_ports {clk}]                       
  TC_CLOCK                  Actived   create_clock -name jtag_clk -period 100 -waveform {0 50} [get_ports {jtag_tck}]              
  TC_MULTICYCLE             Actived   set_multicycle_path -from [get_clocks {sysclk}] -to [get_clocks {jtag_clk}]  -setup -end 10  
  TC_MULTICYCLE             Actived   set_multicycle_path -from [get_clocks {jtag_clk}] -to [get_clocks {sysclk}]  -setup -end 10  
  TC_CLOCK_GROUP            Actived   set_clock_groups -asynchronous -group [get_clocks {sysclk}] -group [get_clocks {jtag_clk}]   
  TC_OPERATING_CONDITIONS   Actived   set_operating_conditions -grade i -model fast -speed 6 -setup -hold -max_min                 
  TC_REPORT_TIMING          Actived   report_timing -setup -max_paths 400 -max_common_paths 1                                      
  TC_REPORT_MAX_FREQUENCY   Actived   report_max_frequency -mod_ins {u_debug_module}                                               

