$date
	Sun Oct 23 02:59:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#667006
b1010 &
b1010 %
1$
b1010 !
1"
#667007
0"
#667010
b101 &
b101 %
#667014
b10000 &
b10000 %
#667018
b1000 &
b1000 %
#667022
b100 &
b100 %
#667026
b10 &
b10 %
#667030
b1 &
1#
b1 %
#667034
b0 &
b0 %
0#
0$
#1683789
b10011 !
1"
#1683790
b10011 &
b10011 %
1$
#1683791
0"
#1683794
b111010 &
b111010 %
#1683798
b11101 &
b11101 %
#1683802
b1011000 &
b1011000 %
#1683806
b101100 &
b101100 %
#1683810
b10110 &
b10110 %
#1683814
b1011 &
b1011 %
#1683818
b100010 &
b100010 %
#1683822
b10001 &
b10001 %
#1683826
b110100 &
b110100 %
#1683830
b11010 &
b11010 %
#1683834
b1101 &
b1101 %
#1683838
b101000 &
b101000 %
#1683842
b10100 &
b10100 %
#1683846
b1010 &
b1010 %
#1683850
b101 &
b101 %
#1683854
b10000 &
b10000 %
#1683858
b1000 &
b1000 %
#1683862
b100 &
b100 %
#1683866
b10 &
b10 %
#1683870
b1 &
1#
b1 %
#1683874
b0 &
b0 %
0#
0$
#2678252
b10 !
1"
#2678254
b10 &
b10 %
1$
#2678255
0"
#2678258
b1 &
b1 %
1#
#2678262
b0 &
0#
b0 %
0$
#4500012
