

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply'
================================================================
* Date:           Fri Oct 30 11:21:12 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  178|  178|  111|  111| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                               |                                    |  Latency  |  Interval | Pipeline|
        |                    Instance                   |               Module               | min | max | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |grp_DCT_MAT_Multiply_Loop_LoadRow_proc_fu_113  |DCT_MAT_Multiply_Loop_LoadRow_proc  |   67|   67|   67|   67|   none  |
        |grp_DCT_MAT_Multiply_Loop_Row_proc_fu_29       |DCT_MAT_Multiply_Loop_Row_proc      |  110|  110|  110|  110|   none  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|     320|   2816|
|Instance         |        -|     40|    5968|   8890|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    6355|  11835|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       5|     22|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+------+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+------+------+
    |DCT_MAT_Multiply_Loop_LoadRow_proc_U0  |DCT_MAT_Multiply_Loop_LoadRow_proc  |        0|      0|  2080|  2106|
    |DCT_MAT_Multiply_Loop_Row_proc_U0      |DCT_MAT_Multiply_Loop_Row_proc      |        0|     40|  3888|  6784|
    +---------------------------------------+------------------------------------+---------+-------+------+------+
    |Total                                  |                                    |        0|     40|  5968|  8890|
    +---------------------------------------+------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |B_cached_0_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_7_channel_U  |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|320|2816|   128| 2048|     4096|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |DCT_MAT_Multiply_Loop_Row_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|   1|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_0_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_1_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_2_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_3_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_4_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_5_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_6_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_Loop_LoadRow_proc_U0_B_cached_7_7_channel  |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_7_channel_full_n                                 |   1|          2|    1|          2|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    | 128|        256|  128|        256|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                  |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply_Loop_LoadRow_proc_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply_Loop_Row_proc_U0      |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_7_channel_full_n               |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 67|   0|   67|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|B_address0       | out |    6|  ap_memory |         B        |     array    |
|B_ce0            | out |    1|  ap_memory |         B        |     array    |
|B_d0             | out |   32|  ap_memory |         B        |     array    |
|B_q0             |  in |   32|  ap_memory |         B        |     array    |
|B_we0            | out |    1|  ap_memory |         B        |     array    |
|B_address1       | out |    6|  ap_memory |         B        |     array    |
|B_ce1            | out |    1|  ap_memory |         B        |     array    |
|B_d1             | out |   32|  ap_memory |         B        |     array    |
|B_q1             |  in |   32|  ap_memory |         B        |     array    |
|B_we1            | out |    1|  ap_memory |         B        |     array    |
|C_0_address0     | out |    3|  ap_memory |        C_0       |     array    |
|C_0_ce0          | out |    1|  ap_memory |        C_0       |     array    |
|C_0_d0           | out |   32|  ap_memory |        C_0       |     array    |
|C_0_q0           |  in |   32|  ap_memory |        C_0       |     array    |
|C_0_we0          | out |    1|  ap_memory |        C_0       |     array    |
|C_0_address1     | out |    3|  ap_memory |        C_0       |     array    |
|C_0_ce1          | out |    1|  ap_memory |        C_0       |     array    |
|C_0_d1           | out |   32|  ap_memory |        C_0       |     array    |
|C_0_q1           |  in |   32|  ap_memory |        C_0       |     array    |
|C_0_we1          | out |    1|  ap_memory |        C_0       |     array    |
|C_1_address0     | out |    3|  ap_memory |        C_1       |     array    |
|C_1_ce0          | out |    1|  ap_memory |        C_1       |     array    |
|C_1_d0           | out |   32|  ap_memory |        C_1       |     array    |
|C_1_q0           |  in |   32|  ap_memory |        C_1       |     array    |
|C_1_we0          | out |    1|  ap_memory |        C_1       |     array    |
|C_1_address1     | out |    3|  ap_memory |        C_1       |     array    |
|C_1_ce1          | out |    1|  ap_memory |        C_1       |     array    |
|C_1_d1           | out |   32|  ap_memory |        C_1       |     array    |
|C_1_q1           |  in |   32|  ap_memory |        C_1       |     array    |
|C_1_we1          | out |    1|  ap_memory |        C_1       |     array    |
|C_2_address0     | out |    3|  ap_memory |        C_2       |     array    |
|C_2_ce0          | out |    1|  ap_memory |        C_2       |     array    |
|C_2_d0           | out |   32|  ap_memory |        C_2       |     array    |
|C_2_q0           |  in |   32|  ap_memory |        C_2       |     array    |
|C_2_we0          | out |    1|  ap_memory |        C_2       |     array    |
|C_2_address1     | out |    3|  ap_memory |        C_2       |     array    |
|C_2_ce1          | out |    1|  ap_memory |        C_2       |     array    |
|C_2_d1           | out |   32|  ap_memory |        C_2       |     array    |
|C_2_q1           |  in |   32|  ap_memory |        C_2       |     array    |
|C_2_we1          | out |    1|  ap_memory |        C_2       |     array    |
|C_3_address0     | out |    3|  ap_memory |        C_3       |     array    |
|C_3_ce0          | out |    1|  ap_memory |        C_3       |     array    |
|C_3_d0           | out |   32|  ap_memory |        C_3       |     array    |
|C_3_q0           |  in |   32|  ap_memory |        C_3       |     array    |
|C_3_we0          | out |    1|  ap_memory |        C_3       |     array    |
|C_3_address1     | out |    3|  ap_memory |        C_3       |     array    |
|C_3_ce1          | out |    1|  ap_memory |        C_3       |     array    |
|C_3_d1           | out |   32|  ap_memory |        C_3       |     array    |
|C_3_q1           |  in |   32|  ap_memory |        C_3       |     array    |
|C_3_we1          | out |    1|  ap_memory |        C_3       |     array    |
|C_4_address0     | out |    3|  ap_memory |        C_4       |     array    |
|C_4_ce0          | out |    1|  ap_memory |        C_4       |     array    |
|C_4_d0           | out |   32|  ap_memory |        C_4       |     array    |
|C_4_q0           |  in |   32|  ap_memory |        C_4       |     array    |
|C_4_we0          | out |    1|  ap_memory |        C_4       |     array    |
|C_4_address1     | out |    3|  ap_memory |        C_4       |     array    |
|C_4_ce1          | out |    1|  ap_memory |        C_4       |     array    |
|C_4_d1           | out |   32|  ap_memory |        C_4       |     array    |
|C_4_q1           |  in |   32|  ap_memory |        C_4       |     array    |
|C_4_we1          | out |    1|  ap_memory |        C_4       |     array    |
|C_5_address0     | out |    3|  ap_memory |        C_5       |     array    |
|C_5_ce0          | out |    1|  ap_memory |        C_5       |     array    |
|C_5_d0           | out |   32|  ap_memory |        C_5       |     array    |
|C_5_q0           |  in |   32|  ap_memory |        C_5       |     array    |
|C_5_we0          | out |    1|  ap_memory |        C_5       |     array    |
|C_5_address1     | out |    3|  ap_memory |        C_5       |     array    |
|C_5_ce1          | out |    1|  ap_memory |        C_5       |     array    |
|C_5_d1           | out |   32|  ap_memory |        C_5       |     array    |
|C_5_q1           |  in |   32|  ap_memory |        C_5       |     array    |
|C_5_we1          | out |    1|  ap_memory |        C_5       |     array    |
|C_6_address0     | out |    3|  ap_memory |        C_6       |     array    |
|C_6_ce0          | out |    1|  ap_memory |        C_6       |     array    |
|C_6_d0           | out |   32|  ap_memory |        C_6       |     array    |
|C_6_q0           |  in |   32|  ap_memory |        C_6       |     array    |
|C_6_we0          | out |    1|  ap_memory |        C_6       |     array    |
|C_6_address1     | out |    3|  ap_memory |        C_6       |     array    |
|C_6_ce1          | out |    1|  ap_memory |        C_6       |     array    |
|C_6_d1           | out |   32|  ap_memory |        C_6       |     array    |
|C_6_q1           |  in |   32|  ap_memory |        C_6       |     array    |
|C_6_we1          | out |    1|  ap_memory |        C_6       |     array    |
|C_7_address0     | out |    3|  ap_memory |        C_7       |     array    |
|C_7_ce0          | out |    1|  ap_memory |        C_7       |     array    |
|C_7_d0           | out |   32|  ap_memory |        C_7       |     array    |
|C_7_q0           |  in |   32|  ap_memory |        C_7       |     array    |
|C_7_we0          | out |    1|  ap_memory |        C_7       |     array    |
|C_7_address1     | out |    3|  ap_memory |        C_7       |     array    |
|C_7_ce1          | out |    1|  ap_memory |        C_7       |     array    |
|C_7_d1           | out |   32|  ap_memory |        C_7       |     array    |
|C_7_q1           |  in |   32|  ap_memory |        C_7       |     array    |
|C_7_we1          | out |    1|  ap_memory |        C_7       |     array    |
|ap_clk           |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|B_pipo_status    |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|B_pipo_update    | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_0_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_0_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_1_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_1_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_2_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_2_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_3_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_3_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_4_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_4_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_5_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_5_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_6_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_6_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_7_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|C_7_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_done          | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_start         |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_idle          | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_ready         | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
+-----------------+-----+-----+------------+------------------+--------------+

