
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003246                       # Number of seconds simulated
sim_ticks                                  3245799564                       # Number of ticks simulated
final_tick                               574748722683                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65214                       # Simulator instruction rate (inst/s)
host_op_rate                                    85534                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 100451                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918732                       # Number of bytes of host memory used
host_seconds                                 32312.40                       # Real time elapsed on the host
sim_insts                                  2107216786                       # Number of instructions simulated
sim_ops                                    2763795092                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        58880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        28288                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        90240                       # Number of bytes written to this memory
system.physmem.bytes_written::total             90240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          221                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   711                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             705                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  705                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       552098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18140368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       630969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8715264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28038700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       552098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       630969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1183068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27802086                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27802086                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27802086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       552098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18140368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       630969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8715264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55840786                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7783693                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872807                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509768                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1410684                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1371889                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207681                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5811                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872807                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579570                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909147                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        332599                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667546                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7727910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.383169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.179435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4438046     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164047      2.12%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298244      3.86%     63.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          279756      3.62%     67.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456241      5.90%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475693      6.16%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113893      1.47%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85597      1.11%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1416393     18.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7727910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369080                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.052966                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3488998                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       322227                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181611                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        13111                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721953                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313210                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17889102                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721953                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3636899                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          87342                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40482                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044514                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       196711                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17405024                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         69874                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        75370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23122941                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79242536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79242536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8209891                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2042                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           537410                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9387                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197000                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16454119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13838123                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18647                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5037012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13809463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      7727910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.790668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2674345     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1438818     18.62%     53.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1251415     16.19%     69.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       776076     10.04%     79.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807104     10.44%     89.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474515      6.14%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210658      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56524      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38455      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7727910                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55111     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17876     21.51%     87.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10115     12.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858950     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109651      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2373102     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495420      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13838123                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777835                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              83102                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.006005                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35505904                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21493177                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13376232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921225                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34474                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783228                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144027                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721953                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          39268                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4612                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16456122                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668182                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582968                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208017                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13573110                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278552                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265012                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761878                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2047239                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483326                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743788                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13391926                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13376232                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220765                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20109448                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.718494                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408801                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5084416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185745                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7005957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.314274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3209293     45.81%     45.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494641     21.33%     67.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834273     11.91%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283367      4.04%     83.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272355      3.89%     86.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113528      1.62%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298888      4.27%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88794      1.27%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410818      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7005957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410818                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23051333                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33635012                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  55783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778369                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778369                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284737                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284737                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62760211                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17544647                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18404404                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7783693                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2945631                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2405338                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198226                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1229722                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1157713                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          303206                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8709                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3046393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15990654                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2945631                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1460919                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3464354                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1030704                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        415496                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1482989                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        76536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7757114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4292760     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          282338      3.64%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          426253      5.49%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          294396      3.80%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          208085      2.68%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          201581      2.60%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          121602      1.57%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          260321      3.36%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1669778     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7757114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378436                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054379                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3134327                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       437004                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3306906                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48210                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        830654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493895                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19138424                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        830654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3311053                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46146                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138251                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3174879                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       256120                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18561443                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        105965                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87980                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26045158                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86384399                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86384399                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15966695                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10078375                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3336                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1593                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           766438                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1700857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       867213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10286                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       202929                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17287026                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13791765                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27636                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5799544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17717145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7757114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922069                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2769743     35.71%     35.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1573379     20.28%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1090363     14.06%     70.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       741564      9.56%     79.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       763539      9.84%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360245      4.64%     94.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       323413      4.17%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61835      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73033      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7757114                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          74752     70.54%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14828     13.99%     84.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16385     15.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11534222     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       173854      1.26%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1586      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1355327      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726776      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13791765                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771879                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             105965                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35474243                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23089786                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13405904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13897730                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43043                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       663367                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          562                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       207361                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        830654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23940                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4646                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17290207                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1700857                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       867213                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1593                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119408                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109037                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228445                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13535246                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1266550                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256517                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1975065                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1923145                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            708515                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738923                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13412023                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13405904                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8675946                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24648140                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722306                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351992                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9283147                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11442835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5847337                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199618                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6926460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176830                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2640947     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1990091     28.73%     66.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       753247     10.87%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       421231      6.08%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       351346      5.07%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158126      2.28%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       150588      2.17%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       104057      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356827      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6926460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9283147                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11442835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1697334                       # Number of memory references committed
system.switch_cpus1.commit.loads              1037486                       # Number of loads committed
system.switch_cpus1.commit.membars               1586                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1660127                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10301608                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236682                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356827                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23859805                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35411606                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9283147                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11442835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9283147                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838476                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838476                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192640                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192640                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60790238                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18646622                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17599498                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3172                       # number of misc regfile writes
system.l2.replacements                            711                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           665342                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131783                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.048770                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         91076.673908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.916543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    261.530880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.720587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    108.387717                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   205                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20155.085949                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19235.684415                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.694860                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001995                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000827                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001564                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.153771                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146757                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4584                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2852                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7437                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3035                       # number of Writeback hits
system.l2.Writeback_hits::total                  3035                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4584                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2852                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7437                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4584                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2852                       # number of overall hits
system.l2.overall_hits::total                    7437                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          460                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          221                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   711                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          460                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          221                       # number of demand (read+write) misses
system.l2.demand_misses::total                    711                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          460                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          221                       # number of overall misses
system.l2.overall_misses::total                   711                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       707904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     28350644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       843264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14265156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        44166968                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       707904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     28350644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       843264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14265156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44166968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       707904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     28350644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       843264                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14265156                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44166968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8148                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3035                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3035                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5044                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8148                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5044                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3073                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8148                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.091197                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.071917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.087261                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.091197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.071917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087261                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.091197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.071917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087261                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50564.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61631.834783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        52704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64548.217195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62119.504923                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50564.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61631.834783                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        52704                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64548.217195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62119.504923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50564.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61631.834783                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        52704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64548.217195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62119.504923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  705                       # number of writebacks
system.l2.writebacks::total                       705                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          460                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              711                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              711                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       624150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     25674727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       749682                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     12992704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40041263                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       624150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     25674727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       749682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     12992704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     40041263                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       624150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     25674727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       749682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     12992704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40041263                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.091197                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.071917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.087261                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.091197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.071917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.091197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.071917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087261                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44582.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55814.623913                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46855.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58790.515837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56316.825598                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44582.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55814.623913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46855.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58790.515837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56316.825598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44582.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55814.623913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46855.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58790.515837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56316.825598                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913136                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699645                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.326568                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913136                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023899                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868451                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667531                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667531                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667531                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667531                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667531                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667531                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       792431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       792431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       792431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       792431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       792431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       792431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667546                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667546                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667546                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667546                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52828.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52828.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52828.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52828.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52828.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52828.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       739391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       739391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       739391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       739391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       739391                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       739391                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49292.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49292.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5044                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223938429                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5300                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42252.533774                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.613978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.386022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.779742                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.220258                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2070073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2070073                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2507013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2507013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2507013                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2507013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12052                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12052                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12052                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12052                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12052                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    337444235                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    337444235                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    337444235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    337444235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    337444235                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    337444235                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519065                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519065                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519065                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519065                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005788                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005788                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004784                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27999.023813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27999.023813                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27999.023813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27999.023813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27999.023813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27999.023813                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2185                       # number of writebacks
system.cpu0.dcache.writebacks::total             2185                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7008                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7008                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7008                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7008                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5044                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5044                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5044                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60181798                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60181798                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60181798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60181798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60181798                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60181798                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11931.363600                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11931.363600                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11931.363600                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11931.363600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11931.363600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11931.363600                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.720557                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089424257                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358061.162338                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.720557                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025193                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739937                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1482970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1482970                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1482970                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1482970                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1482970                       # number of overall hits
system.cpu1.icache.overall_hits::total        1482970                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1047228                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1047228                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1047228                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1047228                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1047228                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1047228                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1482989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1482989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1482989                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1482989                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1482989                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1482989                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55117.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55117.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55117.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55117.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55117.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55117.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       860789                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       860789                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       860789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       860789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       860789                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       860789                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53799.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53799.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53799.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53799.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53799.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53799.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3073                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161210266                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3329                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48426.033644                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.451940                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.548060                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       964748                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         964748                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       656671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        656671                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1592                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1592                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1586                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1621419                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1621419                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1621419                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1621419                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6227                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6227                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6227                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6227                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    149434271                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    149434271                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    149434271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    149434271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    149434271                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    149434271                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       970975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       970975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       656671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       656671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1627646                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1627646                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1627646                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1627646                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006413                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006413                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003826                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23997.795247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23997.795247                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23997.795247                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23997.795247                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23997.795247                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23997.795247                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu1.dcache.writebacks::total              850                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3154                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3154                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3154                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3154                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3154                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3073                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3073                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3073                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     38011141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     38011141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     38011141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     38011141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     38011141                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     38011141                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12369.391800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12369.391800                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12369.391800                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12369.391800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12369.391800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12369.391800                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
