#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar  8 15:55:42 2023
# Process ID: 4387
# Current directory: /home/ispr/Documentos/ispr/tutorials/lab4/hw
# Command line: vivado
# Log file: /home/ispr/Documentos/ispr/tutorials/lab4/hw/vivado.log
# Journal file: /home/ispr/Documentos/ispr/tutorials/lab4/hw/vivado.jou
# Running On: pc-b042-18, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 6, Host memory: 16654 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Successfully read diagram <system> from block design file </home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.srcs/sources_1/bd/system/system.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {140} CONFIG.PCW_USE_M_AXI_GP1 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/processing_system7_0/M_AXI_GP1} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x8000_0000 [ 8K ]>.
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/S_AXI_HP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/S_AXI_HP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/S_AXI_HP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: SmartConnect system_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9262.539 ; gain = 0.000 ; free physical = 5564 ; free virtual = 13521
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {Auto} Master {/axi_cdma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 512M ]>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_0/M_AXI_SG} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/M_AXI_SG]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_cdma_0/Data_SG' at <0x8000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_0/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/axi_cdma_0/Data' at <0xC000_0000 [ 8K ]>.
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {2 297 -652} [get_bd_cells axi_cdma_1]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_cdma_0/cdma_introut]
set_property location {1 -51 273} [get_bd_cells axi_cdma_1]
set_property location {5.5 1781 -359} [get_bd_cells ps7_0_axi_periph]
set_property location {6.5 2122 -387} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1524 -382} [get_bd_cells ps7_0_axi_periph]
set_property location {1796 -609} [get_bd_intf_ports leds_4bits]
set_property location {1948 -606} [get_bd_intf_ports leds_4bits]
set_property location {2372 -609} [get_bd_intf_ports leds_4bits]
set_property location {5.5 2672 -304} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1457 -310} [get_bd_cells ps7_0_axi_periph]
set_property location {1913 -549} [get_bd_intf_ports leds_4bits]
startgroup
copy_bd_objs /  [get_bd_intf_ports {leds_4bits}]
copy_bd_objs /  [get_bd_intf_ports {btn DDR sws_4bits FIXED_IO}]
set_property location {1876 -559} [get_bd_intf_ports leds_4bits1]
set_property location {1876 -559} [get_bd_intf_ports DDR1]
set_property location {1876 -559} [get_bd_intf_ports FIXED_IO1]
set_property location {1876 -559} [get_bd_intf_ports btn1]
set_property location {1876 -559} [get_bd_intf_ports sws_4bits1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1876 -559} [get_bd_intf_ports sws_4bits1]'
INFO: [Common 17-17] undo 'set_property location {1876 -559} [get_bd_intf_ports btn1]'
INFO: [Common 17-17] undo 'set_property location {1876 -559} [get_bd_intf_ports FIXED_IO1]'
INFO: [Common 17-17] undo 'set_property location {1876 -559} [get_bd_intf_ports DDR1]'
INFO: [Common 17-17] undo 'set_property location {1876 -559} [get_bd_intf_ports leds_4bits1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_intf_ports {btn DDR sws_4bits FIXED_IO}]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_intf_ports {leds_4bits}]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {1913 -549} [get_bd_intf_ports leds_4bits]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1457 -310} [get_bd_cells ps7_0_axi_periph]'
undo
INFO: [Common 17-17] undo 'set_property location {5.5 2672 -304} [get_bd_cells ps7_0_axi_periph]'
undo
INFO: [Common 17-17] undo 'set_property location {2372 -609} [get_bd_intf_ports leds_4bits]'
undo
INFO: [Common 17-17] undo 'set_property location {1948 -606} [get_bd_intf_ports leds_4bits]'
undo
INFO: [Common 17-17] undo 'set_property location {1796 -609} [get_bd_intf_ports leds_4bits]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1524 -382} [get_bd_cells ps7_0_axi_periph]'
undo
INFO: [Common 17-17] undo 'set_property location {6.5 2122 -387} [get_bd_cells ps7_0_axi_periph]'
undo
INFO: [Common 17-17] undo 'set_property location {5.5 1781 -359} [get_bd_cells ps7_0_axi_periph]'
redo
INFO: [Common 17-16] redo 'set_property location {5.5 1781 -359} [get_bd_cells ps7_0_axi_periph]'
redo
INFO: [Common 17-16] redo 'set_property location {6.5 2122 -387} [get_bd_cells ps7_0_axi_periph]'
redo
INFO: [Common 17-16] redo 'set_property location {5 1524 -382} [get_bd_cells ps7_0_axi_periph]'
redo
INFO: [Common 17-16] redo 'set_property location {1796 -609} [get_bd_intf_ports leds_4bits]'
redo
INFO: [Common 17-16] redo 'set_property location {1948 -606} [get_bd_intf_ports leds_4bits]'
redo
INFO: [Common 17-16] redo 'set_property location {2372 -609} [get_bd_intf_ports leds_4bits]'
redo
INFO: [Common 17-16] redo 'set_property location {5.5 2672 -304} [get_bd_cells ps7_0_axi_periph]'
redo
INFO: [Common 17-16] redo 'set_property location {5 1457 -310} [get_bd_cells ps7_0_axi_periph]'
redo
INFO: [Common 17-16] redo 'set_property location {1913 -549} [get_bd_intf_ports leds_4bits]'
set_property location {5 1396 7} [get_bd_cells axi_smc]
set_property range 64K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_1/Data' to master interface '/axi_cdma_1/M_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_1/Data_SG' to master interface '/axi_cdma_1/M_AXI_SG'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_cdma_1/m_axi_aclk
/axi_cdma_1/s_axi_lite_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {2 8 74} [get_bd_cells axi_cdma_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_cdma_1/Data' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/axi_cdma_1/Data' at <0x8000_0000 [ 2G ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI_SG} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI_SG]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_cdma_1/Data_SG' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/axi_cdma_1/Data_SG' at <0x8000_0000 [ 2G ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/S_AXI_LITE]
Slave segment '/axi_cdma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/S_AXI_LITE]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI_SG} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI_SG]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI]'
INFO: [Common 17-17] undo 'startgroup'
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_cdma_1/Data' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/axi_cdma_1/Data' at <0x8000_0000 [ 2G ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/S_AXI_LITE]
Slave segment '/axi_cdma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1266] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> at <0x8000_0000 [ 64K ]> and slave segment </axi_bram_ctrl_1/S_AXI/Mem0> at <0x8000_0000 [ 2G ]> are mapped into related address spaces </processing_system7_0/Data> and </axi_cdma_1/Data> at different ranges. Please ensure that assignments to related address spaces have the same range.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'axi_bram_ctrl_0_bram'. Value '268435456' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
CRITICAL WARNING: [BD 41-1266] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> at <0x8000_0000 [ 64K ]> and slave segment </axi_bram_ctrl_1/S_AXI/Mem0> at <0x8000_0000 [ 2G ]> are mapped into related address spaces </processing_system7_0/Data> and </axi_cdma_1/Data> at different ranges. Please ensure that assignments to related address spaces have the same range.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'axi_bram_ctrl_0_bram'. Value '268435456' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
CRITICAL WARNING: [BD 41-1266] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> at <0x8000_0000 [ 64K ]> and slave segment </axi_bram_ctrl_1/S_AXI/Mem0> at <0x8000_0000 [ 2G ]> are mapped into related address spaces </processing_system7_0/Data> and </axi_cdma_1/Data> at different ranges. Please ensure that assignments to related address spaces have the same range.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'axi_bram_ctrl_0_bram'. Value '268435456' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
INFO: [Coretcl 2-12] '/axi_bram_ctrl_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_bram_ctrl_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_bram_ctrl_0/S_AXI' selected.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_1]
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_1]
endgroup
INFO: [Coretcl 2-12] '/axi_bram_ctrl_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_cdma_1/M_AXI' selected.
INFO: [Coretcl 2-12] '/axi_cdma_0/M_AXI' selected.
INFO: [Coretcl 2-12] '/axi_cdma_0/M_AXI_SG' selected.
INFO: [Coretcl 2-12] '/axi_cdma_0/M_AXI_SG' selected.
INFO: [Coretcl 2-12] '/axi_cdma_0/M_AXI_SG' selected.
delete_bd_objs [get_bd_intf_nets axi_cdma_1_M_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_cdma_1]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI_SG]
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_140M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_140M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_140M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_140M'
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: SmartConnect system_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_cdma:4.1-1] /axi_cdma_0 
            #########################################################################################
             Clocks connected to AXI CDMA are not same. Configuring AXI CDMA in ASYNC mode ..........
            #########################################################################################
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
write_project_tcl -force {/home/ispr/Documentos/ispr/tutorials/lab4/hw/create_project.tcl}
INFO: [BD 5-453] Writing out BD creation steps for system as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'create_project.tcl' generated in output directory '/home/ispr/Documentos/ispr/tutorials/lab4/hw'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source create_project.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

save_bd_design
Wrote  : </home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Hardware Definition File /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
Exporting to file /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.gen/sources_1/bd/system/synth/system.hwdef
[Wed Mar  8 18:03:33 2023] Launched system_auto_us_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_switches_0_synth_1, system_processing_system7_0_0_synth_1, system_leds_0_synth_1, system_xbar_0_synth_1, system_axi_cdma_0_0_synth_1, system_axi_smc_0_synth_1, system_rst_ps7_0_140M_0_synth_1, system_auto_pc_1_synth_1, system_axi_bram_ctrl_1_0_synth_1, system_auto_pc_0_synth_1, system_xbar_1_synth_1, system_axi_bram_ctrl_0_bram_0_synth_1, system_axi_bram_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
system_auto_us_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_auto_us_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_switches_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_switches_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_processing_system7_0_0_synth_1/runme.log
system_leds_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_leds_0_synth_1/runme.log
system_xbar_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_xbar_0_synth_1/runme.log
system_axi_cdma_0_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_axi_cdma_0_0_synth_1/runme.log
system_axi_smc_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_axi_smc_0_synth_1/runme.log
system_rst_ps7_0_140M_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_rst_ps7_0_140M_0_synth_1/runme.log
system_auto_pc_1_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_auto_pc_1_synth_1/runme.log
system_axi_bram_ctrl_1_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_axi_bram_ctrl_1_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_auto_pc_0_synth_1/runme.log
system_xbar_1_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_xbar_1_synth_1/runme.log
system_axi_bram_ctrl_0_bram_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_axi_bram_ctrl_0_bram_0_synth_1/runme.log
system_axi_bram_ctrl_0_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/system_axi_bram_ctrl_0_0_synth_1/runme.log
synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/synth_1/runme.log
[Wed Mar  8 18:03:33 2023] Launched impl_1...
Run output will be captured here: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 9793.645 ; gain = 208.121 ; free physical = 4109 ; free virtual = 12397
write_hw_platform -fixed -include_bit -force -file /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/system_wrapper.xsa
INFO: [Vivado 12-12733] No bit file available for '-include_bit'. To use this feature, run implementation through write_bitstream and then re-run write_hw_platform with '-include_bit'
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
ERROR: [Common 17-69] Command failed: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Mar  8 18:06:16 2023] Launched system_axi_smc_0_synth_1, system_auto_pc_1_synth_1, system_axi_bram_ctrl_1_0_synth_1, system_auto_pc_0_synth_1, system_xbar_1_synth_1, system_axi_bram_ctrl_0_bram_0_synth_1, system_axi_bram_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
system_axi_smc_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_axi_smc_0_synth_1/runme.log
system_auto_pc_1_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_auto_pc_1_synth_1/runme.log
system_axi_bram_ctrl_1_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_axi_bram_ctrl_1_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_auto_pc_0_synth_1/runme.log
system_xbar_1_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_xbar_1_synth_1/runme.log
system_axi_bram_ctrl_0_bram_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_axi_bram_ctrl_0_bram_0_synth_1/runme.log
system_axi_bram_ctrl_0_0_synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_axi_bram_ctrl_0_0_synth_1/runme.log
synth_1: /home/ispr/Documentos/ispr/tutorials/lab4/hw/synth_1/runme.log
[Wed Mar  8 18:06:16 2023] Launched impl_1...
Run output will be captured here: /home/ispr/Documentos/ispr/tutorials/lab4/hw/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 9793.645 ; gain = 0.000 ; free physical = 5888 ; free virtual = 11715
write_hw_platform -fixed -include_bit -force -file /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_wrapper.xsa
