
*** Running vivado
    with args -log lab4_soc_FILTER_IIR_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_soc_FILTER_IIR_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_FILTER_IIR_0_0.tcl -notrace
Command: synth_design -top lab4_soc_FILTER_IIR_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20789 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.938 ; gain = 82.000 ; free physical = 3984 ; free virtual = 13251
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_soc_FILTER_IIR_0_0' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_FILTER_IIR_0_0/synth/lab4_soc_FILTER_IIR_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0.vhd:5' bound to instance 'U0' of component 'FILTER_IIR_v1_0' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_FILTER_IIR_0_0/synth/lab4_soc_FILTER_IIR_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'FILTER_IIR_v1_0' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0.vhd:57]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FILTER_IIR_v1_0_S00_AXI' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:5' bound to instance 'FILTER_IIR_v1_0_S00_AXI_inst' of component 'FILTER_IIR_v1_0_S00_AXI' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'FILTER_IIR_v1_0_S00_AXI' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter_Top_Level' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:78]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_LP_R' of component 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:109]
INFO: [Synth 8-638] synthesizing module 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:57]
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Multiplier.vhd:21]
	Parameter MultiplierIsShiftAdd bound to: 1 - type: bool 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (1#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Multiplier.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'IIR_Biquad_II_v3' (2#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:57]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_LP_L' of component 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:124]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_BP_R' of component 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:139]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_BP_L' of component 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:154]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_HP_R' of component 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:169]
INFO: [Synth 8-3491] module 'IIR_Biquad_II_v3' declared at '/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:41' bound to instance 'IIR_HP_L' of component 'IIR_Biquad_II_v3' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Filter_Top_Level' (3#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'FILTER_IIR_v1_0_S00_AXI' (4#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'FILTER_IIR_v1_0' (5#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/hdl/FILTER_IIR_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'lab4_soc_FILTER_IIR_0_0' (6#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_FILTER_IIR_0_0/synth/lab4_soc_FILTER_IIR_0_0.vhd:88]
WARNING: [Synth 8-3331] design FILTER_IIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FILTER_IIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FILTER_IIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FILTER_IIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FILTER_IIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FILTER_IIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.477 ; gain = 126.539 ; free physical = 4006 ; free virtual = 13273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.477 ; gain = 126.539 ; free physical = 3991 ; free virtual = 13258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1708.469 ; gain = 4.000 ; free physical = 3514 ; free virtual = 12781
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3610 ; free virtual = 12877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3610 ; free virtual = 12877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3611 ; free virtual = 12878
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v[EN]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:199]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:71]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Filter_Top_Level.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3573 ; free virtual = 12840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |IIR_Biquad_II_v3             |           6|     10869|
|2     |Filter_Top_Level__GC0        |           1|       683|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0 |           1|      5301|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   6 Input     32 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 54    
	               32 Bit    Registers := 93    
	               24 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 30    
	   2 Input     32 Bit        Muxes := 44    
	  21 Input     32 Bit        Muxes := 20    
	   8 Input     24 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 160   
	   6 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR_Biquad_II_v3 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 7     
Module Filter_Top_Level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 4     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 2     
Module FILTER_IIR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ShiftAdd.r_reg[counter] was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/Multiplier.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/c6fe/src/IIR_Biquad_II_v3.vhd:117]
WARNING: [Synth 8-3331] design lab4_soc_FILTER_IIR_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab4_soc_FILTER_IIR_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab4_soc_FILTER_IIR_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab4_soc_FILTER_IIR_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab4_soc_FILTER_IIR_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab4_soc_FILTER_IIR_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/mul/ShiftAdd.r_reg[tmp2][63]' (FDRE) to 'IIR_Biquad_II_v3:/mul/ShiftAdd.r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/ZFF_X0_reg[30]' (FDRE) to 'IIR_Biquad_II_v3:/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/ZFF_X0_reg[29]' (FDRE) to 'IIR_Biquad_II_v3:/ZFF_X0_reg[31]'
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/ZFF_X1_reg[31]' (FDRE) to 'IIR_Biquad_II_v3:/ZFF_X1_reg[29]'
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/ZFF_X1_reg[30]' (FDRE) to 'IIR_Biquad_II_v3:/ZFF_X1_reg[29]'
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/ZFF_X2_reg[29]' (FDRE) to 'IIR_Biquad_II_v3:/ZFF_X2_reg[31]'
INFO: [Synth 8-3886] merging instance 'IIR_Biquad_II_v3:/ZFF_X2_reg[31]' (FDRE) to 'IIR_Biquad_II_v3:/ZFF_X2_reg[30]'
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[63]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[62]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[29]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[28]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[27]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[26]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[25]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[24]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[23]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[22]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[21]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[20]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[19]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[18]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[17]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[16]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[15]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[14]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[13]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[12]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[11]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[10]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[9]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[8]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[7]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[6]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[5]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[4]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[3]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[2]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[1]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.r_late_reg[0]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[63]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[62]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[29]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[28]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[27]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[26]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[25]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[24]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[23]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[22]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[21]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[20]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[19]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[18]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[17]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[16]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[15]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[14]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[13]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[12]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[11]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[10]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[9]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[8]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[7]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[6]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[5]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[4]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[3]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[2]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[1]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (mul/ShiftAdd.RES_reg[0]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[63]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[62]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[29]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[28]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[27]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[26]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[25]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[24]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[23]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[22]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[21]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[20]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[19]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[18]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[17]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[16]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[15]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[14]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[13]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[12]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[11]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[10]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[9]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[8]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[7]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[6]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[5]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[4]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[3]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[2]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[1]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X1_quad_reg[0]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X2_quad_reg[63]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X2_quad_reg[62]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X2_quad_reg[29]) is unused and will be removed from module IIR_Biquad_II_v3.
WARNING: [Synth 8-3332] Sequential element (pgZFF_X2_quad_reg[28]) is unused and will be removed from module IIR_Biquad_II_v3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_insti_1/axi_rresp_reg[0]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_insti_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILTER_IIR_v1_0_S00_AXI_insti_1/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FILTER_IIR_v1_0_S00_AXI_insti_1/axi_bresp_reg[0]' (FDRE) to 'FILTER_IIR_v1_0_S00_AXI_insti_1/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILTER_IIR_v1_0_S00_AXI_insti_1/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3522 ; free virtual = 12789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |IIR_Biquad_II_v3             |           6|      2544|
|2     |Filter_Top_Level__GC0        |           1|       564|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0 |           1|      1492|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3500 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1709.469 ; gain = 482.531 ; free physical = 3504 ; free virtual = 12772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |IIR_Biquad_II_v3             |           6|      2544|
|2     |Filter_Top_Level__GC0        |           1|       564|
|3     |FILTER_IIR_v1_0_S00_AXI__GC0 |           1|      1492|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 1753.812 ; gain = 526.875 ; free physical = 3943 ; free virtual = 13212
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3942 ; free virtual = 13210
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3942 ; free virtual = 13210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3942 ; free virtual = 13210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3942 ; free virtual = 13210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3941 ; free virtual = 13210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3941 ; free virtual = 13210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   264|
|2     |LUT1   |    13|
|3     |LUT2   |   443|
|4     |LUT3   |   574|
|5     |LUT4   |  1010|
|6     |LUT5   |   922|
|7     |LUT6   |   940|
|8     |MUXF7  |    64|
|9     |FDCE   |   390|
|10    |FDPE   |     6|
|11    |FDRE   |  4780|
|12    |FDSE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  9417|
|2     |  U0                             |FILTER_IIR_v1_0         |  9417|
|3     |    FILTER_IIR_v1_0_S00_AXI_inst |FILTER_IIR_v1_0_S00_AXI |  9417|
|4     |      Filter_Top_Level_inst      |Filter_Top_Level        |  8380|
|5     |        IIR_BP_L                 |IIR_Biquad_II_v3        |  1360|
|6     |          mul                    |multiplier_9            |   651|
|7     |        IIR_BP_R                 |IIR_Biquad_II_v3_0      |  1360|
|8     |          mul                    |multiplier_8            |   651|
|9     |        IIR_HP_L                 |IIR_Biquad_II_v3_1      |  1410|
|10    |          mul                    |multiplier_7            |   651|
|11    |        IIR_HP_R                 |IIR_Biquad_II_v3_2      |  1410|
|12    |          mul                    |multiplier_6            |   651|
|13    |        IIR_LP_L                 |IIR_Biquad_II_v3_3      |  1419|
|14    |          mul                    |multiplier_5            |   651|
|15    |        IIR_LP_R                 |IIR_Biquad_II_v3_4      |  1418|
|16    |          mul                    |multiplier              |   651|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1753.816 ; gain = 526.879 ; free physical = 3941 ; free virtual = 13210
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 235 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1753.816 ; gain = 170.887 ; free physical = 3998 ; free virtual = 13267
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1753.820 ; gain = 526.879 ; free physical = 4006 ; free virtual = 13275
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1754.812 ; gain = 553.695 ; free physical = 3996 ; free virtual = 13265
INFO: [Common 17-1381] The checkpoint '/home/hasing/workspace/lab4_1/vivado/lab4_1.runs/lab4_soc_FILTER_IIR_0_0_synth_1/lab4_soc_FILTER_IIR_0_0.dcp' has been generated.
