# vvssdd

I'm dhanyakumar g

I am a passionate third-year student pursuing a degree in Electronics & Communication Engineering. My academic journey has fueled my interest in exploring the intricacies of embedded systems, PCB layout & design, and various hardware components.

üéì Electronics & Communication Engineering Student | 3rd Year

üè´ Mangalore Institute of Technology & Engineering

üìß ddhanyakumarg@gmail.com 


|   Board   |   Name   | Description                |
| :-------- | :------- | :------------------------- |
|           |       SKU| VSDSQM                     |
| Microcontroller| CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set |  |
| USB connector | USB 2.0 Type-C |  |
|   Pins  |   Built-in LED Pin  | 1X onboard user led (PD6)               |
|   | Digital I/O pins  | 15              |
|     |   Analog I/O pins  | 10-bit ADC, PD0-PD7, PA1, PA2, PC4              |
|      |   PWM pins  | 14              |
|    |   External interrupts  | 8 external interrupt edge detectors, but it only maps one external interrupt to 18 I/O ports              |
|  Communication  |   USART   | 1x, PD6(RX), PD5(TX)               |
|     |   I2C   |1x, PC1(SDA), PC2(SCL)           |
|      |  SPI   | 1x, PC5(SCK), PC1(NSS), PC6(MOSI), PC7(MISO)           |
|      |   Programmer/debugger | Onboard RISC-V programmer/debugger, USB to TTL serial port support           |
|   Power   |  I/O voltage  | 3.3 V            |
|      |   Input voltage (nominal)  | 5 V          |
|      |   Source Current per I/O Pin | 8 mA              |
|      |   Sink Current per I/O Pin | 8 mA             |
|    Clock speed  |   Processor  | 24 MHz             |
|   Memory   |  SRAM  | 2kb onchip volatile sram,16kb external program memory        |






## Screenshots

#### git
```bash
  sudo apt install gtkwave
```

![Screenshot from 2024-02-23 11-49-02](https://github.com/dhanyakumarg/vvssdd/assets/132377400/7c8797e1-5b80-4bbe-9a18-b95677e27156)



#### iverilog

```bash
  sudo apt-get install iverilog
```

![Screenshot from 2024-02-23 11-50-49](https://github.com/dhanyakumarg/vvssdd/assets/132377400/3b525fa9-11cf-469a-b2ee-8451df09ca09)


#### git

```bash
  sudo apt-get install git 
```

![Screenshot from 2024-02-23 11-53-28](https://github.com/dhanyakumarg/vvssdd/assets/132377400/c999ba1b-b1f5-4fec-984c-2dc64012c969)



#### vim

```bash
  sudo apt install vim
```




![Screenshot from 2024-02-23 11-46-24](https://github.com/dhanyakumarg/vvssdd/assets/132377400/49069ca5-cd8c-4975-a38a-ea36e03ec277)





#### yosys

```bash
  yosys
```
![Screenshot from 2024-02-23 11-46-01](https://github.com/dhanyakumarg/vvssdd/assets/132377400/864e7fcd-ef07-44c6-a9ce-18f8657f554b)




# Synchronous First In First Out for Memory Storage and Processing
![Synchronous FIFO pdf](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/f2cc94e1-feac-4f9c-bbbe-b52f01479df5)


## input output Waveform 
![Time diagram for Synchronous FIFO](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/63bb283d-c5e0-4d50-a72e-49231bda283b)



in this 2 nd week
# installation of the 



![image](https://github.com/dhanyakumarg/vvssdd/assets/132377400/a06bd41c-172a-4796-96ef-ecebcc3926c1)















### wave form



![verilog files](https://github.com/dhanyakumarg/vvssdd/assets/132377400/4b0fa0f4-b2e9-40fd-a11a-83aa2abf85eb)




![WhatsApp Image 2024-02-29 at 6 38 00 PM](https://github.com/dhanyakumarg/vvssdd/assets/132377400/06e8997f-6576-423f-b1ea-2bd4681519bf)



![WhatsApp Image 2024-02-29 at 6 38 00 PM (1)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/252b52f1-df71-4a51-b2bc-c2a1e709322b)

![WhatsApp Image 2024-02-29 at 6 38 00 PM (2)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/d3000fa0-ecb9-478c-af61-de5fc736c197)
 
![WhatsApp Image 2024-02-29 at 6 38 00 PM (3)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/9596105c-8cd8-4223-abd9-8ad70b5c7e7c)


![WhatsApp Image 2024-02-29 at 6 38 01 PM](https://github.com/dhanyakumarg/vvssdd/assets/132377400/fd16df67-d7cc-418f-8ecc-d877cba746fc)


![WhatsApp Image 2024-02-29 at 6 38 02 PM](https://github.com/dhanyakumarg/vvssdd/assets/132377400/320e9d53-098b-4e88-ac0b-0c00d6b33958)

![WhatsApp Image 2024-02-29 at 6 38 02 PM (1)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/bd26e91e-108d-456e-9ee1-ee02f10f44a9)

![WhatsApp Image 2024-02-29 at 6 38 07 PM](https://github.com/dhanyakumarg/vvssdd/assets/132377400/70fdb7ab-bca7-493f-8e5d-4ac3e1ea1cf4)


![WhatsApp Image 2024-02-29 at 6 38 07 PM (1)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/396fbed1-df73-4d2a-943c-0aaa3d76bc49)

![WhatsApp Image 2024-02-29 at 6 38 08 PM](https://github.com/dhanyakumarg/vvssdd/assets/132377400/2ae39b06-5a67-4f02-8bf7-111678112a96)

![WhatsApp Image 2024-02-29 at 6 38 08 PM (1)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/68b0b54c-a01e-422d-a325-bb2958b065b5)

![WhatsApp Image 2024-02-29 at 6 38 09 PM](https://github.com/dhanyakumarg/vvssdd/assets/132377400/881dbe74-f315-4a76-8611-f4e58f3f6ae6)

![WhatsApp Image 2024-02-29 at 6 38 09 PM (1)](https://github.com/dhanyakumarg/vvssdd/assets/132377400/bb2d31b7-562f-4688-b18a-2007108894e0)









