OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of scm ...
[INFO RCX-0435] Reading extraction model file /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation scm (max_merge_res 50.0) ...
[INFO RCX-0040] Final 186358 rc segments
[INFO RCX-0439] Coupling Cap extraction scm ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 191321 wires to be extracted
[INFO RCX-0442] 16% completion -- 30985 wires have been extracted
[INFO RCX-0442] 54% completion -- 104065 wires have been extracted
[INFO RCX-0442] 68% completion -- 131145 wires have been extracted
[INFO RCX-0442] 100% completion -- 191321 wires have been extracted
[INFO RCX-0045] Extract 18889 nets, 205247 rsegs, 205247 caps, 280615 ccs
[INFO RCX-0015] Finished extracting scm.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 18889 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 95.904 or core height of 95.580. Changing bump location to the center of the die at (50.004, 49.950).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VDD = 42127.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: -1.06e-01 V
Average IR drop  : 1.62e-01 V
Worstcase IR drop: 8.06e-01 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 95.904 or core height of 95.580. Changing bump location to the center of the die at (50.004, 49.950).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VSS = 42364.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 7.45e-01 V
Average IR drop  : 1.62e-01 V
Worstcase IR drop: 7.45e-01 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -378.91

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -54.45

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -54.45

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_22560_/CLK ^
 395.73
_21935_/CLK v
 228.12     -0.29     167.32


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22554_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.63                           rst_ni (net)
                  0.12    0.04  100.04 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  8.59   19.04  119.08 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.44                           net741 (net)
                  8.59    0.03  119.11 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  8.79   21.76  140.87 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.56                           net737 (net)
                  8.79    0.05  140.92 ^ hold7/A (BUFx4_ASAP7_75t_R)
                  9.65   22.43  163.34 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    1.01                           net742 (net)
                  9.65    0.09  163.43 ^ input10/A (BUFx6f_ASAP7_75t_R)
                  5.28   14.34  177.77 ^ input10/Y (BUFx6f_ASAP7_75t_R)
     1    0.55                           net10 (net)
                  5.28    0.06  177.82 ^ hold8/A (BUFx4_ASAP7_75t_R)
                  8.75   20.71  198.54 ^ hold8/Y (BUFx4_ASAP7_75t_R)
     1    0.52                           net743 (net)
                  8.75    0.05  198.59 ^ hold3/A (BUFx4_ASAP7_75t_R)
                  8.73   21.76  220.35 ^ hold3/Y (BUFx4_ASAP7_75t_R)
     1    0.53                           net738 (net)
                  8.73    0.05  220.40 ^ hold9/A (BUFx4_ASAP7_75t_R)
                 25.22   30.98  251.38 ^ hold9/Y (BUFx4_ASAP7_75t_R)
     1    7.94                           net744 (net)
                 25.32    0.88  252.26 ^ _16049_/A (CKINVDCx20_ASAP7_75t_R)
                  6.70    8.27  260.53 v _16049_/Y (CKINVDCx20_ASAP7_75t_R)
     1    0.78                           _00801_ (net)
                  6.70    0.12  260.65 v hold4/A (BUFx4_ASAP7_75t_R)
                 60.39   37.82  298.47 v hold4/Y (BUFx4_ASAP7_75t_R)
    22   25.70                           net739 (net)
                 68.16   10.94  309.40 v max_length399/A (BUFx24_ASAP7_75t_R)
                 16.52   45.98  355.38 v max_length399/Y (BUFx24_ASAP7_75t_R)
    46   51.64                           net399 (net)
                183.33   58.00  413.38 v _22554_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                413.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    7.10                           clk_i (net)
                 12.61    3.98    3.98 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 18.21   28.50   32.48 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.95                           clknet_0_clk_i (net)
                 18.28    0.65   33.13 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.08   43.37   76.49 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   19.55                           clknet_1_1__leaf_clk_i (net)
                 51.43    2.50   78.99 ^ clkbuf_opt_4_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.05   37.36  116.35 ^ clkbuf_opt_4_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.24                           clknet_opt_4_0_clk_i (net)
                 13.10    0.41  116.76 ^ clkbuf_opt_4_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 14.11   26.36  143.12 ^ clkbuf_opt_4_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    3.09                           clknet_opt_4_1_clk_i (net)
                 14.37    1.01  144.13 ^ clkbuf_opt_4_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.12   24.03  168.17 ^ clkbuf_opt_4_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    0.86                           clknet_opt_4_2_clk_i (net)
                  9.12    0.09  168.25 ^ clkbuf_leaf_4_clk_i/A (BUFx4_ASAP7_75t_R)
                 44.57   39.84  208.09 ^ clkbuf_leaf_4_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.22                           clknet_leaf_4_clk_i (net)
                 44.78    1.75  209.83 ^ _15326_/A (AND2x2_ASAP7_75t_R)
                 17.87   30.05  239.88 ^ _15326_/Y (AND2x2_ASAP7_75t_R)
     1    2.59                           gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 17.94    0.61  240.49 ^ clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 17.83   30.49  270.98 ^ clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    5.23                           clknet_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 17.85    0.38  271.36 ^ clkbuf_2_1__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 24.81   33.80  305.16 ^ clkbuf_2_1__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    12    9.14                           clknet_2_1__leaf_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 24.97    1.10  306.26 ^ _22554_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  306.26   clock reconvergence pessimism
                        107.03  413.28   library removal time
                                413.28   data required time
-----------------------------------------------------------------------------
                                413.28   data required time
                               -413.38   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: _19812_ (negative level-sensitive latch clocked by clk)
Endpoint: _15146_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    6.96                           clk_i (net)
                 12.19    3.84  503.84 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.88   30.63  534.48 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.67                           clknet_0_clk_i (net)
                 16.96    0.64  535.12 v clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 43.26   43.45  578.57 v clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   18.26                           clknet_1_1__leaf_clk_i (net)
                 45.07    4.80  583.37 v clkbuf_leaf_9_clk_i/A (BUFx4_ASAP7_75t_R)
                 37.80   53.31  636.68 v clkbuf_leaf_9_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   16.20                           clknet_leaf_9_clk_i (net)
                 38.05    1.75  638.43 v _19812_/CLK (DLLx3_ASAP7_75t_R)
                 66.19   69.03  707.46 ^ _19812_/Q (DLLx3_ASAP7_75t_R)
    33   18.09                           gen_sub_units_scm[15].sub_unit_i.cg_we_global.en_latch (net)
                 67.35    4.94  712.39 ^ _15146_/B (AND3x1_ASAP7_75t_R)
                                712.39   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    7.10                           clk_i (net)
                 12.61    3.98  503.98 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.88   30.78  534.76 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.95                           clknet_0_clk_i (net)
                 16.96    0.64  535.41 v clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 43.26   43.45  578.86 v clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   19.55                           clknet_1_1__leaf_clk_i (net)
                 43.65    2.41  581.27 v clkbuf_opt_5_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.42   38.35  619.61 v clkbuf_opt_5_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.74                           clknet_opt_5_0_clk_i (net)
                 11.45    0.28  619.89 v clkbuf_opt_5_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.71   27.92  647.81 v clkbuf_opt_5_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.75                           clknet_opt_5_1_clk_i (net)
                 12.86    0.70  648.50 v clkbuf_opt_5_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.42   26.93  675.43 v clkbuf_opt_5_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.47                           clknet_opt_5_2_clk_i (net)
                 10.43    0.28  675.71 v clkbuf_leaf_8_clk_i/A (BUFx4_ASAP7_75t_R)
                 41.54   41.34  717.05 v clkbuf_leaf_8_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   24.88                           clknet_leaf_8_clk_i (net)
                 41.96    2.41  719.46 v _15146_/A (AND3x1_ASAP7_75t_R)
                         -0.29  719.17   clock reconvergence pessimism
                          0.00  719.17   clock gating hold time
                                719.17   data required time
-----------------------------------------------------------------------------
                                719.17   data required time
                               -712.39   data arrival time
-----------------------------------------------------------------------------
                                 -6.78   slack (VIOLATED)


Startpoint: waddr_a_i[2] (input port clocked by clk)
Endpoint: _21452_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ waddr_a_i[2] (in)
     1    0.69                           waddr_a_i[2] (net)
                  0.15    0.05  100.05 ^ hold86/A (BUFx4_ASAP7_75t_R)
                  9.50   19.63  119.68 ^ hold86/Y (BUFx4_ASAP7_75t_R)
     1    0.90                           net821 (net)
                  9.50    0.09  119.76 ^ input14/A (BUFx4f_ASAP7_75t_R)
                  7.53   16.27  136.04 ^ input14/Y (BUFx4f_ASAP7_75t_R)
     1    1.47                           net14 (net)
                  7.62    0.43  136.47 ^ hold87/A (BUFx4_ASAP7_75t_R)
                 17.91   25.95  162.41 ^ hold87/Y (BUFx4_ASAP7_75t_R)
     4    4.31                           net822 (net)
                 18.41    1.61  164.03 ^ _14696_/A (INVx2_ASAP7_75t_R)
                  6.14    6.74  170.77 v _14696_/Y (INVx2_ASAP7_75t_R)
     1    0.34                           _07415_ (net)
                  6.14    0.01  170.78 v _14697_/B (AND2x2_ASAP7_75t_R)
                 21.31   24.95  195.73 v _14697_/Y (AND2x2_ASAP7_75t_R)
     8    4.50                           _07416_ (net)
                 21.42    0.90  196.62 v _14701_/D (AND4x2_ASAP7_75t_R)
                139.03   67.76  264.39 v _14701_/Y (AND4x2_ASAP7_75t_R)
    16   34.83                           _07418_ (net)
                139.72    6.06  270.45 v _15336_/A1 (AO21x1_ASAP7_75t_R)
                  8.91   44.10  314.55 v _15336_/Y (AO21x1_ASAP7_75t_R)
     1    0.47                           _00284_ (net)
                  8.91    0.03  314.59 v _21452_/D (DLLx1_ASAP7_75t_R)
                                314.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    7.10                           clk_i (net)
                 12.61    3.98    3.98 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 18.21   28.50   32.48 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.95                           clknet_0_clk_i (net)
                 18.28    0.65   33.13 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.08   43.37   76.49 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   19.55                           clknet_1_1__leaf_clk_i (net)
                 51.43    2.50   78.99 ^ clkbuf_opt_4_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.05   37.36  116.35 ^ clkbuf_opt_4_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.24                           clknet_opt_4_0_clk_i (net)
                 13.10    0.41  116.76 ^ clkbuf_opt_4_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 14.11   26.36  143.12 ^ clkbuf_opt_4_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    3.09                           clknet_opt_4_1_clk_i (net)
                 14.37    1.01  144.13 ^ clkbuf_opt_4_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.12   24.03  168.17 ^ clkbuf_opt_4_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    0.86                           clknet_opt_4_2_clk_i (net)
                  9.12    0.09  168.25 ^ clkbuf_leaf_4_clk_i/A (BUFx4_ASAP7_75t_R)
                 44.57   39.84  208.09 ^ clkbuf_leaf_4_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.22                           clknet_leaf_4_clk_i (net)
                 44.78    1.75  209.83 ^ _15326_/A (AND2x2_ASAP7_75t_R)
                 17.87   30.05  239.88 ^ _15326_/Y (AND2x2_ASAP7_75t_R)
     1    2.59                           gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 17.94    0.61  240.49 ^ clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 17.83   30.49  270.98 ^ clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    5.23                           clknet_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 17.86    0.42  271.40 ^ clkbuf_2_3__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 26.94   34.16  305.56 ^ clkbuf_2_3__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    16   10.25                           clknet_2_3__leaf_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 27.32    1.77  307.34 ^ _21452_/CLK (DLLx1_ASAP7_75t_R)
                          0.00  307.34   clock reconvergence pessimism
                          7.21  314.55   library hold time
                                314.55   data required time
-----------------------------------------------------------------------------
                                314.55   data required time
                               -314.59   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _17531_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.77                           rst_ni (net)
                  0.16    0.05  100.05 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  8.59   19.05  119.10 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.57                           net741 (net)
                  8.59    0.03  119.13 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  8.79   21.76  140.89 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.69                           net737 (net)
                  8.79    0.05  140.94 ^ hold7/A (BUFx4_ASAP7_75t_R)
                  9.65   22.43  163.36 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    1.29                           net742 (net)
                  9.65    0.09  163.45 ^ input10/A (BUFx6f_ASAP7_75t_R)
                  5.28   14.34  177.79 ^ input10/Y (BUFx6f_ASAP7_75t_R)
     1    0.68                           net10 (net)
                  5.28    0.06  177.84 ^ hold8/A (BUFx4_ASAP7_75t_R)
                  8.75   20.71  198.56 ^ hold8/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net743 (net)
                  8.75    0.05  198.61 ^ hold3/A (BUFx4_ASAP7_75t_R)
                  8.73   21.76  220.37 ^ hold3/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net738 (net)
                  8.73    0.05  220.42 ^ hold9/A (BUFx4_ASAP7_75t_R)
                 25.22   30.98  251.40 ^ hold9/Y (BUFx4_ASAP7_75t_R)
     1   12.08                           net744 (net)
                 25.32    0.88  252.28 ^ _16049_/A (CKINVDCx20_ASAP7_75t_R)
                  6.70    8.27  260.55 v _16049_/Y (CKINVDCx20_ASAP7_75t_R)
     1    0.92                           _00801_ (net)
                  6.70    0.12  260.67 v hold4/A (BUFx4_ASAP7_75t_R)
                 60.39   37.82  298.49 v hold4/Y (BUFx4_ASAP7_75t_R)
    22   29.24                           net739 (net)
                 68.16   10.94  309.42 v max_length399/A (BUFx24_ASAP7_75t_R)
                 16.52   45.98  355.40 v max_length399/Y (BUFx24_ASAP7_75t_R)
    46   57.96                           net399 (net)
                158.93   49.67  405.07 v load_slew397/A (BUFx24_ASAP7_75t_R)
                 22.97   65.58  470.65 v load_slew397/Y (BUFx24_ASAP7_75t_R)
    26   37.95                           net397 (net)
                 76.75   22.15  492.80 v load_slew395/A (BUFx24_ASAP7_75t_R)
                 24.46   48.61  541.41 v load_slew395/Y (BUFx24_ASAP7_75t_R)
    34   38.02                           net395 (net)
                 55.14   14.98  556.39 v _17531_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                556.39   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    6.97                           clk_i (net)
                 12.20    3.85 1003.85 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 18.22   28.36 1032.21 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.67                           clknet_0_clk_i (net)
                 18.29    0.65 1032.85 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.08   43.37 1076.22 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   18.30                           clknet_1_1__leaf_clk_i (net)
                 54.09    6.63 1082.85 ^ clkbuf_leaf_6_clk_i/A (BUFx4_ASAP7_75t_R)
                 44.58   53.29 1136.14 ^ clkbuf_leaf_6_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   16.01                           clknet_leaf_6_clk_i (net)
                 44.82    1.88 1138.02 ^ _15163_/A (AND2x2_ASAP7_75t_R)
                 12.21   27.45 1165.47 ^ _15163_/Y (AND2x2_ASAP7_75t_R)
     1    1.38                           gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o (net)
                 12.22    0.21 1165.68 ^ clkbuf_0_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.05   28.26 1193.94 ^ clkbuf_0_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    4.60                           clknet_0_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o (net)
                 18.24    1.01 1194.96 ^ clkbuf_2_1__f_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 22.09   32.97 1227.93 ^ clkbuf_2_1__f_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    13    6.66                           clknet_2_1__leaf_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o (net)
                 22.22    0.93 1228.86 ^ _17531_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1228.86   clock reconvergence pessimism
                         44.08 1272.93   library recovery time
                               1272.93   data required time
-----------------------------------------------------------------------------
                               1272.93   data required time
                               -556.39   data arrival time
-----------------------------------------------------------------------------
                                716.54   slack (MET)


Startpoint: _24260_ (negative level-sensitive latch clocked by clk)
Endpoint: _15748_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    7.10                           clk_i (net)
                 12.61    3.98  503.98 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.88   30.78  534.76 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.95                           clknet_0_clk_i (net)
                 17.02    0.83  535.59 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.05   42.84  578.43 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   18.28                           clknet_1_0__leaf_clk_i (net)
                 40.25    1.68  580.12 v clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.58   37.60  617.72 v clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.97                           clknet_opt_2_0_clk_i (net)
                 11.63    0.35  618.07 v clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.78   28.04  646.10 v clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.79                           clknet_opt_2_1_clk_i (net)
                 12.90    0.65  646.75 v clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.48   27.67  674.42 v clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.10                           clknet_opt_2_2_clk_i (net)
                 11.60    0.57  674.99 v clkbuf_leaf_13_clk_i/A (BUFx4_ASAP7_75t_R)
                 35.31   40.37  715.37 v clkbuf_leaf_13_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.94                           clknet_leaf_13_clk_i (net)
                 35.44    1.24  716.61 v _15730_/A (AND2x2_ASAP7_75t_R)
                 15.92   33.08  749.69 v _15730_/Y (AND2x2_ASAP7_75t_R)
     1    2.85                           gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 16.03    0.72  750.41 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 17.72   32.14  782.54 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    5.52                           clknet_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 18.12    1.45  784.00 v clkbuf_2_0__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 26.83   36.27  820.27 v clkbuf_2_0__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    16   11.21                           clknet_2_0__leaf_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 28.47    3.56  823.83 v _24260_/CLK (DLLx1_ASAP7_75t_R)
                  9.55   48.11  871.94 v _24260_/Q (DLLx1_ASAP7_75t_R)
     1    0.58                           gen_sub_units_scm[7].sub_unit_i.gen_cg_word_iter[23].cg_i.en_latch (net)
                  9.55    0.03  871.97 v _15748_/C (AND3x1_ASAP7_75t_R)
                                871.97   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    6.97                           clk_i (net)
                 12.20    3.85 1003.85 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 18.22   28.36 1032.21 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.67                           clknet_0_clk_i (net)
                 18.34    0.83 1033.03 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.17   42.48 1075.51 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   16.89                           clknet_1_0__leaf_clk_i (net)
                 48.39    4.15 1079.66 ^ clkbuf_leaf_14_clk_i/A (BUFx4_ASAP7_75t_R)
                 46.69   52.33 1132.00 ^ clkbuf_leaf_14_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   16.83                           clknet_leaf_14_clk_i (net)
                 47.22    2.76 1134.76 ^ _15748_/A (AND3x1_ASAP7_75t_R)
                          0.27 1135.03   clock reconvergence pessimism
                          0.00 1135.03   clock gating setup time
                               1135.03   data required time
-----------------------------------------------------------------------------
                               1135.03   data required time
                               -871.97   data arrival time
-----------------------------------------------------------------------------
                                263.06   slack (MET)


Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[3] (in)
     1    2.51                           raddr_a_i[3] (net)
                  0.63    0.20  100.20 v input4/A (BUFx16f_ASAP7_75t_R)
                 18.70   18.55  118.75 v input4/Y (BUFx16f_ASAP7_75t_R)
    21   24.79                           net4 (net)
                 22.31    4.10  122.84 v _08391_/B (AND3x4_ASAP7_75t_R)
                 74.63   42.63  165.47 v _08391_/Y (AND3x4_ASAP7_75t_R)
    37   36.56                           _01135_ (net)
                122.45   33.38  198.85 v load_slew403/A (BUFx24_ASAP7_75t_R)
                 18.19   57.24  256.09 v load_slew403/Y (BUFx24_ASAP7_75t_R)
    41   41.58                           net403 (net)
                128.41   39.40  295.49 v load_slew402/A (BUFx24_ASAP7_75t_R)
                 20.37   59.27  354.76 v load_slew402/Y (BUFx24_ASAP7_75t_R)
    39   38.62                           net402 (net)
                 85.36   25.06  379.82 v _08486_/B (AND2x6_ASAP7_75t_R)
                 35.02   52.81  432.63 v _08486_/Y (AND2x6_ASAP7_75t_R)
    13   21.76                           _01230_ (net)
                 35.82    3.04  435.67 v max_length184/A (BUFx16f_ASAP7_75t_R)
                 14.00   31.01  466.68 v max_length184/Y (BUFx16f_ASAP7_75t_R)
    29   38.12                           net184 (net)
                 42.94   10.84  477.52 v max_length182/A (BUFx24_ASAP7_75t_R)
                 15.13   38.35  515.87 v max_length182/Y (BUFx24_ASAP7_75t_R)
    29   40.32                           net182 (net)
                 55.74   15.10  530.97 v max_length181/A (BUFx24_ASAP7_75t_R)
                 16.75   42.40  573.37 v max_length181/Y (BUFx24_ASAP7_75t_R)
    30   38.33                           net181 (net)
                 93.48   28.85  602.22 v _13840_/B1 (AO32x1_ASAP7_75t_R)
                 12.23   50.27  652.49 v _13840_/Y (AO32x1_ASAP7_75t_R)
     1    0.63                           _06571_ (net)
                 12.23    0.05  652.54 v _13841_/C (AO221x1_ASAP7_75t_R)
                 18.96   29.66  682.20 v _13841_/Y (AO221x1_ASAP7_75t_R)
     1    0.67                           _06572_ (net)
                 18.96    0.02  682.22 v _13848_/A (OR4x1_ASAP7_75t_R)
                 15.04   35.51  717.73 v _13848_/Y (OR4x1_ASAP7_75t_R)
     1    0.99                           _06579_ (net)
                 15.05    0.15  717.87 v _13849_/E (OR5x2_ASAP7_75t_R)
                 28.97   64.66  782.53 v _13849_/Y (OR5x2_ASAP7_75t_R)
     1    3.70                           _06580_ (net)
                 29.10    1.05  783.59 v _13869_/A2 (AO22x2_ASAP7_75t_R)
                 19.37   35.31  818.89 v _13869_/Y (AO22x2_ASAP7_75t_R)
     1    3.08                           _06600_ (net)
                 19.54    0.98  819.87 v _13870_/D (OR4x2_ASAP7_75t_R)
                 23.17   52.66  872.53 v _13870_/Y (OR4x2_ASAP7_75t_R)
     1    3.14                           _06601_ (net)
                 23.33    1.04  873.57 v _14027_/A (OR4x2_ASAP7_75t_R)
                 31.93   52.82  926.38 v _14027_/Y (OR4x2_ASAP7_75t_R)
     1    4.81                           net46 (net)
                 32.57    2.49  928.87 v output46/A (BUFx2_ASAP7_75t_R)
                  6.92   25.54  954.42 v output46/Y (BUFx2_ASAP7_75t_R)
     1    0.35                           rdata_a_o[2] (net)
                  6.92    0.03  954.45 v rdata_a_o[2] (out)
                                954.45   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -954.45   data arrival time
-----------------------------------------------------------------------------
                                -54.45   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _17531_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.77                           rst_ni (net)
                  0.16    0.05  100.05 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  8.59   19.05  119.10 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.57                           net741 (net)
                  8.59    0.03  119.13 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  8.79   21.76  140.89 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.69                           net737 (net)
                  8.79    0.05  140.94 ^ hold7/A (BUFx4_ASAP7_75t_R)
                  9.65   22.43  163.36 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    1.29                           net742 (net)
                  9.65    0.09  163.45 ^ input10/A (BUFx6f_ASAP7_75t_R)
                  5.28   14.34  177.79 ^ input10/Y (BUFx6f_ASAP7_75t_R)
     1    0.68                           net10 (net)
                  5.28    0.06  177.84 ^ hold8/A (BUFx4_ASAP7_75t_R)
                  8.75   20.71  198.56 ^ hold8/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net743 (net)
                  8.75    0.05  198.61 ^ hold3/A (BUFx4_ASAP7_75t_R)
                  8.73   21.76  220.37 ^ hold3/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net738 (net)
                  8.73    0.05  220.42 ^ hold9/A (BUFx4_ASAP7_75t_R)
                 25.22   30.98  251.40 ^ hold9/Y (BUFx4_ASAP7_75t_R)
     1   12.08                           net744 (net)
                 25.32    0.88  252.28 ^ _16049_/A (CKINVDCx20_ASAP7_75t_R)
                  6.70    8.27  260.55 v _16049_/Y (CKINVDCx20_ASAP7_75t_R)
     1    0.92                           _00801_ (net)
                  6.70    0.12  260.67 v hold4/A (BUFx4_ASAP7_75t_R)
                 60.39   37.82  298.49 v hold4/Y (BUFx4_ASAP7_75t_R)
    22   29.24                           net739 (net)
                 68.16   10.94  309.42 v max_length399/A (BUFx24_ASAP7_75t_R)
                 16.52   45.98  355.40 v max_length399/Y (BUFx24_ASAP7_75t_R)
    46   57.96                           net399 (net)
                158.93   49.67  405.07 v load_slew397/A (BUFx24_ASAP7_75t_R)
                 22.97   65.58  470.65 v load_slew397/Y (BUFx24_ASAP7_75t_R)
    26   37.95                           net397 (net)
                 76.75   22.15  492.80 v load_slew395/A (BUFx24_ASAP7_75t_R)
                 24.46   48.61  541.41 v load_slew395/Y (BUFx24_ASAP7_75t_R)
    34   38.02                           net395 (net)
                 55.14   14.98  556.39 v _17531_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                556.39   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    6.97                           clk_i (net)
                 12.20    3.85 1003.85 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 18.22   28.36 1032.21 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.67                           clknet_0_clk_i (net)
                 18.29    0.65 1032.85 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.08   43.37 1076.22 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   18.30                           clknet_1_1__leaf_clk_i (net)
                 54.09    6.63 1082.85 ^ clkbuf_leaf_6_clk_i/A (BUFx4_ASAP7_75t_R)
                 44.58   53.29 1136.14 ^ clkbuf_leaf_6_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   16.01                           clknet_leaf_6_clk_i (net)
                 44.82    1.88 1138.02 ^ _15163_/A (AND2x2_ASAP7_75t_R)
                 12.21   27.45 1165.47 ^ _15163_/Y (AND2x2_ASAP7_75t_R)
     1    1.38                           gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o (net)
                 12.22    0.21 1165.68 ^ clkbuf_0_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.05   28.26 1193.94 ^ clkbuf_0_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    4.60                           clknet_0_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o (net)
                 18.24    1.01 1194.96 ^ clkbuf_2_1__f_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 22.09   32.97 1227.93 ^ clkbuf_2_1__f_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    13    6.66                           clknet_2_1__leaf_gen_sub_units_scm[0].sub_unit_i.cg_we_global.clk_o (net)
                 22.22    0.93 1228.86 ^ _17531_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1228.86   clock reconvergence pessimism
                         44.08 1272.93   library recovery time
                               1272.93   data required time
-----------------------------------------------------------------------------
                               1272.93   data required time
                               -556.39   data arrival time
-----------------------------------------------------------------------------
                                716.54   slack (MET)


Startpoint: _24260_ (negative level-sensitive latch clocked by clk)
Endpoint: _15748_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    7.10                           clk_i (net)
                 12.61    3.98  503.98 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.88   30.78  534.76 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.95                           clknet_0_clk_i (net)
                 17.02    0.83  535.59 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.05   42.84  578.43 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   18.28                           clknet_1_0__leaf_clk_i (net)
                 40.25    1.68  580.12 v clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.58   37.60  617.72 v clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.97                           clknet_opt_2_0_clk_i (net)
                 11.63    0.35  618.07 v clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.78   28.04  646.10 v clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.79                           clknet_opt_2_1_clk_i (net)
                 12.90    0.65  646.75 v clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.48   27.67  674.42 v clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.10                           clknet_opt_2_2_clk_i (net)
                 11.60    0.57  674.99 v clkbuf_leaf_13_clk_i/A (BUFx4_ASAP7_75t_R)
                 35.31   40.37  715.37 v clkbuf_leaf_13_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.94                           clknet_leaf_13_clk_i (net)
                 35.44    1.24  716.61 v _15730_/A (AND2x2_ASAP7_75t_R)
                 15.92   33.08  749.69 v _15730_/Y (AND2x2_ASAP7_75t_R)
     1    2.85                           gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 16.03    0.72  750.41 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 17.72   32.14  782.54 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    5.52                           clknet_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 18.12    1.45  784.00 v clkbuf_2_0__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 26.83   36.27  820.27 v clkbuf_2_0__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    16   11.21                           clknet_2_0__leaf_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 28.47    3.56  823.83 v _24260_/CLK (DLLx1_ASAP7_75t_R)
                  9.55   48.11  871.94 v _24260_/Q (DLLx1_ASAP7_75t_R)
     1    0.58                           gen_sub_units_scm[7].sub_unit_i.gen_cg_word_iter[23].cg_i.en_latch (net)
                  9.55    0.03  871.97 v _15748_/C (AND3x1_ASAP7_75t_R)
                                871.97   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    6.97                           clk_i (net)
                 12.20    3.85 1003.85 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 18.22   28.36 1032.21 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.67                           clknet_0_clk_i (net)
                 18.34    0.83 1033.03 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.17   42.48 1075.51 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   16.89                           clknet_1_0__leaf_clk_i (net)
                 48.39    4.15 1079.66 ^ clkbuf_leaf_14_clk_i/A (BUFx4_ASAP7_75t_R)
                 46.69   52.33 1132.00 ^ clkbuf_leaf_14_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   16.83                           clknet_leaf_14_clk_i (net)
                 47.22    2.76 1134.76 ^ _15748_/A (AND3x1_ASAP7_75t_R)
                          0.27 1135.03   clock reconvergence pessimism
                          0.00 1135.03   clock gating setup time
                               1135.03   data required time
-----------------------------------------------------------------------------
                               1135.03   data required time
                               -871.97   data arrival time
-----------------------------------------------------------------------------
                                263.06   slack (MET)


Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[3] (in)
     1    2.51                           raddr_a_i[3] (net)
                  0.63    0.20  100.20 v input4/A (BUFx16f_ASAP7_75t_R)
                 18.70   18.55  118.75 v input4/Y (BUFx16f_ASAP7_75t_R)
    21   24.79                           net4 (net)
                 22.31    4.10  122.84 v _08391_/B (AND3x4_ASAP7_75t_R)
                 74.63   42.63  165.47 v _08391_/Y (AND3x4_ASAP7_75t_R)
    37   36.56                           _01135_ (net)
                122.45   33.38  198.85 v load_slew403/A (BUFx24_ASAP7_75t_R)
                 18.19   57.24  256.09 v load_slew403/Y (BUFx24_ASAP7_75t_R)
    41   41.58                           net403 (net)
                128.41   39.40  295.49 v load_slew402/A (BUFx24_ASAP7_75t_R)
                 20.37   59.27  354.76 v load_slew402/Y (BUFx24_ASAP7_75t_R)
    39   38.62                           net402 (net)
                 85.36   25.06  379.82 v _08486_/B (AND2x6_ASAP7_75t_R)
                 35.02   52.81  432.63 v _08486_/Y (AND2x6_ASAP7_75t_R)
    13   21.76                           _01230_ (net)
                 35.82    3.04  435.67 v max_length184/A (BUFx16f_ASAP7_75t_R)
                 14.00   31.01  466.68 v max_length184/Y (BUFx16f_ASAP7_75t_R)
    29   38.12                           net184 (net)
                 42.94   10.84  477.52 v max_length182/A (BUFx24_ASAP7_75t_R)
                 15.13   38.35  515.87 v max_length182/Y (BUFx24_ASAP7_75t_R)
    29   40.32                           net182 (net)
                 55.74   15.10  530.97 v max_length181/A (BUFx24_ASAP7_75t_R)
                 16.75   42.40  573.37 v max_length181/Y (BUFx24_ASAP7_75t_R)
    30   38.33                           net181 (net)
                 93.48   28.85  602.22 v _13840_/B1 (AO32x1_ASAP7_75t_R)
                 12.23   50.27  652.49 v _13840_/Y (AO32x1_ASAP7_75t_R)
     1    0.63                           _06571_ (net)
                 12.23    0.05  652.54 v _13841_/C (AO221x1_ASAP7_75t_R)
                 18.96   29.66  682.20 v _13841_/Y (AO221x1_ASAP7_75t_R)
     1    0.67                           _06572_ (net)
                 18.96    0.02  682.22 v _13848_/A (OR4x1_ASAP7_75t_R)
                 15.04   35.51  717.73 v _13848_/Y (OR4x1_ASAP7_75t_R)
     1    0.99                           _06579_ (net)
                 15.05    0.15  717.87 v _13849_/E (OR5x2_ASAP7_75t_R)
                 28.97   64.66  782.53 v _13849_/Y (OR5x2_ASAP7_75t_R)
     1    3.70                           _06580_ (net)
                 29.10    1.05  783.59 v _13869_/A2 (AO22x2_ASAP7_75t_R)
                 19.37   35.31  818.89 v _13869_/Y (AO22x2_ASAP7_75t_R)
     1    3.08                           _06600_ (net)
                 19.54    0.98  819.87 v _13870_/D (OR4x2_ASAP7_75t_R)
                 23.17   52.66  872.53 v _13870_/Y (OR4x2_ASAP7_75t_R)
     1    3.14                           _06601_ (net)
                 23.33    1.04  873.57 v _14027_/A (OR4x2_ASAP7_75t_R)
                 31.93   52.82  926.38 v _14027_/Y (OR4x2_ASAP7_75t_R)
     1    4.81                           net46 (net)
                 32.57    2.49  928.87 v output46/A (BUFx2_ASAP7_75t_R)
                  6.92   25.54  954.42 v output46/Y (BUFx2_ASAP7_75t_R)
     1    0.35                           rdata_a_o[2] (net)
                  6.92    0.03  954.45 v rdata_a_o[2] (out)
                                954.45   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -954.45   data arrival time
-----------------------------------------------------------------------------
                                -54.45   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_10683_/A2                            320.00  441.27 -121.27 (VIOLATED)
_11909_/B1                            320.00  440.79 -120.79 (VIOLATED)
_13763_/B1                            320.00  439.81 -119.81 (VIOLATED)
_13542_/B1                            320.00  438.92 -118.92 (VIOLATED)
_14109_/A2                            320.00  438.71 -118.71 (VIOLATED)
_12249_/B1                            320.00  437.81 -117.81 (VIOLATED)
_10464_/A2                            320.00  437.22 -117.22 (VIOLATED)
_12976_/B1                            320.00  436.56 -116.56 (VIOLATED)
_13841_/B1                            320.00  435.47 -115.47 (VIOLATED)
_09667_/A2                            320.00  433.63 -113.63 (VIOLATED)
_09159_/B1                            320.00  428.95 -108.95 (VIOLATED)
_13571_/B1                            320.00  425.75 -105.75 (VIOLATED)
_14038_/A2                            320.00  421.38 -101.38 (VIOLATED)
_13277_/B1                            320.00  419.06  -99.06 (VIOLATED)
_09270_/B1                            320.00  418.90  -98.90 (VIOLATED)
_13524_/A2                            320.00  418.52  -98.52 (VIOLATED)
_10169_/A2                            320.00  416.50  -96.50 (VIOLATED)
_13939_/A2                            320.00  411.69  -91.69 (VIOLATED)
_10092_/B1                            320.00  405.46  -85.46 (VIOLATED)
_09449_/B1                            320.00  405.36  -85.36 (VIOLATED)
_12290_/A2                            320.00  404.21  -84.21 (VIOLATED)
_11481_/B                             320.00  404.10  -84.10 (VIOLATED)
_14190_/A2                            320.00  403.98  -83.98 (VIOLATED)
_13794_/B1                            320.00  403.57  -83.57 (VIOLATED)
_12327_/A2                            320.00  402.53  -82.53 (VIOLATED)
_09545_/B1                            320.00  402.20  -82.20 (VIOLATED)
_11490_/B                             320.00  399.15  -79.15 (VIOLATED)
_13061_/A2                            320.00  388.81  -68.81 (VIOLATED)
_13388_/A2                            320.00  387.56  -67.56 (VIOLATED)
_10117_/A2                            320.00  376.59  -56.59 (VIOLATED)
_10737_/B1                            320.00  362.78  -42.78 (VIOLATED)
_12189_/A2                            320.00  348.26  -28.26 (VIOLATED)
_10267_/B1                            320.00  341.98  -21.98 (VIOLATED)
_13198_/B1                            320.00  341.56  -21.56 (VIOLATED)
_09968_/A2                            320.00  341.50  -21.50 (VIOLATED)
_12163_/B1                            320.00  340.67  -20.67 (VIOLATED)
_13582_/A2                            320.00  340.41  -20.41 (VIOLATED)
_11801_/B1                            320.00  339.66  -19.66 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-121.27108001708984

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3790

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
22.020187377929688

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4779

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 38

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
954.4533

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-54.4533

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-5.705182

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.29e-03   2.56e-04   1.30e-06   5.54e-03  33.8%
Combinational          3.86e-03   7.01e-03   1.93e-06   1.09e-02  66.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.15e-03   7.27e-03   3.22e-06   1.64e-02 100.0%
                          55.7%      44.3%       0.0%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 3290 u^2 36% utilization.
Core area = 9166504320

Fontconfig error: Cannot load default config file: No such file: (null)
This plugin does not support propagateSizeHints()
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/asap7/scm/base/final_routing.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/asap7/scm/base/final_placement.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/asap7/scm/base/final_ir_drop.webp.png
This plugin does not support propagateSizeHints()
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/asap7/scm/base/final_clocks.webp.png
This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/asap7/scm/base/final_resizer.webp.png
This plugin does not support propagateSizeHints()
Elapsed time: 1:15.37[h:]min:sec. CPU time: user 74.44 sys 0.91 (99%). Peak memory: 2144772KB.
