# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CIC.gen/sources_1/ip/cic_compiler_0/sim/cic_compiler_0.vhd" \
"../../../../CIC.srcs/sources_1/new/mainTop.vhd" \
"../../../../CIC.srcs/sim_1/new/mainTop_tb.vhd" \

# Do not sort compile order
nosort
