//Verilog HDL for "PLL_MIX", "divider_d" "functional"


module divider_d ( );

endmodule
