{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543065725062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543065725078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 21:22:04 2018 " "Processing started: Sat Nov 24 21:22:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543065725078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065725078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fgba -c fgba " "Command: quartus_map --read_settings_files=on --write_settings_files=off fgba -c fgba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065725078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543065727061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543065727061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fgba.v 1 1 " "Found 1 design units, including 1 entities, in source file fgba.v" { { "Info" "ISGN_ENTITY_NAME" "1 fgba " "Found entity 1: fgba" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_armv4t.v(264) " "Verilog HDL warning at cpu_armv4t.v(264): extended using \"x\" or \"z\"" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543065737887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_armv4t.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_armv4t.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_armv4t " "Found entity 1: cpu_armv4t" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737902 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.v(73) " "Verilog HDL warning at memory.v(73): extended using \"x\" or \"z\"" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543065737918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "admode1_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file admode1_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 admode1_shifter " "Found entity 1: admode1_shifter" {  } { { "admode1_shifter.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/admode1_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgac.v 1 1 " "Found 1 design units, including 1 entities, in source file vgac.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgac " "Found entity 1: vgac" {  } { { "vgac.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vgac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065737996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065737996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic.v 1 1 " "Found 1 design units, including 1 entities, in source file graphic.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphic " "Found entity 1: graphic" {  } { { "graphic.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/graphic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065738012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065738012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "admode2_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file admode2_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 admode2_shifter " "Found entity 1: admode2_shifter" {  } { { "admode2_shifter.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/admode2_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065738027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065738027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.v 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cond_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065738059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065738059 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mode2_L cpu_armv4t.v(310) " "Verilog HDL error at cpu_armv4t.v(310): object \"mode2_L\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 310 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543065738059 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mode2_L cpu_armv4t.v(360) " "Verilog HDL error at cpu_armv4t.v(360): object \"mode2_L\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 360 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543065738059 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mode3_S cpu_armv4t.v(363) " "Verilog HDL error at cpu_armv4t.v(363): object \"mode3_S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 363 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543065738059 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mode3_LEN cpu_armv4t.v(363) " "Verilog HDL error at cpu_armv4t.v(363): object \"mode3_LEN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 363 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543065738059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/output_files/fgba.map.smsg " "Generated suppressed messages file C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/output_files/fgba.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065738121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543065738168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 24 21:22:18 2018 " "Processing ended: Sat Nov 24 21:22:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543065738168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543065738168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543065738168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065738168 ""}
