Release 13.3 - xst O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Convertor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Convertor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Convertor"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : Convertor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/felipe/Documentos/UTP/Electronica2/DisplayTemperature/Convertor.vhd" in Library work.
Entity <convertor> compiled.
Entity <Convertor> (Architecture <arch_Convertor>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Convertor> in library <work> (architecture <arch_Convertor>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Convertor> in library <work> (Architecture <arch_Convertor>).
Entity <Convertor> analyzed. Unit <Convertor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Convertor>.
    Related source file is "/home/felipe/Documentos/UTP/Electronica2/DisplayTemperature/Convertor.vhd".
    Found 4-bit register for signal <UND>.
    Found 4-bit register for signal <DEC>.
    Found 4-bit register for signal <CENT>.
    Found 32-bit register for signal <aux_Centenas>.
    Found 32-bit adder for signal <aux_Centenas$addsub0000> created at line 40.
    Found 32-bit comparator greatequal for signal <aux_Centenas$cmp_ge0000> created at line 38.
    Found 32-bit comparator less for signal <aux_Centenas$cmp_lt0000> created at line 38.
    Found 32-bit register for signal <aux_Decenas>.
    Found 32-bit adder for signal <aux_Decenas$addsub0000> created at line 44.
    Found 32-bit register for signal <auxTemperature>.
    Found 32-bit 4-to-1 multiplexer for signal <auxTemperature$mux0000>.
    Found 32-bit subtractor for signal <auxTemperature$share0000>.
    Found 1-bit register for signal <flag>.
    Found 32-bit comparator greatequal for signal <flag$cmp_ge0000> created at line 46.
    Found 32-bit comparator less for signal <UND$cmp_lt0000> created at line 46.
    Summary:
	inferred 109 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <Convertor> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 7
 1-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 3
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 109
 Flip-Flops                                            : 109
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <aux_Decenas_4> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_5> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_6> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_7> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_8> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_9> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_10> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_11> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_12> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_13> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_14> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_15> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_16> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_17> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_18> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_19> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_20> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_21> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_22> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_23> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_24> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_25> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_26> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_27> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_28> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_29> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_30> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Decenas_31> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_4> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_5> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_6> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_7> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_8> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_9> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_10> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_11> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_12> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_13> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_14> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_15> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_16> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_17> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_18> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_19> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_20> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_21> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_22> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_23> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_24> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_25> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_26> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_27> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_28> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_29> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_30> of sequential type is unconnected in block <Convertor>.
WARNING:Xst:2677 - Node <aux_Centenas_31> of sequential type is unconnected in block <Convertor>.

Optimizing unit <Convertor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Convertor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Convertor.ngr
Top Level Output File Name         : Convertor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 203
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 9
#      LUT2                        : 6
#      LUT3                        : 37
#      LUT4                        : 21
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 53
#      FDE                         : 41
#      FDSE                        : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                       68  out of  16640     0%  
 Number of Slice Flip Flops:             53  out of  33280     0%  
 Number of 4 input LUTs:                105  out of  33280     0%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    519     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkFPGA                            | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.101ns (Maximum Frequency: 98.997MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkFPGA'
  Clock period: 10.101ns (frequency: 98.997MHz)
  Total number of paths / destination ports: 13537 / 106
-------------------------------------------------------------------------
Delay:               10.101ns (Levels of Logic = 45)
  Source:            auxTemperature_1 (FF)
  Destination:       auxTemperature_31 (FF)
  Source Clock:      clkFPGA rising
  Destination Clock: clkFPGA rising

  Data Path: auxTemperature_1 to auxTemperature_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.674  auxTemperature_1 (auxTemperature_1)
     LUT1:I0->O            1   0.648   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<0>_0_rt (Mcompar_aux_Centenas_cmp_ge0000_cy<0>_0_rt)
     MUXCY:S->O            1   0.632   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<0>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<0>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<1>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<1>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<2>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<2>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<3>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<3>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<4>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<4>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<5>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<5>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<6>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<6>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<7>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<7>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<8>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<8>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_aux_Centenas_cmp_ge0000_cy<9>_0 (Mcompar_aux_Centenas_cmp_ge0000_cy<9>)
     MUXCY:CI->O          45   0.269   1.346  Mcompar_aux_Centenas_cmp_ge0000_cy<10> (Mcompar_aux_Centenas_cmp_ge0000_cy<10>)
     LUT3:I1->O            1   0.643   0.000  Msub_auxTemperature_share0000_lut<1> (Msub_auxTemperature_share0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  Msub_auxTemperature_share0000_cy<1> (Msub_auxTemperature_share0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<2> (Msub_auxTemperature_share0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<3> (Msub_auxTemperature_share0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<4> (Msub_auxTemperature_share0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<5> (Msub_auxTemperature_share0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<6> (Msub_auxTemperature_share0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<7> (Msub_auxTemperature_share0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<8> (Msub_auxTemperature_share0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<9> (Msub_auxTemperature_share0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<10> (Msub_auxTemperature_share0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<11> (Msub_auxTemperature_share0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<12> (Msub_auxTemperature_share0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<13> (Msub_auxTemperature_share0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<14> (Msub_auxTemperature_share0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<15> (Msub_auxTemperature_share0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<16> (Msub_auxTemperature_share0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<17> (Msub_auxTemperature_share0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<18> (Msub_auxTemperature_share0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<19> (Msub_auxTemperature_share0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<20> (Msub_auxTemperature_share0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<21> (Msub_auxTemperature_share0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<22> (Msub_auxTemperature_share0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<23> (Msub_auxTemperature_share0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<24> (Msub_auxTemperature_share0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<25> (Msub_auxTemperature_share0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<26> (Msub_auxTemperature_share0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<27> (Msub_auxTemperature_share0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<28> (Msub_auxTemperature_share0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Msub_auxTemperature_share0000_cy<29> (Msub_auxTemperature_share0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Msub_auxTemperature_share0000_cy<30> (Msub_auxTemperature_share0000_cy<30>)
     XORCY:CI->O           1   0.844   0.452  Msub_auxTemperature_share0000_xor<31> (auxTemperature_share0000<31>)
     LUT3:I2->O            1   0.648   0.000  Mmux_auxTemperature_mux0000281 (auxTemperature_mux0000<31>)
     FDE:D                     0.252          auxTemperature_31
    ----------------------------------------
    Total                     10.101ns (7.629ns logic, 2.472ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkFPGA'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              4.248ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       auxTemperature_0 (FF)
  Destination Clock: clkFPGA rising

  Data Path: reset to auxTemperature_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.849   1.177  reset_IBUF (reset_IBUF)
     LUT3:I0->O           32   0.648   1.262  auxTemperature_not00021 (auxTemperature_not0002)
     FDE:CE                    0.312          auxTemperature_0
    ----------------------------------------
    Total                      4.248ns (1.809ns logic, 2.439ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkFPGA'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            UND_3 (FF)
  Destination:       UND<3> (PAD)
  Source Clock:      clkFPGA rising

  Data Path: UND_3 to UND<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.591   0.420  UND_3 (UND_3)
     OBUF:I->O                 4.520          UND_3_OBUF (UND<3>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.66 secs
 
--> 


Total memory usage is 517444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :    1 (   0 filtered)

