{"Sunggu Lee": [0.9173676669597626, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011]], "Youngsoo Shin": [0.9997629821300507, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Sung Kyu Lim": [0.9975332617759705, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011], ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Soonhoi Ha": [1, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Jae-Seok Yang": [0.9992186725139618, ["Layout aware line-edge roughness modeling and poly optimization for leakage minimization", ["Yongchan Ban", "Jae-Seok Yang"], "https://doi.org/10.1145/2024724.2024828", "dac", 2011]], "Taewhan Kim": [1, ["WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing", ["Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2024724.2024846", "dac", 2011]], "Daehyup Ko": [0.9999476075172424, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Sungjoo Yoo": [1, ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011]], "Jung Ho Ahn": [0.9047387540340424, ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]]}