###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID caddy12)
#  Generated on:      Fri Mar 13 19:32:23 2020
#  Design:            Conv
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_fifo_15_rsci/Fifo_IDTYPE_16_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
input_fifo_15_rsci/Fifo_IDTYPE_16_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_47_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.093
+ Clock Gating Hold             0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.041
  Arrival Time                  0.003
  Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.590 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.581 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.551 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.527 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.494 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.484 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.455 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.441 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.402 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.395 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.355 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.355 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.323 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.322 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.288 | 
     | CTS_ccl_a_buf_01098                                |               | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.276 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.240 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.195 |   -0.239 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.018 | 0.037 |  -0.158 |   -0.202 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.018 | 0.001 |  -0.157 |   -0.201 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.017 | 0.027 |  -0.130 |   -0.174 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.018 | 0.001 |  -0.129 |   -0.173 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.007 | 0.062 |  -0.067 |   -0.110 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.007 | 0.000 |  -0.067 |   -0.110 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.006 | 0.010 |  -0.057 |   -0.101 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.006 | 0.000 |  -0.057 |   -0.101 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.050 | 0.048 |  -0.009 |   -0.053 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X1 | 0.050 | 0.012 |   0.003 |   -0.041 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_15_rsci/Fifo_IDTYPE_16_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.488 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.480 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.426 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.400 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.345 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.335 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.282 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.269 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.202 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.195 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.125 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.114 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.075 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.075 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |   -0.014 | 
     | CTS_ccl_a_buf_01122                                |            | CLKBUF_X3     | 0.039 | 0.008 |  -0.050 |   -0.006 | 
     | CTS_ccl_a_buf_01122                                | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.073 |   0.023 |    0.067 | 
     | CTS_ccl_a_buf_00795                                |            | CLKBUF_X2     | 0.036 | 0.002 |   0.025 |    0.069 | 
     | CTS_ccl_a_buf_00795                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.066 |   0.092 |    0.136 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X1 | 0.035 | 0.002 |   0.093 |    0.137 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |            |               |       |       |         |          | 
     | ifo_15_rsci/Fifo_IDTYPE_16_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/
InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_
run_run_fsm_inst/clk_gate_state_var_reg/latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_run_fsm_inst/clk_gate_state_var_reg/latch/
E                                                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_dp_
inst/dout_rsc_req_obj_bcwt_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.135
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.036
  Arrival Time                  0.010
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.592 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.584 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.554 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.529 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.497 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.487 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.457 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.444 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.405 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.397 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.358 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.357 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.326 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.325 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.291 | 
     | CTS_ccl_a_buf_01100                                |              | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.278 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.241 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.015 | 0.003 |  -0.192 |   -0.239 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.038 |  -0.155 |   -0.201 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.021 | 0.002 |  -0.152 |   -0.199 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.017 | 0.034 |  -0.118 |   -0.164 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | DFFR_X1       | 0.017 | 0.003 |  -0.115 |   -0.161 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^  | DFFR_X1       | 0.009 | 0.065 |  -0.049 |   -0.096 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NOR2_X1       | 0.009 | 0.000 |  -0.049 |   -0.096 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NOR2_X1       | 0.005 | 0.008 |  -0.041 |   -0.088 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND2_X1      | 0.005 | 0.000 |  -0.041 |   -0.088 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^ | NAND2_X1      | 0.005 | 0.008 |  -0.033 |   -0.080 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND3_X1      | 0.005 | 0.000 |  -0.033 |   -0.080 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NAND3_X1      | 0.011 | 0.015 |  -0.019 |   -0.065 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | INV_X1        | 0.011 | 0.000 |  -0.019 |   -0.065 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A v -> ZN ^  | INV_X1        | 0.022 | 0.028 |   0.009 |   -0.037 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKGATETST_X1 | 0.022 | 0.001 |   0.010 |   -0.036 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/clk_gate_state_var_reg/l |              |               |       |       |         |          | 
     | atch                                               |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.486 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.477 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.424 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.398 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.342 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.333 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.280 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.266 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.200 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.192 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.122 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.122 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.065 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.065 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |   -0.010 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.026 | 0.002 |  -0.054 |   -0.008 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.050 |  -0.004 |    0.043 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X1     | 0.029 | 0.014 |   0.010 |    0.057 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X1     | 0.032 | 0.065 |   0.075 |    0.122 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.032 | 0.000 |   0.076 |    0.122 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.024 | 0.058 |   0.134 |    0.181 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X1 | 0.024 | 0.001 |   0.135 |    0.181 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |            |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/clk_gate_state_var_reg/l |            |               |       |       |         |          | 
     | atch                                               |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/
InputDoubleBufferWriter_512_16_16_run_inst/clk_gate_while_while_for_for_ic0_idx_
3_0_sva_2_0_reg/latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/clk_gate_
while_while_for_for_ic0_idx_3_0_sva_2_0_reg/latch/E                             
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_dp_
inst/dout_rsc_req_obj_bcwt_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.135
+ Clock Gating Hold            -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.039
  Arrival Time                  0.010
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.595 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.586 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.556 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.532 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.499 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.489 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.460 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.446 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.407 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.400 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.360 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.360 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.328 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.327 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.293 | 
     | CTS_ccl_a_buf_01100                                |              | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.280 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.244 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.015 | 0.003 |  -0.192 |   -0.241 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.038 |  -0.155 |   -0.203 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.021 | 0.002 |  -0.152 |   -0.201 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.017 | 0.034 |  -0.118 |   -0.167 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | DFFR_X1       | 0.017 | 0.003 |  -0.115 |   -0.164 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^  | DFFR_X1       | 0.009 | 0.065 |  -0.049 |   -0.098 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NOR2_X1       | 0.009 | 0.000 |  -0.049 |   -0.098 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NOR2_X1       | 0.005 | 0.008 |  -0.041 |   -0.090 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND2_X1      | 0.005 | 0.000 |  -0.041 |   -0.090 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^ | NAND2_X1      | 0.005 | 0.008 |  -0.033 |   -0.082 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND3_X1      | 0.005 | 0.000 |  -0.033 |   -0.082 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NAND3_X1      | 0.011 | 0.015 |  -0.019 |   -0.067 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | INV_X1        | 0.011 | 0.000 |  -0.019 |   -0.067 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A v -> ZN ^  | INV_X1        | 0.022 | 0.028 |   0.009 |   -0.040 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKGATETST_X8 | 0.022 | 0.001 |   0.010 |   -0.039 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_while_while_for_ |              |               |       |       |         |          | 
     | for_ic0_idx_3_0_sva_2_0_reg/latch                  |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.483 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.475 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.421 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.395 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.340 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.330 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.277 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.264 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.197 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.190 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.120 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.120 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.063 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.063 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |   -0.008 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.026 | 0.002 |  -0.054 |   -0.005 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.050 |  -0.004 |    0.045 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X1     | 0.029 | 0.014 |   0.010 |    0.059 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X1     | 0.032 | 0.065 |   0.075 |    0.124 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.032 | 0.000 |   0.076 |    0.125 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.024 | 0.058 |   0.134 |    0.183 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X8 | 0.024 | 0.001 |   0.135 |    0.184 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_while_while_for_ |            |               |       |       |         |          | 
     | for_ic0_idx_3_0_sva_2_0_reg/latch                  |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/pe_0_0_run_cmp/ProcessingElement_IDTYPE_
ODTYPE_run_inst/clk_gate_psum_out_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
pe_0_0_run_cmp/ProcessingElement_IDTYPE_ODTYPE_run_inst/clk_gate_psum_out_rsci_
d_reg/latch/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_45_cse_reg/Q                                                      
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.083
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.064
  Arrival Time                 -0.014
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.596 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.587 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.557 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.532 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.500 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.490 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.460 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.447 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.408 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.401 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.361 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.351 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.309 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.301 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.273 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.273 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.240 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.239 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.199 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.198 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.012 |  -0.109 |   -0.158 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_45_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.045 |   -0.095 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_45_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.045 |   -0.095 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U7                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.006 | 0.010 |  -0.035 |   -0.085 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U7                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.006 | 0.000 |  -0.035 |   -0.085 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U8                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.017 | 0.020 |  -0.015 |   -0.065 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U8                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X4 | 0.017 | 0.002 |  -0.014 |   -0.064 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/pe_0_0_ |               |               |       |       |         |          | 
     | run_cmp/ProcessingElement_IDTYPE_ODTYPE_run_inst/c |               |               |       |       |         |          | 
     | lk_gate_psum_out_rsci_d_reg/latch                  |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.482 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.474 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.421 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.394 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.339 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.330 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.277 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.263 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.197 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.189 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.119 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.119 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.062 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.061 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.000 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.033 | 0.002 |  -0.048 |    0.002 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01126                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.034 | 0.066 |   0.018 |    0.068 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01126                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.034 | 0.007 |   0.025 |    0.075 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00715                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.058 |   0.082 |    0.132 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00715                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X4 | 0.026 | 0.001 |   0.083 |    0.133 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/pe_0_0_ |            |               |       |       |         |          | 
     | run_cmp/ProcessingElement_IDTYPE_ODTYPE_run_inst/c |            |               |       |       |         |          | 
     | lk_gate_psum_out_rsci_d_reg/latch                  |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Hold Check with Pin weightDoubleBuffer/
WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/
WeightDoubleBufferReader_384_16_16_run_inst/clk_gate_while_while_for_for_r_idx_
4_0_lpi_4_3_0_reg/latch/CK 
Endpoint:   weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/
weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/clk_gate_
while_while_for_for_r_idx_4_0_lpi_4_3_0_reg/latch/E (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/
weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/while_
while_for_stage_0_reg/Q                                (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.131
+ Clock Gating Hold            -0.017
+ Phase Shift                   0.000
- CPPR Adjustment               0.193
= Required Time                -0.079
  Arrival Time                 -0.029
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.596 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.587 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.557 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.533 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.500 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.490 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.461 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.447 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.409 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.401 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.361 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.361 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.329 | 
     | CTS_ccl_buf_01174                                  |               | CLKBUF_X2     | 0.020 | 0.011 |  -0.268 |   -0.318 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.038 |  -0.230 |   -0.280 | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKBUF_X2     | 0.019 | 0.001 |  -0.229 |   -0.279 | 
     | ruct_inst/CTS_ccl_a_buf_01112                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.037 |  -0.192 |   -0.242 | 
     | ruct_inst/CTS_ccl_a_buf_01112                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKBUF_X2     | 0.019 | 0.002 |  -0.190 |   -0.240 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/CTS_ccl_a_buf_00821   |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.035 |  -0.155 |   -0.205 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/CTS_ccl_a_buf_00821   |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKGATETST_X8 | 0.016 | 0.001 |  -0.154 |   -0.204 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/clk_gate_reg_paramsIn |               |               |       |       |         |          | 
     | _crt_sva_127_0_ftd_reg/latch_clone                 |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.015 | 0.029 |  -0.125 |   -0.175 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/clk_gate_reg_paramsIn |               |               |       |       |         |          | 
     | _crt_sva_127_0_ftd_reg/latch_clone                 |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | DFFR_X1       | 0.016 | 0.007 |  -0.118 |   -0.168 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/while_while_for_stage |               |               |       |       |         |          | 
     | _0_reg                                             |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | CK ^ -> Q v   | DFFR_X1       | 0.008 | 0.062 |  -0.056 |   -0.106 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/while_while_for_stage |               |               |       |       |         |          | 
     | _0_reg                                             |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | NAND2_X1      | 0.008 | 0.000 |  -0.056 |   -0.106 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/U64                   |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A1 v -> ZN ^  | NAND2_X1      | 0.012 | 0.017 |  -0.039 |   -0.089 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/U64                   |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | NOR3_X1       | 0.012 | 0.000 |  -0.039 |   -0.089 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/U158                  |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A2 ^ -> ZN v  | NOR3_X1       | 0.007 | 0.009 |  -0.029 |   -0.079 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/U158                  |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKGATETST_X1 | 0.007 | 0.000 |  -0.029 |   -0.079 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/clk_gate_while_while_ |               |               |       |       |         |          | 
     | for_for_r_idx_4_0_lpi_4_3_0_reg/latch              |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.482 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.473 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.420 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.394 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.339 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.329 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.276 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.263 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.196 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.189 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.119 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.118 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.062 | 
     | CTS_ccl_buf_01174                                  |            | CLKBUF_X2     | 0.032 | 0.012 |  -0.100 |   -0.050 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.063 |  -0.037 |    0.013 | 
     | CTS_ccl_a_buf_01149                                |            | CLKBUF_X1     | 0.033 | 0.001 |  -0.036 |    0.014 | 
     | CTS_ccl_a_buf_01149                                | A ^ -> Z ^ | CLKBUF_X1     | 0.021 | 0.054 |   0.018 |    0.068 | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |            | CLKBUF_X2     | 0.021 | 0.000 |   0.018 |    0.068 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |            |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.056 |   0.074 |    0.124 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |            |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |            | CLKBUF_X2     | 0.030 | 0.002 |   0.076 |    0.127 | 
     | ruct_inst/CTS_ccl_a_buf_00827                      |            |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^ | CLKBUF_X2     | 0.023 | 0.053 |   0.130 |    0.180 | 
     | ruct_inst/CTS_ccl_a_buf_00827                      |            |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |            | CLKGATETST_X1 | 0.023 | 0.001 |   0.131 |    0.181 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |            |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/clk_gate_while_while_ |            |               |       |       |         |          | 
     | for_for_r_idx_4_0_lpi_4_3_0_reg/latch              |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Hold Check with Pin systolicArray/loopIndicesChannel_
cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/latch/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__
BUFREG/clk_gate_z_reg/latch/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__
STATREG/z_reg_0_/Q            (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.091
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.081
  Arrival Time                 -0.028
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.599 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.590 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.560 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.536 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.503 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.494 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.464 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.450 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.412 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.404 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.364 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.364 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.332 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.332 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.300 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |              | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   -0.299 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   -0.261 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |              | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   -0.261 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   -0.221 | 
     | systolicArray/CTS_ccl_a_buf_00072                  |              | CLKBUF_X2     | 0.020 | 0.000 |  -0.168 |   -0.221 | 
     | systolicArray/CTS_ccl_a_buf_00072                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.041 |  -0.128 |   -0.181 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |              | SDFFR_X1      | 0.021 | 0.001 |  -0.127 |   -0.180 | 
     | O_REG_GEN_REGS_1__STATREG/z_reg_0_                 |              |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> Q v  | SDFFR_X1      | 0.014 | 0.056 |  -0.070 |   -0.123 | 
     | O_REG_GEN_REGS_1__STATREG/z_reg_0_                 |              |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/U19 |              | AOI21_X1      | 0.014 | 0.000 |  -0.070 |   -0.123 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/U19 | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.017 |  -0.053 |   -0.106 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/U23 |              | AOI21_X1      | 0.010 | 0.000 |  -0.053 |   -0.106 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/U23 | B2 ^ -> ZN v | AOI21_X1      | 0.006 | 0.011 |  -0.041 |   -0.094 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |              | INV_X1        | 0.006 | 0.000 |  -0.041 |   -0.094 | 
     | O_REG_GEN_REGS_1__BUFREG/U104                      |              |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | A v -> ZN ^  | INV_X1        | 0.009 | 0.013 |  -0.028 |   -0.081 | 
     | O_REG_GEN_REGS_1__BUFREG/U104                      |              |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |              | CLKGATETST_X8 | 0.009 | 0.001 |  -0.028 |   -0.081 | 
     | O_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/latch      |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.479 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.470 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.417 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.391 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.336 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.326 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.273 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.260 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.193 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.186 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.116 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.115 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.059 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.058 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.003 | 
     | systolicArray/CTS_ccl_a_buf_01134                  |            | CLKBUF_X2     | 0.035 | 0.008 |  -0.042 |    0.011 | 
     | systolicArray/CTS_ccl_a_buf_01134                  | A ^ -> Z ^ | CLKBUF_X2     | 0.037 | 0.068 |   0.025 |    0.079 | 
     | systolicArray/CTS_ccl_a_buf_00755                  |            | CLKBUF_X3     | 0.037 | 0.000 |   0.025 |    0.079 | 
     | systolicArray/CTS_ccl_a_buf_00755                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.065 |   0.090 |    0.144 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |            | CLKGATETST_X8 | 0.029 | 0.001 |   0.091 |    0.144 | 
     | O_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/latch      |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Hold Check with Pin outputSerializer/Serializer_
PackedInt_16UL_16UL_ODTYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/latch/CK 
Endpoint:   outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
clk_gate_exitL_exit_for_sva_reg/latch/E                                       
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_run_fsm_inst/state_var_reg_0_/QN 
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.091
+ Clock Gating Hold            -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.185
= Required Time                -0.097
  Arrival Time                 -0.040
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.603 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.594 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.564 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.540 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.507 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.498 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.468 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.454 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.416 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.408 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.368 | 
     | CTS_cdb_buf_01231                                  |              | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.357 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.333 | 
     | CTS_ccl_buf_01172                                  |              | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.333 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.301 | 
     | CTS_ccl_a_buf_01108                                |              | CLKBUF_X2     | 0.023 | 0.009 |  -0.235 |   -0.292 | 
     | CTS_ccl_a_buf_01108                                | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.039 |  -0.196 |   -0.253 | 
     | CTS_ccl_a_buf_00933                                |              | CLKBUF_X3     | 0.020 | 0.004 |  -0.192 |   -0.249 | 
     | CTS_ccl_a_buf_00933                                | A ^ -> Z ^   | CLKBUF_X3     | 0.019 | 0.041 |  -0.150 |   -0.207 | 
     | CTS_ccl_a_buf_00070                                |              | CLKBUF_X2     | 0.019 | 0.000 |  -0.150 |   -0.207 | 
     | CTS_ccl_a_buf_00070                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.035 |  -0.115 |   -0.172 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | SDFFR_X1      | 0.016 | 0.002 |  -0.113 |   -0.171 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_run_fsm_inst/state_var_reg_0_          |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> QN v | SDFFR_X1      | 0.005 | 0.063 |  -0.050 |   -0.107 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_run_fsm_inst/state_var_reg_0_          |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | NOR2_X1       | 0.005 | 0.000 |  -0.050 |   -0.107 | 
     | TYPE_16_run_inst/U40                               |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A1 v -> ZN ^ | NOR2_X1       | 0.007 | 0.010 |  -0.040 |   -0.097 | 
     | TYPE_16_run_inst/U40                               |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | CLKGATETST_X2 | 0.007 | 0.000 |  -0.040 |   -0.097 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |              |               |       |       |         |          | 
     | atch                                               |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.475 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.466 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.413 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.387 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.332 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.322 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.269 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.256 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.189 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.182 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.112 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.101 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.062 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.062 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |   -0.001 | 
     | CTS_ccl_a_buf_01124                                |            | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    0.010 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    0.077 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |            | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    0.079 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |            |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^ | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    0.148 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |            |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |            | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    0.148 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |            |               |       |       |         |          | 
     | atch                                               |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/accum_fifo_0_run_cmp/Fifo_ODTYPE_1_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
accum_fifo_0_run_cmp/Fifo_ODTYPE_1_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_46_cse_reg/Q                                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.071
  Arrival Time                 -0.005
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.612 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.603 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.573 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.549 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.516 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.506 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.477 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.463 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.425 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.417 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.377 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.367 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.325 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.318 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.289 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.289 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.256 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.255 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.215 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.214 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.187 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.022 | 0.006 |  -0.115 |   -0.181 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_46_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.052 |   -0.118 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_46_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.052 |   -0.118 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U9                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.016 | 0.019 |  -0.033 |   -0.099 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U9                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.017 | 0.002 |  -0.031 |   -0.097 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U10                                           |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.016 | 0.024 |  -0.007 |   -0.073 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U10                                           |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.017 | 0.002 |  -0.005 |   -0.071 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/accum_f |               |               |       |       |         |          | 
     | ifo_0_run_cmp/Fifo_ODTYPE_1_run_inst/clk_gate_outp |               |               |       |       |         |          | 
     | ut_rsci_d_reg/latch                                |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.466 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.457 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.404 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.378 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.323 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.313 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.260 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.247 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.180 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.173 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.103 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.092 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.053 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.053 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.008 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.019 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.087 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.004 |   0.025 |    0.091 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00881                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.020 | 0.050 |   0.074 |    0.140 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00881                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.020 | 0.001 |   0.075 |    0.141 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/accum_f |            |               |       |       |         |          | 
     | ifo_0_run_cmp/Fifo_ODTYPE_1_run_inst/clk_gate_outp |            |               |       |       |         |          | 
     | ut_rsci_d_reg/latch                                |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/
InputDoubleBufferWriter_512_16_16_run_inst/clk_gate_paramsIn_crt_sva_136_0_reg/
latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/clk_gate_
paramsIn_crt_sva_136_0_reg/latch/E                                              
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_dp_
inst/dout_rsc_req_obj_bcwt_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.137
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.036
  Arrival Time                  0.033
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.615 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.606 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.576 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.552 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.519 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.510 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.480 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.466 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.428 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.420 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.380 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.380 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.348 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.347 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.313 | 
     | CTS_ccl_a_buf_01100                                |              | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.300 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.264 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.015 | 0.003 |  -0.192 |   -0.261 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.038 |  -0.155 |   -0.224 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.021 | 0.002 |  -0.152 |   -0.221 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.017 | 0.034 |  -0.118 |   -0.187 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | DFFR_X1       | 0.017 | 0.003 |  -0.115 |   -0.184 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^  | DFFR_X1       | 0.009 | 0.065 |  -0.049 |   -0.119 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NOR2_X1       | 0.009 | 0.000 |  -0.049 |   -0.119 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NOR2_X1       | 0.005 | 0.008 |  -0.041 |   -0.110 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND2_X1      | 0.005 | 0.000 |  -0.041 |   -0.110 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^ | NAND2_X1      | 0.005 | 0.008 |  -0.033 |   -0.103 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND3_X1      | 0.005 | 0.000 |  -0.033 |   -0.103 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NAND3_X1      | 0.011 | 0.015 |  -0.019 |   -0.088 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | INV_X1        | 0.011 | 0.000 |  -0.019 |   -0.088 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A v -> ZN ^  | INV_X1        | 0.022 | 0.028 |   0.009 |   -0.060 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | AND2_X1       | 0.022 | 0.002 |   0.011 |   -0.058 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/U84                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A2 ^ -> ZN ^ | AND2_X1       | 0.005 | 0.022 |   0.033 |   -0.036 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/U84                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKGATETST_X8 | 0.005 | 0.000 |   0.033 |   -0.036 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_paramsIn_crt_sva |              |               |       |       |         |          | 
     | _136_0_reg/latch                                   |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.463 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.454 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.401 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.375 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.320 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.310 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.257 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.244 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.177 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.170 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.100 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.099 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.043 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.042 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.013 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.026 | 0.002 |  -0.054 |    0.015 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.050 |  -0.004 |    0.065 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X1     | 0.029 | 0.014 |   0.010 |    0.080 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X1     | 0.032 | 0.065 |   0.075 |    0.145 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.032 | 0.000 |   0.076 |    0.145 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.024 | 0.058 |   0.134 |    0.203 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X8 | 0.024 | 0.002 |   0.137 |    0.206 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_paramsIn_crt_sva |            |               |       |       |         |          | 
     | _136_0_reg/latch                                   |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayLooper_
1/SystolicArrayLooper_run_inst/SystolicArrayLooper_run_paramsIn_rsci_inst/
SystolicArrayLooper_run_paramsIn_rsci_paramsIn_wait_dp_inst/clk_gate_paramsIn_
rsci_idat_bfwt_reg/latch_clone_2/CK 
Endpoint:   systolicArray/systolicArrayLooper_1/SystolicArrayLooper_run_inst/
SystolicArrayLooper_run_paramsIn_rsci_inst/SystolicArrayLooper_run_paramsIn_
rsci_paramsIn_wait_dp_inst/clk_gate_paramsIn_rsci_idat_bfwt_reg/latch_clone_2/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayLooper_1/SystolicArrayLooper_run_inst/
SystolicArrayLooper_run_paramsIn_rsci_inst/SystolicArrayLooper_run_paramsIn_
rsci_paramsIn_wait_dp_inst/paramsIn_rsci_bcwt_reg/Q                             
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.077
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.190
= Required Time                -0.118
  Arrival Time                 -0.047
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.617 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.608 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.578 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.554 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.521 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.512 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.482 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.468 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.430 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.422 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.382 | 
     | CTS_ccl_buf_01180                                  |             | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.382 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.350 | 
     | CTS_ccl_buf_01173                                  |             | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.350 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.318 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |             | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   -0.317 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   -0.279 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |             | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   -0.279 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   -0.239 | 
     | systolicArray/CTS_ccl_a_buf_00072                  |             | CLKBUF_X2     | 0.020 | 0.000 |  -0.168 |   -0.239 | 
     | systolicArray/CTS_ccl_a_buf_00072                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.041 |  -0.128 |   -0.199 | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |             | DFFR_X1       | 0.021 | 0.002 |  -0.126 |   -0.197 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/paramsIn_rsci_bcwt_reg           |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL | CK ^ -> Q v | DFFR_X1       | 0.007 | 0.062 |  -0.064 |   -0.135 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/paramsIn_rsci_bcwt_reg           |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |             | INV_X1        | 0.007 | 0.000 |  -0.064 |   -0.135 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/U11                              |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL | A v -> ZN ^ | INV_X1        | 0.012 | 0.016 |  -0.047 |   -0.119 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/U11                              |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |             | CLKGATETST_X8 | 0.012 | 0.000 |  -0.047 |   -0.118 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/clk_gate_paramsIn_rsci_idat_bfwt |             |               |       |       |         |          | 
     | _reg/latch_clone_2                                 |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.461 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.452 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.399 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.373 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.318 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.308 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.255 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.242 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.175 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.168 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.098 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.097 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.041 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.040 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.015 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.017 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.078 | 
     | CTS_ccl_a_buf_00819                                |            | CLKBUF_X3     | 0.034 | 0.001 |   0.008 |    0.079 | 
     | CTS_ccl_a_buf_00819                                | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.067 |   0.075 |    0.146 | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |            | CLKGATETST_X8 | 0.031 | 0.001 |   0.077 |    0.148 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |            |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |            |               |       |       |         |          | 
     | msIn_wait_dp_inst/clk_gate_paramsIn_rsci_idat_bfwt |            |               |       |       |         |          | 
     | _reg/latch_clone_2                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_
16_run_accumulation_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_
16_16_run_accumulation_buffer_rsci_1_accumulation_buffer_rsc_wait_dp_inst/clk_
gate_accumulation_buffer_rsci_dout0_d_bfwt_reg/latch_clone_3/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_
inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_
1_accumulation_buffer_rsc_wait_dp_inst/clk_gate_accumulation_buffer_rsci_dout0_
d_bfwt_reg/latch_clone_3/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_
inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_
1_accumulation_buffer_rsc_wait_ctrl_inst/accumulation_buffer_rsci_ccumulation_
buffer_rsci_pdswt0_1_reg/Q  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.095
+ Clock Gating Hold            -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.174
= Required Time                -0.081
  Arrival Time                 -0.009
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.618 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.609 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.579 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.554 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.522 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.512 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.482 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.469 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.430 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.423 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.383 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.373 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |             |               |       |       |         |          | 
     | _01171                                             |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.331 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |             |               |       |       |         |          | 
     | _01171                                             |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.024 | 0.007 |  -0.252 |   -0.324 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_01120                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.005 | 0.022 |  -0.231 |   -0.302 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_01120                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.005 | 0.000 |  -0.231 |   -0.302 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_cpc |             |               |       |       |         |          | 
     | _drv_buf_01247                                     |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.035 |  -0.195 |   -0.267 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_cpc |             |               |       |       |         |          | 
     | _drv_buf_01247                                     |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.021 | 0.002 |  -0.194 |   -0.265 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_00803                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.041 |  -0.153 |   -0.225 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_00803                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X1     | 0.020 | 0.001 |  -0.152 |   -0.224 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/CTS_ccl_a_buf_00048        |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X1     | 0.018 | 0.039 |  -0.113 |   -0.184 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/CTS_ccl_a_buf_00048        |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | DFFR_X1       | 0.018 | 0.000 |  -0.112 |   -0.184 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_ctrl_inst/accumulatio |             |               |       |       |         |          | 
     | n_buffer_rsci_ccumulation_buffer_rsci_pdswt0_1_reg |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^ | DFFR_X1       | 0.042 | 0.098 |  -0.015 |   -0.086 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_ctrl_inst/accumulatio |             |               |       |       |         |          | 
     | n_buffer_rsci_ccumulation_buffer_rsci_pdswt0_1_reg |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKGATETST_X8 | 0.043 | 0.006 |  -0.009 |   -0.081 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |             |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_reg/latch_clone_ |             |               |       |       |         |          | 
     | 3                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.460 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.452 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.399 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.372 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.317 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.308 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.255 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.241 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.175 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.167 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.097 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.038 | 0.010 |  -0.159 |   -0.087 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |            |               |       |       |         |          | 
     | _01171                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.041 | 0.074 |  -0.085 |   -0.013 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |            |               |       |       |         |          | 
     | _01171                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.041 | 0.005 |  -0.080 |   -0.008 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01153                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.023 | 0.057 |  -0.023 |    0.049 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01153                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.023 | 0.002 |  -0.021 |    0.050 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00893                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.032 | 0.059 |   0.038 |    0.109 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00893                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X1     | 0.032 | 0.002 |   0.040 |    0.112 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |            |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |            |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |            |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |            |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |            |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_reg/CTS_cdb_buf_ |            |               |       |       |         |          | 
     | 01235                                              |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X1     | 0.022 | 0.055 |   0.095 |    0.166 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |            |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |            |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |            |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |            |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |            |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_reg/CTS_cdb_buf_ |            |               |       |       |         |          | 
     | 01235                                              |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X8 | 0.022 | 0.000 |   0.095 |    0.167 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |            |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |            |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |            |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |            |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |            |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_reg/latch_clone_ |            |               |       |       |         |          | 
     | 3                                                  |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_
16_run_accumulation_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_
16_16_run_accumulation_buffer_rsci_1_accumulation_buffer_rsc_wait_dp_inst/clk_
gate_accumulation_buffer_rsci_dout0_d_bfwt_reg/latch_clone/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_
inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_
1_accumulation_buffer_rsc_wait_dp_inst/clk_gate_accumulation_buffer_rsci_dout0_
d_bfwt_reg/latch_clone/E  (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_
inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_
1_accumulation_buffer_rsc_wait_ctrl_inst/accumulation_buffer_rsci_ccumulation_
buffer_rsci_pdswt0_1_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.093
+ Clock Gating Hold            -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.174
= Required Time                -0.082
  Arrival Time                 -0.008
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.619 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.611 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.581 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.556 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.524 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.514 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.484 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.471 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.432 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.424 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.385 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.375 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |             |               |       |       |         |          | 
     | _01171                                             |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.332 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |             |               |       |       |         |          | 
     | _01171                                             |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.024 | 0.007 |  -0.252 |   -0.326 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_01120                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.005 | 0.022 |  -0.231 |   -0.304 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_01120                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.005 | 0.000 |  -0.231 |   -0.304 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_cpc |             |               |       |       |         |          | 
     | _drv_buf_01247                                     |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.035 |  -0.195 |   -0.269 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_cpc |             |               |       |       |         |          | 
     | _drv_buf_01247                                     |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.021 | 0.002 |  -0.194 |   -0.267 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_00803                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.041 |  -0.153 |   -0.227 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_00803                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X1     | 0.020 | 0.001 |  -0.152 |   -0.226 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/CTS_ccl_a_buf_00048        |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X1     | 0.018 | 0.039 |  -0.113 |   -0.186 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/CTS_ccl_a_buf_00048        |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | DFFR_X1       | 0.018 | 0.000 |  -0.112 |   -0.186 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_ctrl_inst/accumulatio |             |               |       |       |         |          | 
     | n_buffer_rsci_ccumulation_buffer_rsci_pdswt0_1_reg |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^ | DFFR_X1       | 0.042 | 0.098 |  -0.015 |   -0.088 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_ctrl_inst/accumulatio |             |               |       |       |         |          | 
     | n_buffer_rsci_ccumulation_buffer_rsci_pdswt0_1_reg |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKGATETST_X8 | 0.043 | 0.006 |  -0.008 |   -0.082 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |             |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_reg/latch_clone  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.458 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.450 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.397 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.370 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.315 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.306 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.253 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.239 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.173 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.165 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.095 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.038 | 0.010 |  -0.159 |   -0.085 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |            |               |       |       |         |          | 
     | _01171                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.041 | 0.074 |  -0.085 |   -0.011 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |            |               |       |       |         |          | 
     | _01171                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.041 | 0.007 |  -0.078 |   -0.004 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |            |               |       |       |         |          | 
     | _01236                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.015 | 0.047 |  -0.031 |    0.043 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |            |               |       |       |         |          | 
     | _01236                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.015 | 0.001 |  -0.030 |    0.043 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_a_b |            |               |       |       |         |          | 
     | uf_01104                                           |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.027 | 0.054 |   0.024 |    0.098 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_a_b |            |               |       |       |         |          | 
     | uf_01104                                           |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.027 | 0.004 |   0.028 |    0.102 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00879                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.064 |   0.092 |    0.166 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00879                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X8 | 0.034 | 0.001 |   0.093 |    0.167 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |            |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |            |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |            |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |            |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |            |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_reg/latch_clone  |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayLooper_
1/SystolicArrayLooper_run_inst/SystolicArrayLooper_run_paramsIn_rsci_inst/
SystolicArrayLooper_run_paramsIn_rsci_paramsIn_wait_dp_inst/clk_gate_paramsIn_
rsci_idat_bfwt_reg/latch_clone/CK 
Endpoint:   systolicArray/systolicArrayLooper_1/SystolicArrayLooper_run_inst/
SystolicArrayLooper_run_paramsIn_rsci_inst/SystolicArrayLooper_run_paramsIn_
rsci_paramsIn_wait_dp_inst/clk_gate_paramsIn_rsci_idat_bfwt_reg/latch_clone/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayLooper_1/SystolicArrayLooper_run_inst/
SystolicArrayLooper_run_paramsIn_rsci_inst/SystolicArrayLooper_run_paramsIn_
rsci_paramsIn_wait_dp_inst/paramsIn_rsci_bcwt_reg/Q                           
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.190
= Required Time                -0.122
  Arrival Time                 -0.047
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.621 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.612 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.582 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.558 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.525 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.515 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.485 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.472 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.433 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.426 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.386 | 
     | CTS_ccl_buf_01180                                  |             | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.386 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.354 | 
     | CTS_ccl_buf_01173                                  |             | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.354 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.321 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |             | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   -0.321 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   -0.283 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |             | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   -0.282 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   -0.243 | 
     | systolicArray/CTS_ccl_a_buf_00072                  |             | CLKBUF_X2     | 0.020 | 0.000 |  -0.168 |   -0.243 | 
     | systolicArray/CTS_ccl_a_buf_00072                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.041 |  -0.128 |   -0.202 | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |             | DFFR_X1       | 0.021 | 0.002 |  -0.126 |   -0.201 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/paramsIn_rsci_bcwt_reg           |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL | CK ^ -> Q v | DFFR_X1       | 0.007 | 0.062 |  -0.064 |   -0.139 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/paramsIn_rsci_bcwt_reg           |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |             | INV_X1        | 0.007 | 0.000 |  -0.064 |   -0.139 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/U11                              |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL | A v -> ZN ^ | INV_X1        | 0.012 | 0.016 |  -0.047 |   -0.122 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/U11                              |             |               |       |       |         |          | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |             | CLKGATETST_X8 | 0.012 | 0.000 |  -0.047 |   -0.122 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |             |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |             |               |       |       |         |          | 
     | msIn_wait_dp_inst/clk_gate_paramsIn_rsci_idat_bfwt |             |               |       |       |         |          | 
     | _reg/latch_clone                                   |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.457 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.449 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.396 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.369 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.314 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.304 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.252 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.238 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.172 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.164 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.094 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.094 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.037 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.037 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.018 | 
     | CTS_ccl_a_buf_01114                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.055 |    0.020 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.060 |   0.006 |    0.080 | 
     | CTS_ccl_a_buf_00847                                |            | CLKBUF_X3     | 0.033 | 0.000 |   0.006 |    0.081 | 
     | CTS_ccl_a_buf_00847                                | A ^ -> Z ^ | CLKBUF_X3     | 0.030 | 0.066 |   0.072 |    0.147 | 
     | systolicArray/systolicArrayLooper_1/SystolicArrayL |            | CLKGATETST_X8 | 0.030 | 0.001 |   0.073 |    0.148 | 
     | ooper_run_inst/SystolicArrayLooper_run_paramsIn_rs |            |               |       |       |         |          | 
     | ci_inst/SystolicArrayLooper_run_paramsIn_rsci_para |            |               |       |       |         |          | 
     | msIn_wait_dp_inst/clk_gate_paramsIn_rsci_idat_bfwt |            |               |       |       |         |          | 
     | _reg/latch_clone                                   |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/
InputDoubleBufferWriter_512_16_16_run_inst/clk_gate_total_blocks_lpi_3_reg/
latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/clk_gate_
total_blocks_lpi_3_reg/latch/E                                                  
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_inst/
InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_dp_
inst/dout_rsc_req_obj_bcwt_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.136
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.036
  Arrival Time                  0.041
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.622 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.613 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.583 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.559 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.526 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.517 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.487 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.473 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.435 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.427 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.388 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.387 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.355 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.354 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.320 | 
     | CTS_ccl_a_buf_01100                                |              | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.307 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.271 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.015 | 0.003 |  -0.192 |   -0.268 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.038 |  -0.155 |   -0.231 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2     | 0.021 | 0.002 |  -0.152 |   -0.228 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2     | 0.017 | 0.034 |  -0.118 |   -0.194 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | DFFR_X1       | 0.017 | 0.003 |  -0.115 |   -0.191 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^  | DFFR_X1       | 0.009 | 0.065 |  -0.049 |   -0.126 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/dout_rsc_req_obj_bcwt_reg          |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NOR2_X1       | 0.009 | 0.000 |  -0.049 |   -0.126 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NOR2_X1       | 0.005 | 0.008 |  -0.041 |   -0.118 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U3                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND2_X1      | 0.005 | 0.000 |  -0.041 |   -0.118 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^ | NAND2_X1      | 0.005 | 0.008 |  -0.033 |   -0.110 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_dout_rsc_req_obj_inst/InputDoubleBuff |              |               |       |       |         |          | 
     | erWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_r |              |               |       |       |         |          | 
     | eq_wait_dp_inst/U4                                 |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NAND3_X1      | 0.005 | 0.000 |  -0.033 |   -0.110 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 ^ -> ZN v | NAND3_X1      | 0.011 | 0.015 |  -0.019 |   -0.095 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U3                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | INV_X1        | 0.011 | 0.000 |  -0.019 |   -0.095 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A v -> ZN ^  | INV_X1        | 0.022 | 0.028 |   0.009 |   -0.067 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |               |       |       |         |          | 
     | 12_16_16_run_staller_inst/U4                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | OAI21_X1      | 0.022 | 0.002 |   0.011 |   -0.065 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/U86                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> ZN v  | OAI21_X1      | 0.010 | 0.017 |   0.028 |   -0.048 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/U86                       |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | OAI221_X1     | 0.010 | 0.000 |   0.028 |   -0.048 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/U109                      |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A v -> ZN ^  | OAI221_X1     | 0.007 | 0.013 |   0.041 |   -0.036 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/U109                      |              |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKGATETST_X4 | 0.007 | 0.000 |   0.041 |   -0.036 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_total_blocks_lpi |              |               |       |       |         |          | 
     | _3_reg/latch                                       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.456 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.447 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.394 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.368 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.313 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.303 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.250 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.236 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.170 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.163 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.093 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.092 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.036 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.035 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.020 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.026 | 0.002 |  -0.054 |    0.022 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.050 |  -0.004 |    0.072 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X1     | 0.029 | 0.014 |   0.010 |    0.087 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X1     | 0.032 | 0.065 |   0.075 |    0.152 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.032 | 0.000 |   0.076 |    0.152 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.024 | 0.058 |   0.134 |    0.210 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X4 | 0.024 | 0.002 |   0.136 |    0.213 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_total_blocks_lpi |            |               |       |       |         |          | 
     | _3_reg/latch                                       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Hold Check with Pin outputSerializer/Serializer_
PackedInt_16UL_16UL_ODTYPE_16_run_inst/clk_gate_input_value_lpi_1_dfm_reg/latch_
clone/CK 
Endpoint:   outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
clk_gate_input_value_lpi_1_dfm_reg/latch_clone/E (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
exitL_exit_for_sva_reg/QN                        (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.093
+ Clock Gating Hold            -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.185
= Required Time                -0.099
  Arrival Time                 -0.022
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.622 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.613 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.583 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.559 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.526 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.517 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.487 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.474 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.435 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.427 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.388 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.376 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.352 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.352 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.320 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.309 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.271 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.269 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.227 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.227 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.193 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFS_X1       | 0.016 | 0.000 |  -0.117 |   -0.193 | 
     | TYPE_16_run_inst/exitL_exit_for_sva_reg            |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> QN v  | DFFS_X1       | 0.016 | 0.058 |  -0.059 |   -0.135 | 
     | TYPE_16_run_inst/exitL_exit_for_sva_reg            |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | NOR2_X1       | 0.016 | 0.000 |  -0.059 |   -0.135 | 
     | TYPE_16_run_inst/U43                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A1 v -> ZN ^  | NOR2_X1       | 0.031 | 0.036 |  -0.023 |   -0.099 | 
     | TYPE_16_run_inst/U43                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X8 | 0.031 | 0.000 |  -0.022 |   -0.099 | 
     | TYPE_16_run_inst/clk_gate_input_value_lpi_1_dfm_re |               |               |       |       |         |          | 
     | g/latch_clone                                      |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.456 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.447 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.394 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.368 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.312 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.303 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.250 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.236 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.170 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.162 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.093 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.081 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.043 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.043 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.018 | 
     | CTS_ccl_a_buf_01108                                |            | CLKBUF_X2     | 0.039 | 0.010 |  -0.048 |    0.028 | 
     | CTS_ccl_a_buf_01108                                | A ^ -> Z ^ | CLKBUF_X2     | 0.035 | 0.066 |   0.018 |    0.094 | 
     | CTS_ccl_a_buf_00933                                |            | CLKBUF_X3     | 0.035 | 0.004 |   0.022 |    0.098 | 
     | CTS_ccl_a_buf_00933                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.069 |   0.091 |    0.167 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |            | CLKGATETST_X8 | 0.032 | 0.002 |   0.093 |    0.169 | 
     | TYPE_16_run_inst/clk_gate_input_value_lpi_1_dfm_re |            |               |       |       |         |          | 
     | g/latch_clone                                      |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_8_rsci/Fifo_ODTYPE_8_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_8_rsci/Fifo_ODTYPE_8_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.093
+ Clock Gating Hold             0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.046
  Arrival Time                  0.032
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.624 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.615 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.585 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.561 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.528 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.518 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.488 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.475 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.436 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.429 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.389 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.379 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.337 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.329 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.301 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.301 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.268 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.267 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.227 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.226 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.199 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.191 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.128 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.128 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.104 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.101 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.058 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.043 | 0.012 |   0.032 |   -0.046 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_8_rsci/Fifo_ODTYPE_8_run_inst/clk_gate_output |               |               |       |       |         |          | 
     | _rsci_d_reg/latch                                  |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.454 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.446 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.393 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.366 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.311 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.301 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.249 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.235 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.169 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.161 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.091 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.080 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.041 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.041 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.020 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.030 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.099 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.003 |   0.024 |    0.102 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00807                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.037 | 0.067 |   0.091 |    0.169 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00807                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.037 | 0.002 |   0.093 |    0.171 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_8_rsci/Fifo_ODTYPE_8_run_inst/clk_gate_output |            |               |       |       |         |          | 
     | _rsci_d_reg/latch                                  |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_10_rsci/Fifo_ODTYPE_6_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_10_rsci/Fifo_ODTYPE_6_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.093
+ Clock Gating Hold             0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.046
  Arrival Time                  0.034
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.626 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.617 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.587 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.562 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.530 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.520 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.490 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.477 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.438 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.431 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.391 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.381 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.339 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.331 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.303 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.303 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.270 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.269 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.229 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.228 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.200 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.192 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.129 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.129 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.106 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.103 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.060 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.043 | 0.014 |   0.034 |   -0.046 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_10_rsci/Fifo_ODTYPE_6_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.452 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.444 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.391 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.364 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.309 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.300 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.247 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.233 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.167 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.159 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.089 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.078 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.040 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.039 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.022 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.032 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.101 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.003 |   0.024 |    0.104 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00807                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.037 | 0.067 |   0.091 |    0.171 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00807                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.037 | 0.002 |   0.093 |    0.173 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_10_rsci/Fifo_ODTYPE_6_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_0_rsci/Fifo_ODTYPE_16_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_0_rsci/Fifo_ODTYPE_16_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.087
+ Clock Gating Hold             0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.052
  Arrival Time                  0.031
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.629 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.620 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.591 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.566 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.533 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.524 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.494 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.481 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.442 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.434 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.395 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.385 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.342 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.335 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.307 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.306 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.273 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.273 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.233 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.231 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.204 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.196 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.133 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.133 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.109 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.106 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.064 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.043 | 0.012 |   0.031 |   -0.052 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_0_rsci/Fifo_ODTYPE_16_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.449 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.440 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.387 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.361 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.305 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.296 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.243 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.229 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.163 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.155 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.085 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.074 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.036 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.036 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.026 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.036 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.104 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.003 |   0.024 |    0.107 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00801                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.032 | 0.063 |   0.086 |    0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00801                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.032 | 0.000 |   0.087 |    0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_0_rsci/Fifo_ODTYPE_16_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Hold Check with Pin weight_out_cns_pipe/FIFO/FIFO_REG_
GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/
latch_clone_2/E                                                                 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_weight_rsci_irdy_run_psct_cse_reg/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.103
+ Clock Gating Hold            -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.058
  Arrival Time                  0.027
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.630 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.621 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.591 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.567 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.534 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.525 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.495 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.481 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.443 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.435 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.395 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.385 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.343 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.011 |  -0.247 |   -0.332 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01151                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.035 |  -0.213 |   -0.297 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01151                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.015 | 0.002 |  -0.211 |   -0.295 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/CTS_ccl_a_buf_00711                         |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.020 | 0.039 |  -0.172 |   -0.256 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/CTS_ccl_a_buf_00711                         |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.169 |   -0.253 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_65                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.021 | 0.036 |  -0.134 |   -0.218 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_65                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.022 | 0.007 |  -0.127 |   -0.211 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_wei |               |               |       |       |         |          | 
     | ght_rsci_irdy_run_psct_cse_reg                     |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q v   | DFFR_X1       | 0.024 | 0.076 |  -0.051 |   -0.135 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_wei |               |               |       |       |         |          | 
     | ght_rsci_irdy_run_psct_cse_reg                     |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.025 | 0.008 |  -0.043 |   -0.127 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U1       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.008 | 0.013 |  -0.030 |   -0.114 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U1       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | NOR2_X1       | 0.008 | 0.000 |  -0.030 |   -0.114 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U2       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A2 ^ -> ZN v  | NOR2_X1       | 0.013 | 0.018 |  -0.012 |   -0.096 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U2       |               |               |       |       |         |          | 
     | weight_out_cns_pipe/FIFO/U31                       |               | OAI21_X1      | 0.013 | 0.001 |  -0.011 |   -0.095 | 
     | weight_out_cns_pipe/FIFO/U31                       | B1 v -> ZN ^  | OAI21_X1      | 0.011 | 0.027 |   0.016 |   -0.068 | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR |               | INV_X1        | 0.011 | 0.000 |   0.016 |   -0.068 | 
     | EG/U270                                            |               |               |       |       |         |          | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR | A ^ -> ZN v   | INV_X1        | 0.007 | 0.010 |   0.026 |   -0.058 | 
     | EG/U270                                            |               |               |       |       |         |          | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR |               | CLKGATETST_X8 | 0.007 | 0.000 |   0.027 |   -0.058 | 
     | EG/clk_gate_z_reg/latch_clone_2                    |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.448 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.439 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.386 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.360 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.305 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.295 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.242 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.229 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.162 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.155 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.085 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.084 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.028 | 
     | CTS_ccl_buf_01174                                  |            | CLKBUF_X2     | 0.032 | 0.012 |  -0.100 |   -0.016 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.063 |  -0.037 |    0.047 | 
     | CTS_ccl_a_buf_01132                                |            | CLKBUF_X2     | 0.033 | 0.003 |  -0.035 |    0.049 | 
     | CTS_ccl_a_buf_01132                                | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.067 |   0.032 |    0.116 | 
     | weight_out_cns_pipe/FIFO/CTS_ccl_a_buf_00909       |            | CLKBUF_X3     | 0.038 | 0.004 |   0.036 |    0.120 | 
     | weight_out_cns_pipe/FIFO/CTS_ccl_a_buf_00909       | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.067 |   0.102 |    0.186 | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR |            | CLKGATETST_X8 | 0.029 | 0.001 |   0.103 |    0.187 | 
     | EG/clk_gate_z_reg/latch_clone_2                    |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Hold Check with Pin weight_out_cns_pipe/FIFO/FIFO_REG_
GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/
latch_clone/E                                                                   
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_weight_rsci_irdy_run_psct_cse_reg/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.103
+ Clock Gating Hold            -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.058
  Arrival Time                  0.027
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.630 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.621 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.591 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.567 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.534 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.525 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.495 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.481 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.443 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.435 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.395 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.385 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.343 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.011 |  -0.247 |   -0.332 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01151                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.035 |  -0.213 |   -0.297 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01151                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.015 | 0.002 |  -0.211 |   -0.295 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/CTS_ccl_a_buf_00711                         |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.020 | 0.039 |  -0.172 |   -0.256 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/CTS_ccl_a_buf_00711                         |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.169 |   -0.253 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_65                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.021 | 0.036 |  -0.134 |   -0.218 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_65                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.022 | 0.007 |  -0.127 |   -0.211 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_wei |               |               |       |       |         |          | 
     | ght_rsci_irdy_run_psct_cse_reg                     |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q v   | DFFR_X1       | 0.024 | 0.076 |  -0.051 |   -0.135 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_wei |               |               |       |       |         |          | 
     | ght_rsci_irdy_run_psct_cse_reg                     |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.025 | 0.008 |  -0.043 |   -0.127 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U1       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.008 | 0.013 |  -0.030 |   -0.114 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U1       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | NOR2_X1       | 0.008 | 0.000 |  -0.030 |   -0.114 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U2       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A2 ^ -> ZN v  | NOR2_X1       | 0.013 | 0.018 |  -0.012 |   -0.096 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_r |               |               |       |       |         |          | 
     | sci_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16 |               |               |       |       |         |          | 
     | _16_run_weight_rsci_weight_wait_ctrl_inst/U2       |               |               |       |       |         |          | 
     | weight_out_cns_pipe/FIFO/U31                       |               | OAI21_X1      | 0.013 | 0.001 |  -0.011 |   -0.095 | 
     | weight_out_cns_pipe/FIFO/U31                       | B1 v -> ZN ^  | OAI21_X1      | 0.011 | 0.027 |   0.016 |   -0.068 | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR |               | INV_X1        | 0.011 | 0.000 |   0.016 |   -0.068 | 
     | EG/U270                                            |               |               |       |       |         |          | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR | A ^ -> ZN v   | INV_X1        | 0.007 | 0.010 |   0.026 |   -0.058 | 
     | EG/U270                                            |               |               |       |       |         |          | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR |               | CLKGATETST_X8 | 0.007 | 0.000 |   0.027 |   -0.058 | 
     | EG/clk_gate_z_reg/latch_clone                      |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.448 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.439 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.386 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.360 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.305 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.295 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.242 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.229 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.162 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.155 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.085 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.084 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.028 | 
     | CTS_ccl_buf_01174                                  |            | CLKBUF_X2     | 0.032 | 0.012 |  -0.100 |   -0.016 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.063 |  -0.037 |    0.047 | 
     | CTS_ccl_a_buf_01132                                |            | CLKBUF_X2     | 0.033 | 0.003 |  -0.035 |    0.049 | 
     | CTS_ccl_a_buf_01132                                | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.067 |   0.032 |    0.116 | 
     | weight_out_cns_pipe/FIFO/CTS_ccl_a_buf_00909       |            | CLKBUF_X3     | 0.038 | 0.004 |   0.036 |    0.120 | 
     | weight_out_cns_pipe/FIFO/CTS_ccl_a_buf_00909       | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.067 |   0.102 |    0.186 | 
     | weight_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFR |            | CLKGATETST_X8 | 0.029 | 0.001 |   0.103 |    0.187 | 
     | EG/clk_gate_z_reg/latch_clone                      |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Hold Check with Pin input_out_cns_pipe/FIFO/FIFO_REG_
GEN_REGS_2__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/
latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATREG/z_reg_0_/Q     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.090
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.110
  Arrival Time                 -0.024
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.632 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.623 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.593 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.569 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.536 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.527 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.497 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.483 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.445 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.437 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.397 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.397 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.365 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.364 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.330 | 
     | CTS_ccl_a_buf_01098                                |              | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.318 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.282 | 
     | CTS_ccl_a_buf_00929                                |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.196 |   -0.282 | 
     | CTS_ccl_a_buf_00929                                | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.038 |  -0.158 |   -0.244 | 
     | CTS_ccl_a_buf_00068                                |              | CLKBUF_X1     | 0.021 | 0.001 |  -0.156 |   -0.242 | 
     | CTS_ccl_a_buf_00068                                | A ^ -> Z ^   | CLKBUF_X1     | 0.018 | 0.038 |  -0.119 |   -0.205 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATR |              | SDFFR_X1      | 0.018 | 0.000 |  -0.118 |   -0.204 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATR | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.048 |  -0.070 |   -0.156 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/U13                        |              | AOI21_X1      | 0.010 | 0.000 |  -0.070 |   -0.156 | 
     | input_out_cns_pipe/FIFO/U13                        | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.016 |  -0.054 |   -0.140 | 
     | input_out_cns_pipe/FIFO/U16                        |              | AOI21_X1      | 0.010 | 0.000 |  -0.054 |   -0.140 | 
     | input_out_cns_pipe/FIFO/U16                        | B1 ^ -> ZN v | AOI21_X1      | 0.006 | 0.010 |  -0.044 |   -0.130 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFRE |              | INV_X1        | 0.006 | 0.000 |  -0.044 |   -0.130 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFRE | A v -> ZN ^  | INV_X1        | 0.014 | 0.019 |  -0.025 |   -0.111 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFRE |              | CLKGATETST_X8 | 0.014 | 0.001 |  -0.024 |   -0.110 | 
     | G/clk_gate_z_reg/latch_clone                       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.446 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.437 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.384 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.358 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.303 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.293 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.240 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.227 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.160 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.153 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.083 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.082 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.026 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.025 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.036 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.050 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.110 | 
     | CTS_ccl_a_buf_00667                                |            | CLKBUF_X3     | 0.025 | 0.001 |   0.025 |    0.111 | 
     | CTS_ccl_a_buf_00667                                | A ^ -> Z ^ | CLKBUF_X3     | 0.030 | 0.063 |   0.088 |    0.174 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFRE |            | CLKGATETST_X8 | 0.030 | 0.001 |   0.090 |    0.176 | 
     | G/clk_gate_z_reg/latch_clone                       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_12_rsci/Fifo_ODTYPE_4_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_12_rsci/Fifo_ODTYPE_4_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.090
+ Clock Gating Hold             0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.048
  Arrival Time                  0.038
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.632 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.623 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.593 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.569 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.536 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.527 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.497 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.484 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.445 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.437 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.398 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.388 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.345 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.338 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.310 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.309 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.276 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.275 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.236 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.234 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.207 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.199 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.136 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.136 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.112 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.109 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.066 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.044 | 0.018 |   0.038 |   -0.048 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_12_rsci/Fifo_ODTYPE_4_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.446 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.437 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.384 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.358 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.302 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.293 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.240 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.226 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.160 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.152 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.083 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.071 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.033 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.033 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.028 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.039 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.107 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.004 |   0.025 |    0.111 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00873                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.064 |   0.089 |    0.176 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00873                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.033 | 0.001 |   0.090 |    0.177 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_12_rsci/Fifo_ODTYPE_4_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_5_rsci/Fifo_ODTYPE_11_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_5_rsci/Fifo_ODTYPE_11_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.087
+ Clock Gating Hold             0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.052
  Arrival Time                  0.034
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.632 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.624 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.594 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.569 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.537 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.527 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.497 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.484 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.445 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.437 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.398 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.388 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.345 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.338 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.310 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.309 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.276 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.276 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.236 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.234 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.207 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.199 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.136 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.136 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.113 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.109 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.067 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.043 | 0.014 |   0.034 |   -0.052 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_5_rsci/Fifo_ODTYPE_11_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.446 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.437 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.384 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.358 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.302 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.293 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.240 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.226 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.160 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.152 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.082 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.071 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.033 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.033 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.029 | 
     | CTS_ccl_a_buf_01108                                |            | CLKBUF_X2     | 0.039 | 0.010 |  -0.048 |    0.038 | 
     | CTS_ccl_a_buf_01108                                | A ^ -> Z ^ | CLKBUF_X2     | 0.035 | 0.066 |   0.018 |    0.104 | 
     | CTS_ccl_a_buf_00895                                |            | CLKBUF_X3     | 0.035 | 0.003 |   0.021 |    0.107 | 
     | CTS_ccl_a_buf_00895                                | A ^ -> Z ^ | CLKBUF_X3     | 0.028 | 0.065 |   0.085 |    0.172 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.028 | 0.001 |   0.087 |    0.173 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_5_rsci/Fifo_ODTYPE_11_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Hold Check with Pin systolicArrayParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/clk_
gate_z_reg/latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATREG/z_
reg_0_/Q                  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.076
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.190
= Required Time                -0.119
  Arrival Time                 -0.030
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.634 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.625 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.596 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.571 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.538 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.529 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.499 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.486 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.447 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.439 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.400 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.399 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.367 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.367 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.335 | 
     | CTS_ccl_a_buf_01114                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   -0.333 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   -0.298 | 
     | CTS_ccl_a_buf_00941                                |              | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   -0.295 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   -0.256 | 
     | CTS_ccl_a_buf_00046                                |              | CLKBUF_X2     | 0.019 | 0.001 |  -0.167 |   -0.255 | 
     | CTS_ccl_a_buf_00046                                | A ^ -> Z ^   | CLKBUF_X2     | 0.018 | 0.037 |  -0.130 |   -0.218 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | SDFFR_X1      | 0.018 | 0.001 |  -0.129 |   -0.218 | 
     | S_2__STATREG/z_reg_0_                              |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.080 |   -0.169 | 
     | S_2__STATREG/z_reg_0_                              |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/U14              |              | AOI21_X1      | 0.010 | 0.000 |  -0.080 |   -0.169 | 
     | systolicArrayParams_cns_pipe/FIFO/U14              | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.016 |  -0.065 |   -0.153 | 
     | systolicArrayParams_cns_pipe/FIFO/U17              |              | AOI21_X1      | 0.010 | 0.000 |  -0.065 |   -0.153 | 
     | systolicArrayParams_cns_pipe/FIFO/U17              | B1 ^ -> ZN v | AOI21_X1      | 0.009 | 0.015 |  -0.050 |   -0.138 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | INV_X1        | 0.009 | 0.000 |  -0.049 |   -0.138 | 
     | S_2__BUFREG/U269                                   |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | A v -> ZN ^  | INV_X1        | 0.013 | 0.018 |  -0.031 |   -0.119 | 
     | S_2__BUFREG/U269                                   |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | CLKGATETST_X8 | 0.013 | 0.001 |  -0.030 |   -0.119 | 
     | S_2__BUFREG/clk_gate_z_reg/latch_clone             |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.444 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.435 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.382 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.356 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.300 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.291 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.238 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.224 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.158 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.150 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.081 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.080 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.023 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.023 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.032 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.034 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.096 | 
     | CTS_ccl_a_buf_00935                                |            | CLKBUF_X2     | 0.034 | 0.000 |   0.007 |    0.096 | 
     | CTS_ccl_a_buf_00935                                | A ^ -> Z ^ | CLKBUF_X2     | 0.036 | 0.067 |   0.075 |    0.163 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |            | CLKGATETST_X8 | 0.036 | 0.001 |   0.076 |    0.164 | 
     | S_2__BUFREG/clk_gate_z_reg/latch_clone             |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_fifo_15_rsci/Fifo_IDTYPE_16_run_inst/
clk_gate_regs_0_sva_reg/latch_clone_2/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
input_fifo_15_rsci/Fifo_IDTYPE_16_run_inst/clk_gate_regs_0_sva_reg/latch_clone_
2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_47_cse_reg/Q                                                      
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.094
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.053
  Arrival Time                  0.037
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.635 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.626 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.596 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.572 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.539 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.530 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.500 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.487 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.448 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.440 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.401 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.400 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.368 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.367 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.334 | 
     | CTS_ccl_a_buf_01098                                |               | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.321 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.285 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.195 |   -0.284 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.018 | 0.037 |  -0.158 |   -0.247 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.018 | 0.001 |  -0.157 |   -0.246 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.017 | 0.027 |  -0.130 |   -0.219 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.018 | 0.001 |  -0.129 |   -0.218 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.007 | 0.062 |  -0.067 |   -0.156 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.007 | 0.000 |  -0.067 |   -0.156 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.006 | 0.010 |  -0.057 |   -0.146 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.006 | 0.000 |  -0.057 |   -0.146 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.050 | 0.048 |  -0.009 |   -0.098 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | AND2_X1       | 0.050 | 0.012 |   0.003 |   -0.087 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_15_rsci/Fifo_IDTYPE_16_run_inst/U13            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A2 ^ -> ZN ^  | AND2_X1       | 0.012 | 0.034 |   0.036 |   -0.053 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_15_rsci/Fifo_IDTYPE_16_run_inst/U13            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.012 | 0.000 |   0.037 |   -0.053 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_15_rsci/Fifo_IDTYPE_16_run_inst/clk_gate_regs_ |               |               |       |       |         |          | 
     | 0_sva_reg/latch_clone_2                            |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.443 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.434 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.381 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.355 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.299 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.290 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.237 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.223 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.157 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.149 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.080 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.068 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.030 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.030 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.031 | 
     | CTS_ccl_a_buf_01122                                |            | CLKBUF_X3     | 0.039 | 0.008 |  -0.050 |    0.039 | 
     | CTS_ccl_a_buf_01122                                | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.073 |   0.023 |    0.113 | 
     | CTS_ccl_a_buf_00795                                |            | CLKBUF_X2     | 0.036 | 0.002 |   0.025 |    0.115 | 
     | CTS_ccl_a_buf_00795                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.066 |   0.092 |    0.181 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X8 | 0.035 | 0.002 |   0.094 |    0.183 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |            |               |       |       |         |          | 
     | ifo_15_rsci/Fifo_IDTYPE_16_run_inst/clk_gate_regs_ |            |               |       |       |         |          | 
     | 0_sva_reg/latch_clone_2                            |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_fifo_14_rsci/Fifo_IDTYPE_15_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
input_fifo_14_rsci/Fifo_IDTYPE_15_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_47_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.096
+ Clock Gating Hold             0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.091
  Arrival Time                 -0.000
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.636 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.627 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.598 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.573 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.540 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.531 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.501 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.488 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.449 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.441 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.402 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.401 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.370 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.369 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.335 | 
     | CTS_ccl_a_buf_01098                                |               | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.323 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.287 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.195 |   -0.285 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.018 | 0.037 |  -0.158 |   -0.248 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.018 | 0.001 |  -0.157 |   -0.247 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.017 | 0.027 |  -0.130 |   -0.220 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.018 | 0.001 |  -0.129 |   -0.220 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.007 | 0.062 |  -0.067 |   -0.157 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.007 | 0.000 |  -0.067 |   -0.157 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.006 | 0.010 |  -0.057 |   -0.148 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.006 | 0.000 |  -0.057 |   -0.148 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.050 | 0.048 |  -0.009 |   -0.099 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X1 | 0.050 | 0.009 |  -0.000 |   -0.091 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_14_rsci/Fifo_IDTYPE_15_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.442 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.433 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.380 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.354 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.298 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.289 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.236 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.222 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.156 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.148 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.079 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.078 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.021 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.020 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.041 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.055 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01118                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.027 | 0.064 |   0.028 |    0.119 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01118                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.027 | 0.002 |   0.030 |    0.120 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00797                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.037 | 0.066 |   0.096 |    0.186 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00797                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X1 | 0.037 | 0.001 |   0.096 |    0.187 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |            |               |       |       |         |          | 
     | ifo_14_rsci/Fifo_IDTYPE_15_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferReader/
InputDoubleBufferReader_512_16_16_run_inst/clk_gate_total_blocks_lpi_3_reg/
latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/clk_gate_
total_blocks_lpi_3_reg/latch/E                               (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/
InputDoubleBufferReader_512_16_16_run_run_fsm_inst/state_var_reg_2_/Q (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.097
  Arrival Time                 -0.006
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.637 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.628 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.598 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.574 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.541 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.532 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.502 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.488 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.450 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.442 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.402 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.402 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.370 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.369 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.335 | 
     | CTS_ccl_a_buf_01100                                |               | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.322 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.286 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.192 |   -0.284 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.037 |  -0.155 |   -0.247 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKGATETST_X1 | 0.021 | 0.003 |  -0.153 |   -0.244 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |               |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/clk_gate_state_var_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> GCK ^ | CLKGATETST_X1 | 0.009 | 0.025 |  -0.127 |   -0.219 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |               |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/clk_gate_state_var_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | DFFR_X1       | 0.009 | 0.000 |  -0.127 |   -0.219 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |               |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/state_var_reg_2_         |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q v   | DFFR_X1       | 0.009 | 0.062 |  -0.065 |   -0.157 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |               |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/state_var_reg_2_         |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | NOR2_X1       | 0.009 | 0.000 |  -0.065 |   -0.157 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |               |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/U29                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^  | NOR2_X1       | 0.013 | 0.018 |  -0.047 |   -0.138 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |               |               |       |       |         |          | 
     | 12_16_16_run_run_fsm_inst/U29                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | NOR2_X1       | 0.013 | 0.000 |  -0.047 |   -0.138 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U192                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A2 ^ -> ZN v  | NOR2_X1       | 0.006 | 0.008 |  -0.039 |   -0.130 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U192                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | AOI21_X1      | 0.006 | 0.000 |  -0.039 |   -0.130 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U195                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | B1 v -> ZN ^  | AOI21_X1      | 0.028 | 0.031 |  -0.008 |   -0.099 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U195                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKGATETST_X4 | 0.028 | 0.002 |  -0.006 |   -0.097 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/clk_gate_total_blocks_lpi |               |               |       |       |         |          | 
     | _3_reg/latch                                       |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.441 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.432 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.379 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.353 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.298 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.288 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.235 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.222 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.155 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.148 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.078 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.077 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.021 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.020 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.034 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.037 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.098 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X2     | 0.034 | 0.005 |   0.012 |    0.103 | 
     | ct_inst/CTS_ccl_a_buf_00917                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.061 |   0.073 |    0.164 | 
     | ct_inst/CTS_ccl_a_buf_00917                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X4 | 0.030 | 0.001 |   0.074 |    0.165 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/clk_gate_total_blocks_lpi |            |               |       |       |         |          | 
     | _3_reg/latch                                       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_
16_run_accumulation_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_
16_16_run_accumulation_buffer_rsci_1_accumulation_buffer_rsc_wait_dp_inst/clk_
gate_accumulation_buffer_rsci_dout0_d_bfwt_1_reg/latch_clone_3/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_
inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_
1_accumulation_buffer_rsc_wait_dp_inst/clk_gate_accumulation_buffer_rsci_dout0_
d_bfwt_1_reg/latch_clone_3/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_
inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_
1_accumulation_buffer_rsc_wait_dp_inst/accumulation_buffer_rsci_bcwt_1_reg_1_/Q 
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.093
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.174
= Required Time                -0.086
  Arrival Time                  0.005
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.637 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.628 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.599 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.574 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.541 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.532 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.502 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.489 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.450 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.442 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.403 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.393 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |             |               |       |       |         |          | 
     | _01171                                             |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.350 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |             |               |       |       |         |          | 
     | _01171                                             |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.024 | 0.007 |  -0.252 |   -0.344 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_01120                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.005 | 0.022 |  -0.231 |   -0.322 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_01120                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.005 | 0.000 |  -0.231 |   -0.322 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_cpc |             |               |       |       |         |          | 
     | _drv_buf_01247                                     |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.035 |  -0.195 |   -0.287 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_cpc |             |               |       |       |         |          | 
     | _drv_buf_01247                                     |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X2     | 0.021 | 0.002 |  -0.194 |   -0.285 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_00803                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.041 |  -0.153 |   -0.245 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |             |               |       |       |         |          | 
     | _a_buf_00803                                       |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKBUF_X1     | 0.020 | 0.001 |  -0.152 |   -0.244 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/CTS_ccl_a_buf_00048        |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^  | CLKBUF_X1     | 0.018 | 0.039 |  -0.113 |   -0.204 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/CTS_ccl_a_buf_00048        |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | DFFR_X1       | 0.018 | 0.001 |  -0.112 |   -0.203 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/accumulation_ |             |               |       |       |         |          | 
     | buffer_rsci_bcwt_1_reg_1_                          |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q v | DFFR_X1       | 0.023 | 0.081 |  -0.031 |   -0.123 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/accumulation_ |             |               |       |       |         |          | 
     | buffer_rsci_bcwt_1_reg_1_                          |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | INV_X1        | 0.023 | 0.000 |  -0.031 |   -0.123 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/U25           |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^ | INV_X1        | 0.023 | 0.035 |   0.004 |   -0.087 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/U25           |             |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |             | CLKGATETST_X8 | 0.023 | 0.001 |   0.005 |   -0.086 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |             |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |             |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |             |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |             |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |             |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |             |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_1_reg/latch_clon |             |               |       |       |         |          | 
     | e_3                                                |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.441 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.432 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.379 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.353 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.297 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.288 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.235 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.221 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.155 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.147 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.077 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.038 | 0.010 |  -0.159 |   -0.068 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |            |               |       |       |         |          | 
     | _01171                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.041 | 0.074 |  -0.085 |    0.006 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |            |               |       |       |         |          | 
     | _01171                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.041 | 0.007 |  -0.078 |    0.014 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |            |               |       |       |         |          | 
     | _01236                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.015 | 0.047 |  -0.031 |    0.061 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |            |               |       |       |         |          | 
     | _01236                                             |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.015 | 0.001 |  -0.030 |    0.061 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_a_b |            |               |       |       |         |          | 
     | uf_01104                                           |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.027 | 0.054 |   0.024 |    0.116 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_a_b |            |               |       |       |         |          | 
     | uf_01104                                           |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.027 | 0.004 |   0.028 |    0.120 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00879                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.064 |   0.092 |    0.183 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00879                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X8 | 0.034 | 0.001 |   0.093 |    0.185 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |            |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumula |            |               |       |       |         |          | 
     | tion_buffer_rsci_1_inst/SystolicArrayCore_IDTYPE_W |            |               |       |       |         |          | 
     | DTYPE_ODTYPE_16_16_run_accumulation_buffer_rsci_1_ |            |               |       |       |         |          | 
     | accumulation_buffer_rsc_wait_dp_inst/clk_gate_accu |            |               |       |       |         |          | 
     | mulation_buffer_rsci_dout0_d_bfwt_1_reg/latch_clon |            |               |       |       |         |          | 
     | e_3                                                |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Hold Check with Pin input_out_cns_pipe/FIFO/FIFO_REG_
GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/
latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATREG/z_reg_0_/Q     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.089
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.111
  Arrival Time                 -0.018
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.638 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.630 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.600 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.575 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.543 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.533 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.503 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.490 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.451 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.443 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.404 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.403 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.372 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.371 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.337 | 
     | CTS_ccl_a_buf_01098                                |              | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.325 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.289 | 
     | CTS_ccl_a_buf_00929                                |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.196 |   -0.288 | 
     | CTS_ccl_a_buf_00929                                | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.038 |  -0.158 |   -0.250 | 
     | CTS_ccl_a_buf_00068                                |              | CLKBUF_X1     | 0.021 | 0.001 |  -0.156 |   -0.249 | 
     | CTS_ccl_a_buf_00068                                | A ^ -> Z ^   | CLKBUF_X1     | 0.018 | 0.038 |  -0.119 |   -0.211 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATR |              | SDFFR_X1      | 0.018 | 0.001 |  -0.118 |   -0.211 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATR | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.069 |   -0.162 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/U22                        |              | INV_X1        | 0.010 | 0.000 |  -0.069 |   -0.162 | 
     | input_out_cns_pipe/FIFO/U22                        | A v -> ZN ^  | INV_X1        | 0.014 | 0.020 |  -0.050 |   -0.142 | 
     | input_out_cns_pipe/FIFO/U31                        |              | OAI21_X1      | 0.014 | 0.000 |  -0.050 |   -0.142 | 
     | input_out_cns_pipe/FIFO/U31                        | B2 ^ -> ZN v | OAI21_X1      | 0.008 | 0.016 |  -0.034 |   -0.126 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE |              | INV_X1        | 0.008 | 0.000 |  -0.033 |   -0.126 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE | A v -> ZN ^  | INV_X1        | 0.010 | 0.015 |  -0.018 |   -0.111 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE |              | CLKGATETST_X8 | 0.010 | 0.000 |  -0.018 |   -0.111 | 
     | G/clk_gate_z_reg/latch_clone                       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.439 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.431 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.378 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.351 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.296 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.287 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.234 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.220 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.154 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.146 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.076 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.076 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.019 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.018 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.043 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.057 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.117 | 
     | CTS_ccl_a_buf_00667                                |            | CLKBUF_X3     | 0.025 | 0.001 |   0.025 |    0.118 | 
     | CTS_ccl_a_buf_00667                                | A ^ -> Z ^ | CLKBUF_X3     | 0.030 | 0.063 |   0.088 |    0.181 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE |            | CLKGATETST_X8 | 0.030 | 0.001 |   0.089 |    0.182 | 
     | G/clk_gate_z_reg/latch_clone                       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Hold Check with Pin input_out_cns_pipe/FIFO/FIFO_REG_
GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/
latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATREG/z_reg_0_/Q     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.089
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.110
  Arrival Time                 -0.018
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.639 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.630 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.600 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.575 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.543 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.533 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.503 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.490 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.451 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.444 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.404 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.404 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.372 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.371 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.337 | 
     | CTS_ccl_a_buf_01098                                |              | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.325 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.289 | 
     | CTS_ccl_a_buf_00929                                |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.196 |   -0.288 | 
     | CTS_ccl_a_buf_00929                                | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.038 |  -0.158 |   -0.250 | 
     | CTS_ccl_a_buf_00068                                |              | CLKBUF_X1     | 0.021 | 0.001 |  -0.156 |   -0.249 | 
     | CTS_ccl_a_buf_00068                                | A ^ -> Z ^   | CLKBUF_X1     | 0.018 | 0.038 |  -0.119 |   -0.211 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATR |              | SDFFR_X1      | 0.018 | 0.001 |  -0.118 |   -0.211 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATR | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.069 |   -0.162 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/U22                        |              | INV_X1        | 0.010 | 0.000 |  -0.069 |   -0.162 | 
     | input_out_cns_pipe/FIFO/U22                        | A v -> ZN ^  | INV_X1        | 0.014 | 0.020 |  -0.050 |   -0.142 | 
     | input_out_cns_pipe/FIFO/U31                        |              | OAI21_X1      | 0.014 | 0.000 |  -0.050 |   -0.142 | 
     | input_out_cns_pipe/FIFO/U31                        | B2 ^ -> ZN v | OAI21_X1      | 0.008 | 0.016 |  -0.034 |   -0.126 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE |              | INV_X1        | 0.008 | 0.000 |  -0.033 |   -0.126 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE | A v -> ZN ^  | INV_X1        | 0.010 | 0.015 |  -0.018 |   -0.111 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE |              | CLKGATETST_X8 | 0.010 | 0.001 |  -0.018 |   -0.110 | 
     | G/clk_gate_z_reg/latch_clone_2                     |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.439 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.431 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.378 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.351 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.296 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.287 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.234 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.220 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.154 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.146 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.076 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.076 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.019 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.018 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.043 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.057 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.117 | 
     | CTS_ccl_a_buf_00915                                |            | CLKBUF_X3     | 0.025 | 0.001 |   0.025 |    0.118 | 
     | CTS_ccl_a_buf_00915                                | A ^ -> Z ^ | CLKBUF_X3     | 0.030 | 0.062 |   0.087 |    0.180 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFRE |            | CLKGATETST_X8 | 0.030 | 0.002 |   0.089 |    0.182 | 
     | G/clk_gate_z_reg/latch_clone_2                     |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferReader/
InputDoubleBufferReader_512_16_16_run_inst/InputDoubleBufferReader_512_16_16_
run_din_rsci_1_inst/InputDoubleBufferReader_512_16_16_run_din_rsci_1_din_rsc_
wait_dp_inst/clk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/
InputDoubleBufferReader_512_16_16_run_din_rsci_1_inst/InputDoubleBufferReader_
512_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/clk_gate_din_rsci_dout0_d_bfwt_
reg/latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/
InputDoubleBufferReader_512_16_16_run_din_rsci_1_inst/InputDoubleBufferReader_
512_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst/din_rsci_in_rsci_pdswt0_reg/Q   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.090
+ Clock Gating Hold            -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.219
= Required Time                -0.134
  Arrival Time                 -0.041
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.640 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.631 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.601 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.576 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.544 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.534 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.504 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.491 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.452 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.445 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.405 | 
     | CTS_ccl_buf_01180                                  |             | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.405 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.373 | 
     | CTS_ccl_buf_01175                                  |             | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.372 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.338 | 
     | CTS_ccl_a_buf_01100                                |             | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.325 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.288 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X2     | 0.015 | 0.002 |  -0.192 |   -0.286 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.037 |  -0.155 |   -0.249 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X2     | 0.020 | 0.000 |  -0.155 |   -0.249 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00062       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X2     | 0.014 | 0.033 |  -0.122 |   -0.216 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00062       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | DFFR_X1       | 0.014 | 0.001 |  -0.121 |   -0.214 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |             |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst |             |               |       |       |         |          | 
     | /din_rsci_in_rsci_pdswt0_reg                       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^ | DFFR_X1       | 0.027 | 0.078 |  -0.042 |   -0.136 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |             |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst |             |               |       |       |         |          | 
     | /din_rsci_in_rsci_pdswt0_reg                       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKGATETST_X8 | 0.027 | 0.002 |  -0.041 |   -0.134 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |             |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/c |             |               |       |       |         |          | 
     | lk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone      |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.438 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.430 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.377 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.350 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.295 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.286 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.233 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.219 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.153 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.145 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.075 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.075 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.018 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.017 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.044 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.058 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.118 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X2     | 0.025 | 0.002 |   0.026 |    0.120 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00843       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.060 |   0.086 |    0.180 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00843       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X8 | 0.033 | 0.004 |   0.090 |    0.184 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |            |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |            |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/c |            |               |       |       |         |          | 
     | lk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone      |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferReader/
InputDoubleBufferReader_512_16_16_run_inst/InputDoubleBufferReader_512_16_16_
run_din_rsci_1_inst/InputDoubleBufferReader_512_16_16_run_din_rsci_1_din_rsc_
wait_dp_inst/clk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone_2/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/
InputDoubleBufferReader_512_16_16_run_din_rsci_1_inst/InputDoubleBufferReader_
512_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/clk_gate_din_rsci_dout0_d_bfwt_
reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/
InputDoubleBufferReader_512_16_16_run_din_rsci_1_inst/InputDoubleBufferReader_
512_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst/din_rsci_in_rsci_pdswt0_reg/Q   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.090
+ Clock Gating Hold            -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.219
= Required Time                -0.135
  Arrival Time                 -0.040
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.640 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.632 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.602 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.577 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.545 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.535 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.505 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.492 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.453 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.445 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.406 | 
     | CTS_ccl_buf_01180                                  |             | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.405 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.374 | 
     | CTS_ccl_buf_01175                                  |             | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.373 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.339 | 
     | CTS_ccl_a_buf_01100                                |             | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.326 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.289 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X2     | 0.015 | 0.002 |  -0.192 |   -0.287 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.037 |  -0.155 |   -0.250 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X2     | 0.020 | 0.000 |  -0.155 |   -0.250 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00062       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X2     | 0.014 | 0.033 |  -0.122 |   -0.217 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00062       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | DFFR_X1       | 0.014 | 0.001 |  -0.121 |   -0.215 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |             |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst |             |               |       |       |         |          | 
     | /din_rsci_in_rsci_pdswt0_reg                       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^ | DFFR_X1       | 0.027 | 0.078 |  -0.042 |   -0.137 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |             |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst |             |               |       |       |         |          | 
     | /din_rsci_in_rsci_pdswt0_reg                       |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKGATETST_X8 | 0.027 | 0.002 |  -0.040 |   -0.135 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |             |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |             |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/c |             |               |       |       |         |          | 
     | lk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone_2    |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.438 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.429 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.376 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.350 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.294 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.285 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.232 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.218 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.152 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.144 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.074 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.074 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.017 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.016 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.045 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.059 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.119 | 
     | CTS_ccl_a_buf_00915                                |            | CLKBUF_X3     | 0.025 | 0.001 |   0.025 |    0.120 | 
     | CTS_ccl_a_buf_00915                                | A ^ -> Z ^ | CLKBUF_X3     | 0.030 | 0.062 |   0.087 |    0.182 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X8 | 0.030 | 0.003 |   0.090 |    0.185 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/InputDoubleBufferReader_5 |            |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_1_inst/InputDoubleBufferRead |            |               |       |       |         |          | 
     | er_512_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/c |            |               |       |       |         |          | 
     | lk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone_2    |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Hold Check with Pin input_out_cns_pipe/FIFO/FIFO_REG_
GEN_REGS_1__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/
latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__STATREG/z_reg_0_/Q     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.090
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.110
  Arrival Time                 -0.014
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.642 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.633 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.603 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.579 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.546 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.537 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.507 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.493 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.455 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.447 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.408 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.407 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.375 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.374 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.340 | 
     | CTS_ccl_a_buf_01098                                |              | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.328 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.292 | 
     | CTS_ccl_a_buf_00929                                |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.196 |   -0.292 | 
     | CTS_ccl_a_buf_00929                                | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.038 |  -0.158 |   -0.254 | 
     | CTS_ccl_a_buf_00068                                |              | CLKBUF_X1     | 0.021 | 0.001 |  -0.156 |   -0.253 | 
     | CTS_ccl_a_buf_00068                                | A ^ -> Z ^   | CLKBUF_X1     | 0.018 | 0.038 |  -0.119 |   -0.215 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__STATR |              | SDFFR_X1      | 0.018 | 0.000 |  -0.118 |   -0.214 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__STATR | CK ^ -> Q v  | SDFFR_X1      | 0.014 | 0.056 |  -0.062 |   -0.158 | 
     | EG/z_reg_0_                                        |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/U21                        |              | AOI21_X1      | 0.014 | 0.000 |  -0.062 |   -0.158 | 
     | input_out_cns_pipe/FIFO/U21                        | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.017 |  -0.045 |   -0.141 | 
     | input_out_cns_pipe/FIFO/U25                        |              | AOI21_X1      | 0.010 | 0.000 |  -0.045 |   -0.141 | 
     | input_out_cns_pipe/FIFO/U25                        | B2 ^ -> ZN v | AOI21_X1      | 0.007 | 0.012 |  -0.032 |   -0.128 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFRE |              | INV_X1        | 0.007 | 0.000 |  -0.032 |   -0.128 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFRE | A v -> ZN ^  | INV_X1        | 0.013 | 0.018 |  -0.015 |   -0.111 | 
     | G/U270                                             |              |               |       |       |         |          | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFRE |              | CLKGATETST_X8 | 0.013 | 0.001 |  -0.014 |   -0.110 | 
     | G/clk_gate_z_reg/latch_clone                       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.436 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.427 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.374 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.348 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.293 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.283 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.230 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.217 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.150 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.143 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.073 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.072 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.016 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.015 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.046 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.061 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.120 | 
     | CTS_ccl_a_buf_00667                                |            | CLKBUF_X3     | 0.025 | 0.001 |   0.025 |    0.121 | 
     | CTS_ccl_a_buf_00667                                | A ^ -> Z ^ | CLKBUF_X3     | 0.030 | 0.063 |   0.088 |    0.184 | 
     | input_out_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFRE |            | CLKGATETST_X8 | 0.030 | 0.001 |   0.090 |    0.186 | 
     | G/clk_gate_z_reg/latch_clone                       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Hold Check with Pin systolicArrayParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_
gate_z_reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATREG/z_
reg_0_/Q                    (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.190
= Required Time                -0.120
  Arrival Time                 -0.023
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.642 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.633 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.604 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.579 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.546 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.537 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.507 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.494 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.455 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.447 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.408 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.407 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.375 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.375 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.343 | 
     | CTS_ccl_a_buf_01114                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   -0.341 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   -0.306 | 
     | CTS_ccl_a_buf_00941                                |              | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   -0.303 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   -0.264 | 
     | CTS_ccl_a_buf_00046                                |              | CLKBUF_X2     | 0.019 | 0.001 |  -0.167 |   -0.263 | 
     | CTS_ccl_a_buf_00046                                | A ^ -> Z ^   | CLKBUF_X2     | 0.018 | 0.037 |  -0.130 |   -0.226 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | SDFFR_X1      | 0.018 | 0.001 |  -0.129 |   -0.226 | 
     | S_0__STATREG/z_reg_0_                              |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.080 |   -0.177 | 
     | S_0__STATREG/z_reg_0_                              |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/U23              |              | INV_X1        | 0.010 | 0.000 |  -0.080 |   -0.177 | 
     | systolicArrayParams_cns_pipe/FIFO/U23              | A v -> ZN ^  | INV_X1        | 0.016 | 0.023 |  -0.058 |   -0.154 | 
     | systolicArrayParams_cns_pipe/FIFO/U32              |              | OAI21_X1      | 0.016 | 0.000 |  -0.057 |   -0.154 | 
     | systolicArrayParams_cns_pipe/FIFO/U32              | B2 ^ -> ZN v | OAI21_X1      | 0.006 | 0.015 |  -0.043 |   -0.139 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | INV_X1        | 0.006 | 0.000 |  -0.042 |   -0.139 | 
     | S_0__BUFREG/U269                                   |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | A v -> ZN ^  | INV_X1        | 0.014 | 0.018 |  -0.025 |   -0.121 | 
     | S_0__BUFREG/U269                                   |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | CLKGATETST_X8 | 0.014 | 0.001 |  -0.023 |   -0.120 | 
     | S_0__BUFREG/clk_gate_z_reg/latch_clone_2           |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.436 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.427 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.374 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.348 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.292 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.283 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.230 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.216 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.150 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.142 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.073 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.072 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.015 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.015 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.040 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.042 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.104 | 
     | CTS_ccl_a_buf_00819                                |            | CLKBUF_X3     | 0.034 | 0.001 |   0.008 |    0.104 | 
     | CTS_ccl_a_buf_00819                                | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.067 |   0.075 |    0.172 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |            | CLKGATETST_X8 | 0.031 | 0.000 |   0.075 |    0.172 | 
     | S_0__BUFREG/clk_gate_z_reg/latch_clone_2           |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Hold Check with Pin weightDoubleBuffer/
WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/
WeightDoubleBufferReader_384_16_16_run_inst/WeightDoubleBufferReader_384_16_16_
run_din_rsci_1_inst/WeightDoubleBufferReader_384_16_16_run_din_rsci_1_din_rsc_
wait_dp_inst/clk_gate_din_rsci_dout0_d_bfwt_reg/latch_clone_2/CK 
Endpoint:   weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/
weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/
WeightDoubleBufferReader_384_16_16_run_din_rsci_1_inst/WeightDoubleBufferReader_
384_16_16_run_din_rsci_1_din_rsc_wait_dp_inst/clk_gate_din_rsci_dout0_d_bfwt_
reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/
weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/
WeightDoubleBufferReader_384_16_16_run_din_rsci_1_inst/WeightDoubleBufferReader_
384_16_16_run_din_rsci_1_din_rsc_wait_ctrl_inst/din_rsci_in_rsci_pdswt0_reg/Q   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.110
+ Clock Gating Hold            -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.193
= Required Time                -0.084
  Arrival Time                  0.013
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.643 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.634 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.604 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.580 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.547 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.537 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.508 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.494 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.455 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.448 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.408 | 
     | CTS_ccl_buf_01180                                  |             | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.408 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.376 | 
     | CTS_ccl_buf_01174                                  |             | CLKBUF_X2     | 0.020 | 0.011 |  -0.268 |   -0.365 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.019 | 0.038 |  -0.230 |   -0.327 | 
     | CTS_ccl_a_buf_01149                                |             | CLKBUF_X1     | 0.019 | 0.001 |  -0.229 |   -0.326 | 
     | CTS_ccl_a_buf_01149                                | A ^ -> Z ^  | CLKBUF_X1     | 0.012 | 0.032 |  -0.196 |   -0.293 | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |             | CLKBUF_X2     | 0.012 | 0.000 |  -0.196 |   -0.293 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^  | CLKBUF_X2     | 0.017 | 0.033 |  -0.163 |   -0.260 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |             | CLKBUF_X2     | 0.017 | 0.001 |  -0.162 |   -0.259 | 
     | ruct_inst/CTS_ccl_a_buf_00823                      |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^  | CLKBUF_X2     | 0.013 | 0.032 |  -0.131 |   -0.228 | 
     | ruct_inst/CTS_ccl_a_buf_00823                      |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |             | CLKBUF_X3     | 0.013 | 0.000 |  -0.130 |   -0.227 | 
     | ruct_inst/CTS_ccl_a_buf_00052                      |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^  | CLKBUF_X3     | 0.017 | 0.036 |  -0.095 |   -0.192 | 
     | ruct_inst/CTS_ccl_a_buf_00052                      |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |             | DFFR_X1       | 0.017 | 0.002 |  -0.093 |   -0.190 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |             |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/WeightDoubleBufferRea |             |               |       |       |         |          | 
     | der_384_16_16_run_din_rsci_1_inst/WeightDoubleBuff |             |               |       |       |         |          | 
     | erReader_384_16_16_run_din_rsci_1_din_rsc_wait_ctr |             |               |       |       |         |          | 
     | l_inst/din_rsci_in_rsci_pdswt0_reg                 |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | CK ^ -> Q ^ | DFFR_X1       | 0.041 | 0.089 |  -0.004 |   -0.100 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |             |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/WeightDoubleBufferRea |             |               |       |       |         |          | 
     | der_384_16_16_run_din_rsci_1_inst/WeightDoubleBuff |             |               |       |       |         |          | 
     | erReader_384_16_16_run_din_rsci_1_din_rsc_wait_ctr |             |               |       |       |         |          | 
     | l_inst/din_rsci_in_rsci_pdswt0_reg                 |             |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |             | CLKGATETST_X8 | 0.044 | 0.016 |   0.013 |   -0.084 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |             |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/WeightDoubleBufferRea |             |               |       |       |         |          | 
     | der_384_16_16_run_din_rsci_1_inst/WeightDoubleBuff |             |               |       |       |         |          | 
     | erReader_384_16_16_run_din_rsci_1_din_rsc_wait_dp_ |             |               |       |       |         |          | 
     | inst/clk_gate_din_rsci_dout0_d_bfwt_reg/latch_clon |             |               |       |       |         |          | 
     | e_2                                                |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.435 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.427 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.373 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.347 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.292 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.282 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.229 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.216 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.149 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.142 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.072 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.072 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.015 | 
     | CTS_ccl_buf_01174                                  |            | CLKBUF_X2     | 0.032 | 0.012 |  -0.100 |   -0.003 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.033 | 0.063 |  -0.037 |    0.060 | 
     | CTS_ccl_a_buf_01132                                |            | CLKBUF_X2     | 0.033 | 0.003 |  -0.035 |    0.062 | 
     | CTS_ccl_a_buf_01132                                | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.067 |   0.032 |    0.129 | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |            | CLKBUF_X3     | 0.038 | 0.004 |   0.036 |    0.133 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |            |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/CTS_ccl_a_buf_00949   |            |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^ | CLKBUF_X3     | 0.035 | 0.073 |   0.109 |    0.206 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |            |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/CTS_ccl_a_buf_00949   |            |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |            | CLKGATETST_X8 | 0.035 | 0.001 |   0.110 |    0.207 | 
     | ruct_inst/weightDoubleBufferReader/WeightDoubleBuf |            |               |       |       |         |          | 
     | ferReader_384_16_16_run_inst/WeightDoubleBufferRea |            |               |       |       |         |          | 
     | der_384_16_16_run_din_rsci_1_inst/WeightDoubleBuff |            |               |       |       |         |          | 
     | erReader_384_16_16_run_din_rsci_1_din_rsc_wait_dp_ |            |               |       |       |         |          | 
     | inst/clk_gate_din_rsci_dout0_d_bfwt_reg/latch_clon |            |               |       |       |         |          | 
     | e_2                                                |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/
InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_
run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp_
inst/clk_gate_din_rsci_idat_bfwt_reg/latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_
16_16_run_din_rsci_din_wait_dp_inst/clk_gate_din_rsci_idat_bfwt_reg/latch/E (v) 
checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_
16_16_run_din_rsci_din_wait_dp_inst/din_rsci_bcwt_reg/Q                     (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.127
+ Clock Gating Hold            -0.017
+ Phase Shift                   0.000
- CPPR Adjustment               0.167
= Required Time                -0.058
  Arrival Time                  0.041
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^       |               | 0.019 |       |  -0.546 |   -0.644 | 
     | CTS_ccl_buf_01190                                  |             | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.636 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.606 | 
     | CTS_ccl_buf_01188                                  |             | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.581 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.549 | 
     | CTS_ccl_buf_01186                                  |             | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.539 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.509 | 
     | CTS_ccl_buf_01184                                  |             | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.496 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.457 | 
     | CTS_ccl_buf_01182                                  |             | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.449 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.410 | 
     | CTS_ccl_buf_01180                                  |             | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.409 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^  | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.378 | 
     | CTS_ccl_buf_01175                                  |             | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.377 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^  | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.343 | 
     | CTS_ccl_a_buf_01100                                |             | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.330 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^  | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.293 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X2     | 0.015 | 0.003 |  -0.192 |   -0.291 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X2     | 0.020 | 0.038 |  -0.155 |   -0.253 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X2     | 0.021 | 0.002 |  -0.152 |   -0.251 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X2     | 0.017 | 0.034 |  -0.118 |   -0.216 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | DFFR_X1       | 0.017 | 0.003 |  -0.115 |   -0.213 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_ |             |               |       |       |         |          | 
     | bcwt_reg                                           |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^ | DFFR_X1       | 0.015 | 0.073 |  -0.042 |   -0.141 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_ |             |               |       |       |         |          | 
     | bcwt_reg                                           |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKBUF_X1     | 0.015 | 0.001 |  -0.041 |   -0.140 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/FE_OFC375 |             |               |       |       |         |          | 
     | _din_rsci_bcwt                                     |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^  | CLKBUF_X1     | 0.053 | 0.072 |   0.031 |   -0.067 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/FE_OFC375 |             |               |       |       |         |          | 
     | _din_rsci_bcwt                                     |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | INV_X1        | 0.054 | 0.004 |   0.036 |   -0.063 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/U6        |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> ZN v | INV_X1        | 0.013 | 0.005 |   0.041 |   -0.058 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/U6        |             |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |             | CLKGATETST_X2 | 0.013 | 0.000 |   0.041 |   -0.058 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |             |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |             |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |             |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/clk_gate_ |             |               |       |       |         |          | 
     | din_rsci_idat_bfwt_reg/latch                       |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.433 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.425 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.372 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.345 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.290 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.281 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.228 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.214 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.148 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.140 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.070 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.070 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.013 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.013 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.042 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.026 | 0.002 |  -0.054 |    0.044 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.050 |  -0.004 |    0.095 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X1     | 0.029 | 0.014 |   0.010 |    0.109 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X1     | 0.032 | 0.065 |   0.075 |    0.174 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X3     | 0.032 | 0.001 |   0.077 |    0.175 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00839       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X3     | 0.016 | 0.049 |   0.126 |    0.225 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00839       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X2 | 0.016 | 0.001 |   0.127 |    0.225 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |            |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |            |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |            |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/clk_gate_ |            |               |       |       |         |          | 
     | din_rsci_idat_bfwt_reg/latch                       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Hold Check with Pin systolicArrayParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/clk_
gate_z_reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__STATREG/z_
reg_0_/Q                    (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.076
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.190
= Required Time                -0.119
  Arrival Time                 -0.020
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.645 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.636 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.606 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.582 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.549 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.539 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.510 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.496 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.458 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.450 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.410 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.410 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.378 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.378 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.346 | 
     | CTS_ccl_a_buf_01114                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   -0.344 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   -0.309 | 
     | CTS_ccl_a_buf_00941                                |              | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   -0.305 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   -0.266 | 
     | CTS_ccl_a_buf_00046                                |              | CLKBUF_X2     | 0.019 | 0.001 |  -0.167 |   -0.266 | 
     | CTS_ccl_a_buf_00046                                | A ^ -> Z ^   | CLKBUF_X2     | 0.018 | 0.037 |  -0.130 |   -0.229 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | SDFFR_X1      | 0.018 | 0.001 |  -0.129 |   -0.228 | 
     | S_1__STATREG/z_reg_0_                              |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | CK ^ -> Q v  | SDFFR_X1      | 0.014 | 0.055 |  -0.074 |   -0.173 | 
     | S_1__STATREG/z_reg_0_                              |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/U22              |              | AOI21_X1      | 0.014 | 0.000 |  -0.074 |   -0.173 | 
     | systolicArrayParams_cns_pipe/FIFO/U22              | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.018 |  -0.056 |   -0.155 | 
     | systolicArrayParams_cns_pipe/FIFO/U26              |              | AOI21_X1      | 0.010 | 0.000 |  -0.056 |   -0.155 | 
     | systolicArrayParams_cns_pipe/FIFO/U26              | B2 ^ -> ZN v | AOI21_X1      | 0.010 | 0.016 |  -0.040 |   -0.139 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | INV_X1        | 0.010 | 0.000 |  -0.040 |   -0.139 | 
     | S_1__BUFREG/U269                                   |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | A v -> ZN ^  | INV_X1        | 0.013 | 0.019 |  -0.021 |   -0.120 | 
     | S_1__BUFREG/U269                                   |              |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |              | CLKGATETST_X8 | 0.013 | 0.001 |  -0.020 |   -0.119 | 
     | S_1__BUFREG/clk_gate_z_reg/latch_clone_2           |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.433 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.424 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.371 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.345 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.290 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.280 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.227 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.214 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.147 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.140 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.070 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.069 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.013 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.012 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.042 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.045 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.106 | 
     | CTS_ccl_a_buf_00819                                |            | CLKBUF_X3     | 0.034 | 0.001 |   0.008 |    0.107 | 
     | CTS_ccl_a_buf_00819                                | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.067 |   0.075 |    0.174 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |            | CLKGATETST_X8 | 0.031 | 0.001 |   0.076 |    0.175 | 
     | S_1__BUFREG/clk_gate_z_reg/latch_clone_2           |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Hold Check with Pin outputSerializer/Serializer_
PackedInt_16UL_16UL_ODTYPE_16_run_inst/clk_gate_for_i_4_0_sva_1_3_0_reg/latch/
CK 
Endpoint:   outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
clk_gate_for_i_4_0_sva_1_3_0_reg/latch/E                                        
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_inst/
Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_
serialOutChannel_wait_dp_inst/serialOutChannel_rsci_bcwt_reg/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.091
+ Clock Gating Hold            -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.185
= Required Time                -0.097
  Arrival Time                  0.003
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.646 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.637 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.607 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.583 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.550 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.540 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.511 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.497 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.458 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.451 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.411 | 
     | CTS_cdb_buf_01231                                  |              | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.400 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.376 | 
     | CTS_ccl_buf_01172                                  |              | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.376 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.343 | 
     | CTS_ccl_a_buf_01108                                |              | CLKBUF_X2     | 0.023 | 0.009 |  -0.235 |   -0.334 | 
     | CTS_ccl_a_buf_01108                                | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.039 |  -0.196 |   -0.296 | 
     | CTS_ccl_a_buf_00933                                |              | CLKBUF_X3     | 0.020 | 0.004 |  -0.192 |   -0.291 | 
     | CTS_ccl_a_buf_00933                                | A ^ -> Z ^   | CLKBUF_X3     | 0.019 | 0.041 |  -0.150 |   -0.250 | 
     | CTS_ccl_a_buf_00070                                |              | CLKBUF_X2     | 0.019 | 0.000 |  -0.150 |   -0.250 | 
     | CTS_ccl_a_buf_00070                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.035 |  -0.115 |   -0.215 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | DFFR_X1       | 0.016 | 0.001 |  -0.114 |   -0.214 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/serialOutChann |              |               |       |       |         |          | 
     | el_rsci_bcwt_reg                                   |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^  | DFFR_X1       | 0.010 | 0.067 |  -0.047 |   -0.147 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/serialOutChann |              |               |       |       |         |          | 
     | el_rsci_bcwt_reg                                   |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | NOR2_X1       | 0.010 | 0.000 |  -0.047 |   -0.147 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/U3             |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A1 ^ -> ZN v | NOR2_X1       | 0.006 | 0.009 |  -0.039 |   -0.139 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/U3             |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | NAND2_X1      | 0.006 | 0.000 |  -0.039 |   -0.139 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/U4             |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A1 v -> ZN ^ | NAND2_X1      | 0.004 | 0.007 |  -0.032 |   -0.131 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/U4             |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | AND2_X1       | 0.004 | 0.000 |  -0.032 |   -0.131 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_staller_inst/U1                        |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A1 ^ -> ZN ^ | AND2_X1       | 0.018 | 0.033 |   0.002 |   -0.098 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |               |       |       |         |          | 
     | TYPE_16_run_staller_inst/U1                        |              |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | CLKGATETST_X1 | 0.018 | 0.001 |   0.003 |   -0.097 | 
     | TYPE_16_run_inst/clk_gate_for_i_4_0_sva_1_3_0_reg/ |              |               |       |       |         |          | 
     | latch                                              |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.432 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.424 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.370 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.344 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.289 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.279 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.226 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.213 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.146 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.139 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.069 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.058 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.019 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.019 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.042 | 
     | CTS_ccl_a_buf_01124                                |            | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    0.053 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    0.120 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |            | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    0.121 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |            |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^ | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    0.191 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |            |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |            | CLKGATETST_X1 | 0.035 | 0.000 |   0.091 |    0.191 | 
     | TYPE_16_run_inst/clk_gate_for_i_4_0_sva_1_3_0_reg/ |            |               |       |       |         |          | 
     | latch                                              |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Hold Check with Pin inputDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
clk_gate_z_reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATREG/
z_reg_0_/Q                    (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.084
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.216
= Required Time                -0.136
  Arrival Time                 -0.036
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.646 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.637 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.608 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.583 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.550 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.541 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.511 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.498 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.459 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.451 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.412 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.411 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.379 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.379 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.347 | 
     | CTS_ccl_a_buf_01128                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   -0.345 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   -0.309 | 
     | CTS_ccl_a_buf_00963                                |              | CLKBUF_X2     | 0.020 | 0.004 |  -0.205 |   -0.306 | 
     | CTS_ccl_a_buf_00963                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.166 |   -0.266 | 
     | CTS_ccl_a_buf_00060                                |              | CLKBUF_X3     | 0.019 | 0.000 |  -0.166 |   -0.266 | 
     | CTS_ccl_a_buf_00060                                | A ^ -> Z ^   | CLKBUF_X3     | 0.016 | 0.037 |  -0.129 |   -0.229 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | SDFFR_X1      | 0.017 | 0.002 |  -0.127 |   -0.228 | 
     | _REGS_2__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.078 |   -0.179 | 
     | _REGS_2__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U14          |              | AOI21_X1      | 0.010 | 0.000 |  -0.078 |   -0.179 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U14          | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.016 |  -0.062 |   -0.163 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U17          |              | AOI21_X1      | 0.010 | 0.000 |  -0.062 |   -0.163 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U17          | B1 ^ -> ZN v | AOI21_X1      | 0.008 | 0.013 |  -0.049 |   -0.150 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | INV_X1        | 0.008 | 0.000 |  -0.049 |   -0.150 | 
     | _REGS_2__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | A v -> ZN ^  | INV_X1        | 0.009 | 0.014 |  -0.036 |   -0.136 | 
     | _REGS_2__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | CLKGATETST_X8 | 0.009 | 0.000 |  -0.036 |   -0.136 | 
     | _REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.432 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.423 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.370 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.344 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.288 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.279 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.226 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.212 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.146 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.138 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.069 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.068 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.011 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.011 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.044 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.046 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.108 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu |            | CLKBUF_X3     | 0.034 | 0.003 |   0.010 |    0.110 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.072 |   0.082 |    0.182 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |            | CLKGATETST_X8 | 0.036 | 0.002 |   0.084 |    0.184 | 
     | _REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Hold Check with Pin inputDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/
clk_gate_z_reg/latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATREG/
z_reg_0_/Q                  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.084
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.216
= Required Time                -0.135
  Arrival Time                 -0.034
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.647 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.638 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.608 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.583 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.551 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.541 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.511 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.498 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.459 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.452 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.412 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.412 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.380 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.379 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.347 | 
     | CTS_ccl_a_buf_01128                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   -0.345 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   -0.309 | 
     | CTS_ccl_a_buf_00963                                |              | CLKBUF_X2     | 0.020 | 0.004 |  -0.205 |   -0.306 | 
     | CTS_ccl_a_buf_00963                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.166 |   -0.267 | 
     | CTS_ccl_a_buf_00060                                |              | CLKBUF_X3     | 0.019 | 0.000 |  -0.166 |   -0.267 | 
     | CTS_ccl_a_buf_00060                                | A ^ -> Z ^   | CLKBUF_X3     | 0.016 | 0.037 |  -0.129 |   -0.230 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | SDFFR_X1      | 0.017 | 0.002 |  -0.127 |   -0.228 | 
     | _REGS_0__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | CK ^ -> Q v  | SDFFR_X1      | 0.011 | 0.049 |  -0.078 |   -0.178 | 
     | _REGS_0__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U23          |              | INV_X1        | 0.011 | 0.000 |  -0.078 |   -0.178 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U23          | A v -> ZN ^  | INV_X1        | 0.014 | 0.020 |  -0.057 |   -0.158 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U32          |              | OAI21_X1      | 0.014 | 0.000 |  -0.057 |   -0.158 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U32          | B2 ^ -> ZN v | OAI21_X1      | 0.006 | 0.013 |  -0.044 |   -0.145 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | INV_X1        | 0.006 | 0.000 |  -0.044 |   -0.145 | 
     | _REGS_0__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | A v -> ZN ^  | INV_X1        | 0.006 | 0.010 |  -0.034 |   -0.135 | 
     | _REGS_0__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | CLKGATETST_X8 | 0.006 | 0.000 |  -0.034 |   -0.135 | 
     | _REGS_0__BUFREG/clk_gate_z_reg/latch_clone         |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.431 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.423 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.370 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.343 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.288 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.279 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.226 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.212 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.146 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.138 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.068 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.068 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.011 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.011 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.044 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.046 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.108 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu |            | CLKBUF_X3     | 0.034 | 0.003 |   0.010 |    0.111 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.072 |   0.082 |    0.183 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |            | CLKGATETST_X8 | 0.036 | 0.002 |   0.084 |    0.185 | 
     | _REGS_0__BUFREG/clk_gate_z_reg/latch_clone         |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Hold Check with Pin inputDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/
clk_gate_z_reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__STATREG/
z_reg_0_/Q                    (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.084
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.216
= Required Time                -0.135
  Arrival Time                 -0.034
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.647 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.638 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.608 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.584 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.551 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.541 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.512 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.498 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.459 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.452 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.412 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.412 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.380 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.380 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.348 | 
     | CTS_ccl_a_buf_01128                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   -0.345 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   -0.310 | 
     | CTS_ccl_a_buf_00963                                |              | CLKBUF_X2     | 0.020 | 0.004 |  -0.205 |   -0.306 | 
     | CTS_ccl_a_buf_00963                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.166 |   -0.267 | 
     | CTS_ccl_a_buf_00060                                |              | CLKBUF_X3     | 0.019 | 0.000 |  -0.166 |   -0.267 | 
     | CTS_ccl_a_buf_00060                                | A ^ -> Z ^   | CLKBUF_X3     | 0.016 | 0.037 |  -0.129 |   -0.230 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | SDFFR_X1      | 0.017 | 0.002 |  -0.127 |   -0.228 | 
     | _REGS_0__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | CK ^ -> Q v  | SDFFR_X1      | 0.011 | 0.049 |  -0.078 |   -0.179 | 
     | _REGS_0__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U23          |              | INV_X1        | 0.011 | 0.000 |  -0.078 |   -0.179 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U23          | A v -> ZN ^  | INV_X1        | 0.014 | 0.020 |  -0.057 |   -0.158 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U32          |              | OAI21_X1      | 0.014 | 0.000 |  -0.057 |   -0.158 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U32          | B2 ^ -> ZN v | OAI21_X1      | 0.006 | 0.013 |  -0.044 |   -0.145 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | INV_X1        | 0.006 | 0.000 |  -0.044 |   -0.145 | 
     | _REGS_0__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | A v -> ZN ^  | INV_X1        | 0.006 | 0.010 |  -0.034 |   -0.135 | 
     | _REGS_0__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | CLKGATETST_X8 | 0.006 | 0.000 |  -0.034 |   -0.135 | 
     | _REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.431 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.423 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.369 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.343 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.288 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.278 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.225 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.212 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.145 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.138 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.068 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.068 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.011 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.011 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.044 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.047 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.108 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu |            | CLKBUF_X3     | 0.034 | 0.003 |   0.010 |    0.111 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.072 |   0.082 |    0.183 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |            | CLKGATETST_X8 | 0.036 | 0.002 |   0.084 |    0.185 | 
     | _REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_13_rsci/Fifo_ODTYPE_3_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_13_rsci/Fifo_ODTYPE_3_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Clock Gating Hold             0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.064
  Arrival Time                  0.037
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.647 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.639 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.609 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.584 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.552 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.542 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.512 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.499 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.460 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.452 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.413 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.403 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.360 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.353 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.325 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.324 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.291 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.291 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.251 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.249 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.222 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.214 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.151 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.151 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.128 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.124 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.082 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.044 | 0.017 |   0.037 |   -0.064 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_13_rsci/Fifo_ODTYPE_3_run_inst/clk_gate_outpu |               |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.430 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.422 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.369 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.342 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.287 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.278 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.225 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.211 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.145 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.137 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.067 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.056 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.018 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.018 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.044 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.054 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.123 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.004 |   0.025 |    0.126 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00881                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.020 | 0.050 |   0.074 |    0.176 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00881                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.020 | 0.001 |   0.075 |    0.176 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_13_rsci/Fifo_ODTYPE_3_run_inst/clk_gate_outpu |            |               |       |       |         |          | 
     | t_rsci_d_reg/latch                                 |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_fifo_9_rsci/Fifo_ODTYPE_7_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
output_fifo_9_rsci/Fifo_ODTYPE_7_run_inst/clk_gate_output_rsci_d_reg/latch/E 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_29_cse_reg/Q                                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Clock Gating Hold             0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.142
= Required Time                -0.064
  Arrival Time                  0.037
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.648 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.639 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.609 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.585 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.552 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.542 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.512 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.499 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.460 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.453 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.413 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.301 |   -0.403 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.023 | 0.043 |  -0.259 |   -0.361 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_ccl_buf |               |               |       |       |         |          | 
     | _01171                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.025 | 0.007 |  -0.252 |   -0.353 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.009 | 0.028 |  -0.223 |   -0.325 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/CTS_cdb_buf |               |               |       |       |         |          | 
     | _01236                                             |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X3     | 0.009 | 0.000 |  -0.223 |   -0.325 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X3     | 0.016 | 0.033 |  -0.190 |   -0.292 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_01102                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.189 |   -0.291 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.149 |   -0.251 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00679                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.148 |   -0.250 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.018 | 0.027 |  -0.121 |   -0.223 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_73                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.023 | 0.008 |  -0.113 |   -0.215 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.006 | 0.063 |  -0.050 |   -0.152 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_29_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.006 | 0.000 |  -0.050 |   -0.152 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.023 | 0.024 |  -0.026 |   -0.128 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U3                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X2        | 0.023 | 0.003 |  -0.023 |   -0.125 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X2        | 0.041 | 0.043 |   0.020 |   -0.082 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U6                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X2 | 0.044 | 0.017 |   0.037 |   -0.064 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |               |               |       |       |         |          | 
     | fifo_9_rsci/Fifo_ODTYPE_7_run_inst/clk_gate_output |               |               |       |       |         |          | 
     | _rsci_d_reg/latch                                  |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.430 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.422 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.369 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.342 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.287 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.277 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.225 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.211 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.145 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.137 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.067 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.056 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.017 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.017 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.044 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.054 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.123 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X2     | 0.032 | 0.004 |   0.025 |    0.127 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00881                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X2     | 0.020 | 0.050 |   0.074 |    0.176 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00881                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X2 | 0.020 | 0.000 |   0.075 |    0.176 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/output_ |            |               |       |       |         |          | 
     | fifo_9_rsci/Fifo_ODTYPE_7_run_inst/clk_gate_output |            |               |       |       |         |          | 
     | _rsci_d_reg/latch                                  |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Hold Check with Pin inputDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/latch_clone_2/CK 
Endpoint:   inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
clk_gate_z_reg/latch_clone_2/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__STATREG/
z_reg_0_/Q                    (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.084
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.216
= Required Time                -0.135
  Arrival Time                 -0.033
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.648 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.639 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.609 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.585 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.552 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.543 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.513 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.499 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.461 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.453 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.413 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.413 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.381 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.381 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.349 | 
     | CTS_ccl_a_buf_01128                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   -0.347 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   -0.311 | 
     | CTS_ccl_a_buf_00963                                |              | CLKBUF_X2     | 0.020 | 0.004 |  -0.205 |   -0.307 | 
     | CTS_ccl_a_buf_00963                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.166 |   -0.268 | 
     | CTS_ccl_a_buf_00060                                |              | CLKBUF_X3     | 0.019 | 0.000 |  -0.166 |   -0.268 | 
     | CTS_ccl_a_buf_00060                                | A ^ -> Z ^   | CLKBUF_X3     | 0.016 | 0.037 |  -0.129 |   -0.231 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | SDFFR_X1      | 0.017 | 0.002 |  -0.127 |   -0.229 | 
     | _REGS_1__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | CK ^ -> Q v  | SDFFR_X1      | 0.014 | 0.056 |  -0.072 |   -0.174 | 
     | _REGS_1__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U22          |              | AOI21_X1      | 0.014 | 0.000 |  -0.072 |   -0.174 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U22          | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.018 |  -0.054 |   -0.156 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U26          |              | AOI21_X1      | 0.010 | 0.000 |  -0.054 |   -0.156 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U26          | B2 ^ -> ZN v | AOI21_X1      | 0.006 | 0.011 |  -0.043 |   -0.145 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | INV_X1        | 0.006 | 0.000 |  -0.043 |   -0.145 | 
     | _REGS_1__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | A v -> ZN ^  | INV_X1        | 0.006 | 0.010 |  -0.033 |   -0.135 | 
     | _REGS_1__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | CLKGATETST_X8 | 0.006 | 0.000 |  -0.033 |   -0.135 | 
     | _REGS_1__BUFREG/clk_gate_z_reg/latch_clone_2       |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.430 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.421 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.368 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.342 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.287 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.277 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.224 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.211 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.144 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.137 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.067 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.010 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.046 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.048 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.109 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu |            | CLKBUF_X3     | 0.034 | 0.003 |   0.010 |    0.112 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.072 |   0.082 |    0.184 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |            | CLKGATETST_X8 | 0.036 | 0.002 |   0.084 |    0.186 | 
     | _REGS_1__BUFREG/clk_gate_z_reg/latch_clone_2       |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Hold Check with Pin inputDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
clk_gate_z_reg/latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__STATREG/
z_reg_0_/Q                  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.084
+ Clock Gating Hold            -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.216
= Required Time                -0.135
  Arrival Time                 -0.033
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.648 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.639 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.609 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.585 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.552 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.543 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.513 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.499 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.461 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.453 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.413 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.381 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.381 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.349 | 
     | CTS_ccl_a_buf_01128                                |              | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   -0.347 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   -0.311 | 
     | CTS_ccl_a_buf_00963                                |              | CLKBUF_X2     | 0.020 | 0.004 |  -0.205 |   -0.307 | 
     | CTS_ccl_a_buf_00963                                | A ^ -> Z ^   | CLKBUF_X2     | 0.019 | 0.039 |  -0.166 |   -0.268 | 
     | CTS_ccl_a_buf_00060                                |              | CLKBUF_X3     | 0.019 | 0.000 |  -0.166 |   -0.268 | 
     | CTS_ccl_a_buf_00060                                | A ^ -> Z ^   | CLKBUF_X3     | 0.016 | 0.037 |  -0.129 |   -0.231 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | SDFFR_X1      | 0.017 | 0.002 |  -0.127 |   -0.230 | 
     | _REGS_1__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | CK ^ -> Q v  | SDFFR_X1      | 0.014 | 0.056 |  -0.072 |   -0.174 | 
     | _REGS_1__STATREG/z_reg_0_                          |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U22          |              | AOI21_X1      | 0.014 | 0.000 |  -0.072 |   -0.174 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U22          | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.018 |  -0.054 |   -0.156 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U26          |              | AOI21_X1      | 0.010 | 0.000 |  -0.054 |   -0.156 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/U26          | B2 ^ -> ZN v | AOI21_X1      | 0.006 | 0.011 |  -0.043 |   -0.145 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | INV_X1        | 0.006 | 0.000 |  -0.043 |   -0.145 | 
     | _REGS_1__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN | A v -> ZN ^  | INV_X1        | 0.006 | 0.010 |  -0.033 |   -0.135 | 
     | _REGS_1__BUFREG/U288                               |              |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |              | CLKGATETST_X8 | 0.006 | 0.000 |  -0.033 |   -0.135 | 
     | _REGS_1__BUFREG/clk_gate_z_reg/latch_clone         |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.430 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.421 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.368 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.342 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.287 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.277 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.224 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.210 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.144 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.137 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.067 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.010 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.046 | 
     | CTS_ccl_a_buf_01128                                |            | CLKBUF_X2     | 0.026 | 0.002 |  -0.054 |    0.048 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^ | CLKBUF_X2     | 0.034 | 0.062 |   0.007 |    0.109 | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu |            | CLKBUF_X3     | 0.034 | 0.003 |   0.010 |    0.112 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_bu | A ^ -> Z ^ | CLKBUF_X3     | 0.036 | 0.072 |   0.082 |    0.184 | 
     | f_00665                                            |            |               |       |       |         |          | 
     | inputDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN |            | CLKGATETST_X8 | 0.036 | 0.002 |   0.084 |    0.186 | 
     | _REGS_1__BUFREG/clk_gate_z_reg/latch_clone         |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Hold Check with Pin output_cns_pipe/FIFO/FIFO_REG_GEN_
REGS_2__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/
latch_clone/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATREG/z_reg_0_/Q        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.090
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.185
= Required Time                -0.101
  Arrival Time                  0.002
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.648 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.639 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.610 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.585 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.552 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.543 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.513 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.500 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.461 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.453 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.414 | 
     | CTS_cdb_buf_01231                                  |              | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.402 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.378 | 
     | CTS_ccl_buf_01172                                  |              | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.378 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.346 | 
     | CTS_ccl_a_buf_01108                                |              | CLKBUF_X2     | 0.023 | 0.009 |  -0.235 |   -0.337 | 
     | CTS_ccl_a_buf_01108                                | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.039 |  -0.196 |   -0.298 | 
     | CTS_ccl_a_buf_00933                                |              | CLKBUF_X3     | 0.020 | 0.004 |  -0.192 |   -0.294 | 
     | CTS_ccl_a_buf_00933                                | A ^ -> Z ^   | CLKBUF_X3     | 0.019 | 0.041 |  -0.150 |   -0.253 | 
     | CTS_ccl_a_buf_00070                                |              | CLKBUF_X2     | 0.019 | 0.000 |  -0.150 |   -0.253 | 
     | CTS_ccl_a_buf_00070                                | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.035 |  -0.115 |   -0.217 | 
     | output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATREG/ |              | SDFFR_X1      | 0.016 | 0.001 |  -0.114 |   -0.217 | 
     | z_reg_0_                                           |              |               |       |       |         |          | 
     | output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__STATREG/ | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.066 |   -0.168 | 
     | z_reg_0_                                           |              |               |       |       |         |          | 
     | output_cns_pipe/FIFO/U11                           |              | AOI21_X1      | 0.010 | 0.000 |  -0.066 |   -0.168 | 
     | output_cns_pipe/FIFO/U11                           | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.016 |  -0.049 |   -0.152 | 
     | output_cns_pipe/FIFO/U15                           |              | AOI21_X1      | 0.010 | 0.000 |  -0.049 |   -0.152 | 
     | output_cns_pipe/FIFO/U15                           | B1 ^ -> ZN v | AOI21_X1      | 0.006 | 0.010 |  -0.039 |   -0.141 | 
     | output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/U |              | INV_X1        | 0.006 | 0.000 |  -0.039 |   -0.141 | 
     | 539                                                |              |               |       |       |         |          | 
     | output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/U | A v -> ZN ^  | INV_X1        | 0.035 | 0.035 |  -0.003 |   -0.106 | 
     | 539                                                |              |               |       |       |         |          | 
     | output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/c |              | CLKGATETST_X8 | 0.035 | 0.005 |   0.002 |   -0.101 | 
     | lk_gate_z_reg/latch_clone                          |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.430 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.421 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.368 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.342 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.286 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.277 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.224 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.210 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.144 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.136 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.066 | 
     | CTS_cdb_buf_01231                                  |            | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |   -0.055 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |   -0.017 | 
     | CTS_ccl_buf_01172                                  |            | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |   -0.017 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    0.045 | 
     | CTS_ccl_a_buf_01110                                |            | CLKBUF_X3     | 0.039 | 0.010 |  -0.048 |    0.055 | 
     | CTS_ccl_a_buf_01110                                | A ^ -> Z ^ | CLKBUF_X3     | 0.032 | 0.068 |   0.021 |    0.123 | 
     | CTS_ccl_a_buf_00869                                |            | CLKBUF_X3     | 0.032 | 0.002 |   0.023 |    0.126 | 
     | CTS_ccl_a_buf_00869                                | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.065 |   0.089 |    0.191 | 
     | output_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/c |            | CLKGATETST_X8 | 0.031 | 0.001 |   0.090 |    0.193 | 
     | lk_gate_z_reg/latch_clone                          |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Hold Check with Pin systolicArray/paramsChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch_clone/CK 
Endpoint:   systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/clk_gate_z_reg/latch_clone/E (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
STATREG/z_reg_0_/Q                  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.079
+ Clock Gating Hold            -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.217
= Required Time                -0.143
  Arrival Time                 -0.040
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |               | 0.019 |       |  -0.546 |   -0.649 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.640 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.610 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.586 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.553 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.543 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.513 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.500 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.461 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.454 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.382 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.382 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.349 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |              | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   -0.349 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   -0.311 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |              | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   -0.310 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^   | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   -0.271 | 
     | systolicArray/CTS_ccl_a_buf_00072                  |              | CLKBUF_X2     | 0.020 | 0.000 |  -0.168 |   -0.271 | 
     | systolicArray/CTS_ccl_a_buf_00072                  | A ^ -> Z ^   | CLKBUF_X2     | 0.021 | 0.041 |  -0.128 |   -0.230 | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG |              | SDFFR_X1      | 0.021 | 0.001 |  -0.127 |   -0.229 | 
     | _GEN_REGS_2__STATREG/z_reg_0_                      |              |               |       |       |         |          | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG | CK ^ -> Q v  | SDFFR_X1      | 0.010 | 0.049 |  -0.078 |   -0.181 | 
     | _GEN_REGS_2__STATREG/z_reg_0_                      |              |               |       |       |         |          | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/U13      |              | AOI21_X1      | 0.010 | 0.000 |  -0.078 |   -0.181 | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/U13      | B1 v -> ZN ^ | AOI21_X1      | 0.010 | 0.016 |  -0.062 |   -0.165 | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/U16      |              | AOI21_X1      | 0.010 | 0.000 |  -0.062 |   -0.165 | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/U16      | B1 ^ -> ZN v | AOI21_X1      | 0.006 | 0.010 |  -0.051 |   -0.154 | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG |              | INV_X1        | 0.006 | 0.000 |  -0.051 |   -0.154 | 
     | _GEN_REGS_2__BUFREG/U9                             |              |               |       |       |         |          | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG | A v -> ZN ^  | INV_X1        | 0.007 | 0.011 |  -0.040 |   -0.143 | 
     | _GEN_REGS_2__BUFREG/U9                             |              |               |       |       |         |          | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG |              | CLKGATETST_X8 | 0.007 | 0.001 |  -0.040 |   -0.143 | 
     | _GEN_REGS_2__BUFREG/clk_gate_z_reg/latch_clone     |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.429 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.421 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.368 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.341 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.286 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.276 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.224 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.210 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.144 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.136 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01173                                  |            | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    0.046 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |            | CLKBUF_X2     | 0.026 | 0.000 |  -0.056 |    0.047 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^ | CLKBUF_X2     | 0.036 | 0.065 |   0.009 |    0.112 | 
     | systolicArray/CTS_ccl_a_buf_00793                  |            | CLKBUF_X3     | 0.036 | 0.001 |   0.010 |    0.112 | 
     | systolicArray/CTS_ccl_a_buf_00793                  | A ^ -> Z ^ | CLKBUF_X3     | 0.031 | 0.067 |   0.077 |    0.180 | 
     | systolicArray/paramsChannel_cns_pipe/FIFO/FIFO_REG |            | CLKGATETST_X8 | 0.031 | 0.002 |   0.079 |    0.182 | 
     | _GEN_REGS_2__BUFREG/clk_gate_z_reg/latch_clone     |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Hold Check with Pin inputDoubleBuffer/
InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferReader/
InputDoubleBufferReader_512_16_16_run_inst/clk_gate_while_while_for_for_asn_sft_
lpi_4_reg/latch/CK 
Endpoint:   inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/clk_gate_
while_while_for_for_asn_sft_lpi_4_reg/latch/E (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferReader/InputDoubleBufferReader_512_16_16_run_inst/lfst_exit_
while_while_for_for_for_lpi_2_reg/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.096
+ Clock Gating Hold            -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.219
= Required Time                -0.139
  Arrival Time                 -0.036
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.649 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.640 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.610 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.586 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.553 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.543 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.514 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.500 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.461 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.454 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.382 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.381 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.347 | 
     | CTS_ccl_a_buf_01100                                |               | CLKBUF_X3     | 0.022 | 0.013 |  -0.231 |   -0.334 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.036 |  -0.195 |   -0.298 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.192 |   -0.295 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.037 |  -0.155 |   -0.258 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00835       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKGATETST_X1 | 0.021 | 0.002 |  -0.154 |   -0.257 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/clk_gate_lfst_exitL_exit_ |               |               |       |       |         |          | 
     | while_while_for_for_for_for_lpi_2_reg/latch        |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> GCK ^ | CLKGATETST_X1 | 0.007 | 0.023 |  -0.131 |   -0.233 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/clk_gate_lfst_exitL_exit_ |               |               |       |       |         |          | 
     | while_while_for_for_for_for_lpi_2_reg/latch        |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | DFFR_X1       | 0.007 | 0.000 |  -0.131 |   -0.233 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/lfst_exit_while_while_for |               |               |       |       |         |          | 
     | _for_for_lpi_2_reg                                 |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q v   | DFFR_X1       | 0.005 | 0.055 |  -0.075 |   -0.178 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/lfst_exit_while_while_for |               |               |       |       |         |          | 
     | _for_for_lpi_2_reg                                 |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | NAND2_X1      | 0.005 | 0.000 |  -0.075 |   -0.178 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U12                       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A2 v -> ZN ^  | NAND2_X1      | 0.010 | 0.015 |  -0.061 |   -0.164 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U12                       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | INV_X1        | 0.010 | 0.000 |  -0.061 |   -0.164 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U13                       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> ZN v   | INV_X1        | 0.005 | 0.008 |  -0.053 |   -0.156 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U13                       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | NAND3_X1      | 0.005 | 0.000 |  -0.053 |   -0.156 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U120                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^  | NAND3_X1      | 0.005 | 0.009 |  -0.044 |   -0.147 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U120                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | OAI22_X1      | 0.005 | 0.000 |  -0.044 |   -0.147 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U124                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A2 ^ -> ZN v  | OAI22_X1      | 0.004 | 0.008 |  -0.036 |   -0.139 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/U124                      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKGATETST_X2 | 0.004 | 0.000 |  -0.036 |   -0.139 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |               |               |       |       |         |          | 
     | eader_512_16_16_run_inst/clk_gate_while_while_for_ |               |               |       |       |         |          | 
     | for_asn_sft_lpi_4_reg/latch                        |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.429 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.421 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.367 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.341 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.286 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.276 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.223 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.210 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.143 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.136 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.008 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.053 | 
     | CTS_ccl_a_buf_01100                                |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.067 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^ | CLKBUF_X3     | 0.025 | 0.060 |   0.024 |    0.127 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKBUF_X1     | 0.025 | 0.002 |   0.026 |    0.129 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00833       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^ | CLKBUF_X1     | 0.038 | 0.069 |   0.096 |    0.199 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/CTS_ccl_a_buf_00833       |            |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |            | CLKGATETST_X2 | 0.038 | 0.001 |   0.096 |    0.199 | 
     | ct_inst/inputDoubleBufferReader/InputDoubleBufferR |            |               |       |       |         |          | 
     | eader_512_16_16_run_inst/clk_gate_while_while_for_ |            |               |       |       |         |          | 
     | for_asn_sft_lpi_4_reg/latch                        |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_fifo_1_rsci/Fifo_IDTYPE_2_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
input_fifo_1_rsci/Fifo_IDTYPE_2_run_inst/clk_gate_output_rsci_d_reg/latch/E (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_47_cse_reg/Q                                                  (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.086
+ Clock Gating Hold             0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.101
  Arrival Time                  0.002
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.649 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.640 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.610 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.586 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.553 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.544 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.514 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.500 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.462 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.454 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.415 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.382 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.381 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.347 | 
     | CTS_ccl_a_buf_01098                                |               | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.335 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.299 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.195 |   -0.298 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.018 | 0.037 |  -0.158 |   -0.261 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.018 | 0.001 |  -0.157 |   -0.260 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.017 | 0.027 |  -0.130 |   -0.233 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.018 | 0.001 |  -0.129 |   -0.232 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.007 | 0.062 |  -0.067 |   -0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.007 | 0.000 |  -0.067 |   -0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.006 | 0.010 |  -0.057 |   -0.160 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.006 | 0.000 |  -0.057 |   -0.160 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.050 | 0.048 |  -0.009 |   -0.112 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X1 | 0.050 | 0.011 |   0.002 |   -0.101 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_1_rsci/Fifo_IDTYPE_2_run_inst/clk_gate_output_ |               |               |       |       |         |          | 
     | rsci_d_reg/latch                                   |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.429 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.420 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.367 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.341 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.286 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.276 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.223 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.209 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.143 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.136 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.065 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.008 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.054 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.068 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01118                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.027 | 0.064 |   0.028 |    0.131 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01118                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X1     | 0.027 | 0.002 |   0.030 |    0.134 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00891                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X1     | 0.024 | 0.055 |   0.086 |    0.189 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00891                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X1 | 0.024 | 0.000 |   0.086 |    0.189 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |            |               |       |       |         |          | 
     | ifo_1_rsci/Fifo_IDTYPE_2_run_inst/clk_gate_output_ |            |               |       |       |         |          | 
     | rsci_d_reg/latch                                   |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Hold Check with Pin systolicArray/systolicArrayCore/
SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_
IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_fifo_3_rsci/Fifo_IDTYPE_4_run_inst/
clk_gate_output_rsci_d_reg/latch/CK 
Endpoint:   systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
input_fifo_3_rsci/Fifo_IDTYPE_4_run_inst/clk_gate_output_rsci_d_reg/latch/E (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_
ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/
reg_ensig_cgo_47_cse_reg/Q                                                  (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.086
+ Clock Gating Hold             0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.195
= Required Time                -0.101
  Arrival Time                  0.002
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.649 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.640 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.610 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.586 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.553 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.544 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.514 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.501 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.462 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.454 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.415 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.414 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.382 | 
     | CTS_ccl_buf_01175                                  |               | CLKBUF_X3     | 0.016 | 0.001 |  -0.278 |   -0.381 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.034 |  -0.244 |   -0.348 | 
     | CTS_ccl_a_buf_01098                                |               | CLKBUF_X2     | 0.022 | 0.012 |  -0.232 |   -0.335 | 
     | CTS_ccl_a_buf_01098                                | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.036 |  -0.196 |   -0.299 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKBUF_X2     | 0.016 | 0.001 |  -0.195 |   -0.298 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^    | CLKBUF_X2     | 0.018 | 0.037 |  -0.158 |   -0.261 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |               |               |       |       |         |          | 
     | _a_buf_00871                                       |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X8 | 0.018 | 0.001 |  -0.157 |   -0.260 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.017 | 0.027 |  -0.130 |   -0.233 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/clk_gat |               |               |       |       |         |          | 
     | e_operator_16_false_slc_operator_16_false_acc_12_s |               |               |       |       |         |          | 
     | vs_reg/latch_clone_88                              |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | DFFR_X1       | 0.018 | 0.001 |  -0.129 |   -0.232 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | CK ^ -> Q ^   | DFFR_X1       | 0.007 | 0.062 |  -0.067 |   -0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/reg_ens |               |               |       |       |         |          | 
     | ig_cgo_47_cse_reg                                  |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | OAI21_X1      | 0.007 | 0.000 |  -0.067 |   -0.170 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | B1 ^ -> ZN v  | OAI21_X1      | 0.006 | 0.010 |  -0.057 |   -0.160 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U5                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | INV_X1        | 0.006 | 0.000 |  -0.057 |   -0.160 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A v -> ZN ^   | INV_X1        | 0.050 | 0.048 |  -0.009 |   -0.112 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/Systoli |               |               |       |       |         |          | 
     | cArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp_ |               |               |       |       |         |          | 
     | inst/U4                                            |               |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |               | CLKGATETST_X1 | 0.050 | 0.011 |   0.002 |   -0.101 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |               |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |               |               |       |       |         |          | 
     | ifo_3_rsci/Fifo_IDTYPE_4_run_inst/clk_gate_output_ |               |               |       |       |         |          | 
     | rsci_d_reg/latch                                   |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |            |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |               | 0.033 |       |  -0.532 |   -0.429 | 
     | CTS_ccl_buf_01190                                  |            | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |   -0.420 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |   -0.367 | 
     | CTS_ccl_buf_01188                                  |            | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |   -0.341 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |   -0.285 | 
     | CTS_ccl_buf_01186                                  |            | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |   -0.276 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |   -0.223 | 
     | CTS_ccl_buf_01184                                  |            | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |   -0.209 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |   -0.143 | 
     | CTS_ccl_buf_01182                                  |            | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |   -0.135 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |   -0.066 | 
     | CTS_ccl_buf_01180                                  |            | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |   -0.065 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^ | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |   -0.009 | 
     | CTS_ccl_buf_01175                                  |            | CLKBUF_X3     | 0.030 | 0.001 |  -0.111 |   -0.007 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^ | CLKBUF_X3     | 0.033 | 0.061 |  -0.050 |    0.054 | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X3     | 0.035 | 0.014 |  -0.036 |    0.068 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01118                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X3     | 0.027 | 0.064 |   0.028 |    0.132 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_01118                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKBUF_X1     | 0.027 | 0.002 |   0.030 |    0.134 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00891                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ | A ^ -> Z ^ | CLKBUF_X1     | 0.024 | 0.055 |   0.086 |    0.189 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/CTS_ccl |            |               |       |       |         |          | 
     | _a_buf_00891                                       |            |               |       |       |         |          | 
     | systolicArray/systolicArrayCore/SystolicArrayCore_ |            | CLKGATETST_X1 | 0.024 | 0.000 |   0.086 |    0.189 | 
     | IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArr |            |               |       |       |         |          | 
     | ayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/input_f |            |               |       |       |         |          | 
     | ifo_3_rsci/Fifo_IDTYPE_4_run_inst/clk_gate_output_ |            |               |       |       |         |          | 
     | rsci_d_reg/latch                                   |            |               |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 

