{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645307644242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645307644249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 22:54:04 2022 " "Processing started: Sat Feb 19 22:54:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645307644249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307644249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307644249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645307644549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645307644549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_my_calculator.vhd 2 1 " "Using design file e_my_calculator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_calculator-a_my_Calculator " "Found design unit 1: e_my_calculator-a_my_Calculator" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652070 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_calculator " "Found entity 1: e_my_calculator" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_my_calculator " "Elaborating entity \"e_my_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR e_my_calculator.vhd(9) " "VHDL Signal Declaration warning at e_my_calculator.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slv_out_unsigned e_my_calculator.vhd(21) " "VHDL Signal Declaration warning at e_my_calculator.vhd(21): used implicit default value for signal \"slv_out_unsigned\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_reset e_my_calculator.vhd(88) " "VHDL Signal Declaration warning at e_my_calculator.vhd(88): used explicit default value for signal \"slv_reset\" because signal was never assigned a value" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_operand_1 e_my_calculator.vhd(95) " "Verilog HDL or VHDL warning at e_my_calculator.vhd(95): object \"slv_operand_1\" assigned a value but never read" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_operand_2 e_my_calculator.vhd(95) " "Verilog HDL or VHDL warning at e_my_calculator.vhd(95): object \"slv_operand_2\" assigned a value but never read" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_digit_0 e_my_calculator.vhd(100) " "VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal \"r_digit_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_digit_1 e_my_calculator.vhd(100) " "VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal \"r_digit_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_digit_2 e_my_calculator.vhd(100) " "VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal \"r_digit_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_result_store e_my_calculator.vhd(102) " "Verilog HDL or VHDL warning at e_my_calculator.vhd(102): object \"slv_result_store\" assigned a value but never read" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(139) " "VHDL Process Statement warning at e_my_calculator.vhd(139): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_digit_1 e_my_calculator.vhd(141) " "VHDL Process Statement warning at e_my_calculator.vhd(141): signal \"slv_digit_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(147) " "VHDL Process Statement warning at e_my_calculator.vhd(147): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(155) " "VHDL Process Statement warning at e_my_calculator.vhd(155): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(163) " "VHDL Process Statement warning at e_my_calculator.vhd(163): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_push_btn_input e_my_calculator.vhd(171) " "VHDL Process Statement warning at e_my_calculator.vhd(171): signal \"slv_push_btn_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_1 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_1\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_2 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_2\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_3 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_3\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_4 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_4\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_5 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_5\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_6 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_6\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_7 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_7\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_8 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_8\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_9 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_9\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_10 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_10\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_start_operation e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_start_operation\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_start_operation e_my_calculator.vhd(135) " "Inferred latch for \"slv_start_operation\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_10 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_10\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_9 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_9\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_8 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_8\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_7 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_7\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_6 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_6\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_5 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_5\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_4 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_4\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_3 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_3\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_2 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_2\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_1 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_1\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652080 "|e_my_calculator"}
{ "Warning" "WSGN_SEARCH_FILE" "e_finite_sm.vhd 2 1 " "Using design file e_finite_sm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_finite_sm-a_finite_sm " "Found design unit 1: e_finite_sm-a_finite_sm" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652090 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_finite_sm " "Found entity 1: e_finite_sm" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_finite_sm e_finite_sm:finite_state_machine " "Elaborating entity \"e_finite_sm\" for hierarchy \"e_finite_sm:finite_state_machine\"" {  } { { "e_my_calculator.vhd" "finite_state_machine" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_convert_sw_to_integer.vhd 2 1 " "Using design file e_convert_sw_to_integer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_convert_sw_to_integer-a_convert_sw_to_integer " "Found design unit 1: e_convert_sw_to_integer-a_convert_sw_to_integer" {  } { { "e_convert_sw_to_integer.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_convert_sw_to_integer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652090 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_convert_sw_to_integer " "Found entity 1: e_convert_sw_to_integer" {  } { { "e_convert_sw_to_integer.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_convert_sw_to_integer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_convert_sw_to_integer e_convert_sw_to_integer:convert_digit " "Elaborating entity \"e_convert_sw_to_integer\" for hierarchy \"e_convert_sw_to_integer:convert_digit\"" {  } { { "e_my_calculator.vhd" "convert_digit" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_combine_int.vhd 2 1 " "Using design file e_combine_int.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_combine_int-a_combine_int " "Found design unit 1: e_combine_int-a_combine_int" {  } { { "e_combine_int.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_combine_int.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652100 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_combine_int " "Found entity 1: e_combine_int" {  } { { "e_combine_int.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_combine_int.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_combine_int e_combine_int:combine_digits_1 " "Elaborating entity \"e_combine_int\" for hierarchy \"e_combine_int:combine_digits_1\"" {  } { { "e_my_calculator.vhd" "combine_digits_1" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_flipflop.vhd 2 1 " "Using design file e_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_flipflop-a_flipflop " "Found design unit 1: e_flipflop-a_flipflop" {  } { { "e_flipflop.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652110 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_flipflop " "Found entity 1: e_flipflop" {  } { { "e_flipflop.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_flipflop e_flipflop:flip_flop_1 " "Elaborating entity \"e_flipflop\" for hierarchy \"e_flipflop:flip_flop_1\"" {  } { { "e_my_calculator.vhd" "flip_flop_1" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_7_seg.vhd 2 1 " "Using design file e_7_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_7_seg-a_7_seg " "Found design unit 1: e_7_seg-a_7_seg" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652120 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_7_seg " "Found entity 1: e_7_seg" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_7_seg e_7_seg:HEX_1 " "Elaborating entity \"e_7_seg\" for hierarchy \"e_7_seg:HEX_1\"" {  } { { "e_my_calculator.vhd" "HEX_1" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_0 e_7_seg.vhd(20) " "VHDL Signal Declaration warning at e_7_seg.vhd(20): used explicit default value for signal \"slv_0\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_1 e_7_seg.vhd(21) " "VHDL Signal Declaration warning at e_7_seg.vhd(21): used explicit default value for signal \"slv_1\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_2 e_7_seg.vhd(22) " "VHDL Signal Declaration warning at e_7_seg.vhd(22): used explicit default value for signal \"slv_2\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_3 e_7_seg.vhd(23) " "VHDL Signal Declaration warning at e_7_seg.vhd(23): used explicit default value for signal \"slv_3\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_4 e_7_seg.vhd(24) " "VHDL Signal Declaration warning at e_7_seg.vhd(24): used explicit default value for signal \"slv_4\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_5 e_7_seg.vhd(25) " "VHDL Signal Declaration warning at e_7_seg.vhd(25): used explicit default value for signal \"slv_5\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_6 e_7_seg.vhd(26) " "VHDL Signal Declaration warning at e_7_seg.vhd(26): used explicit default value for signal \"slv_6\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_7 e_7_seg.vhd(27) " "VHDL Signal Declaration warning at e_7_seg.vhd(27): used explicit default value for signal \"slv_7\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_8 e_7_seg.vhd(28) " "VHDL Signal Declaration warning at e_7_seg.vhd(28): used explicit default value for signal \"slv_8\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_9 e_7_seg.vhd(29) " "VHDL Signal Declaration warning at e_7_seg.vhd(29): used explicit default value for signal \"slv_9\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_X e_7_seg.vhd(30) " "VHDL Signal Declaration warning at e_7_seg.vhd(30): used explicit default value for signal \"slv_X\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_0 e_7_seg.vhd(43) " "VHDL Process Statement warning at e_7_seg.vhd(43): signal \"slv_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_1 e_7_seg.vhd(45) " "VHDL Process Statement warning at e_7_seg.vhd(45): signal \"slv_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_2 e_7_seg.vhd(47) " "VHDL Process Statement warning at e_7_seg.vhd(47): signal \"slv_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_3 e_7_seg.vhd(49) " "VHDL Process Statement warning at e_7_seg.vhd(49): signal \"slv_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_4 e_7_seg.vhd(51) " "VHDL Process Statement warning at e_7_seg.vhd(51): signal \"slv_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_5 e_7_seg.vhd(53) " "VHDL Process Statement warning at e_7_seg.vhd(53): signal \"slv_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_6 e_7_seg.vhd(55) " "VHDL Process Statement warning at e_7_seg.vhd(55): signal \"slv_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_7 e_7_seg.vhd(57) " "VHDL Process Statement warning at e_7_seg.vhd(57): signal \"slv_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_8 e_7_seg.vhd(59) " "VHDL Process Statement warning at e_7_seg.vhd(59): signal \"slv_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_9 e_7_seg.vhd(61) " "VHDL Process Statement warning at e_7_seg.vhd(61): signal \"slv_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_X e_7_seg.vhd(63) " "VHDL Process Statement warning at e_7_seg.vhd(63): signal \"slv_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652120 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WSGN_SEARCH_FILE" "e_arithmetic_operations.vhd 2 1 " "Using design file e_arithmetic_operations.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_arithmetic_operations-a_arithmetic_operations " "Found design unit 1: e_arithmetic_operations-a_arithmetic_operations" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652130 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_arithmetic_operations " "Found entity 1: e_arithmetic_operations" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307652130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_arithmetic_operations e_arithmetic_operations:operation " "Elaborating entity \"e_arithmetic_operations\" for hierarchy \"e_arithmetic_operations:operation\"" {  } { { "e_my_calculator.vhd" "operation" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_start_operation e_arithmetic_operations.vhd(32) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(32): signal \"slv_start_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_push_btn e_arithmetic_operations.vhd(33) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(33): signal \"slv_push_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(35) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(35): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(35) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(35): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(37) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(37): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(37) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(37): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(39) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(39): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(39) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(39): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(41) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(41): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(41) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(41): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_out_unsigned e_arithmetic_operations.vhd(28) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(28): inferring latch(es) for signal or variable \"slv_out_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[0\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[0\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[1\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[1\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[2\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[2\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[3\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[3\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[4\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[4\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[5\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[5\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[6\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[6\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[7\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[7\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[8\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[8\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[9\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[9\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[10\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[10\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[11\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[11\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[12\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[12\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[13\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[13\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[14\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[14\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[15\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[15\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[16\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[16\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[17\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[17\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[18\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[18\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[19\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[19\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[20\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[20\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[21\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[21\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[22\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[22\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[23\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[23\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[24\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[24\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[25\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[25\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[26\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[26\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[27\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[27\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[28\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[28\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[29\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[29\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[30\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[30\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[31\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[31\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307652130 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_1 " "Latch slv_enable_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307652497 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307652497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_2 " "Latch slv_enable_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_finite_sm:finite_state_machine\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal e_finite_sm:finite_state_machine\|WideOr0" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307652497 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307652497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_3 " "Latch slv_enable_3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_finite_sm:finite_state_machine\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal e_finite_sm:finite_state_machine\|WideOr0" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307652497 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307652497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_4 " "Latch slv_enable_4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_finite_sm:finite_state_machine\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal e_finite_sm:finite_state_machine\|WideOr0" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307652497 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307652497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[0\] GND " "Pin \"slv_out_unsigned\[0\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[1\] GND " "Pin \"slv_out_unsigned\[1\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[2\] GND " "Pin \"slv_out_unsigned\[2\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[3\] GND " "Pin \"slv_out_unsigned\[3\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[4\] GND " "Pin \"slv_out_unsigned\[4\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[5\] GND " "Pin \"slv_out_unsigned\[5\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[6\] GND " "Pin \"slv_out_unsigned\[6\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[7\] GND " "Pin \"slv_out_unsigned\[7\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[8\] GND " "Pin \"slv_out_unsigned\[8\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[9\] GND " "Pin \"slv_out_unsigned\[9\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[10\] GND " "Pin \"slv_out_unsigned\[10\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[11\] GND " "Pin \"slv_out_unsigned\[11\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[12\] GND " "Pin \"slv_out_unsigned\[12\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[13\] GND " "Pin \"slv_out_unsigned\[13\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[14\] GND " "Pin \"slv_out_unsigned\[14\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[15\] GND " "Pin \"slv_out_unsigned\[15\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307652537 "|e_my_calculator|slv_out_unsigned[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645307652537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645307652595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645307652943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307652943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645307652981 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645307652981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645307652981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645307652981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645307653002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 22:54:13 2022 " "Processing ended: Sat Feb 19 22:54:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645307653002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645307653002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645307653002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307653002 ""}
