Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Wed Oct 31 16:30:54 2018
| Host         : Qlala-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
| Design       : main_interconnect
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           11 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------+------------------------+------------------+----------------+
|  inst/clk_intern     |                                 |                        |                1 |              1 |
|  inst/CLK            | UART_RS232_inst/__1/i__n_0      |                        |                1 |              1 |
|  inst/CLK            | UART_RS232_inst/rx_valid1_out   |                        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                 |                        |                1 |              1 |
|  inst/CLK            | UART_RS232_inst/__3/i__n_0      |                        |                1 |              2 |
|  inst/CLK            | UART_RS232_inst/tx_I            |                        |                2 |              4 |
|  inst/CLK            | UART_RS232_inst/rx_I[2]_i_1_n_0 | UART_RS232_inst/p_0_in |                3 |              4 |
|  inst/CLK            | UART_RS232_inst/tx_pulled_data  |                        |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                 | inst/clk_intern        |                3 |             12 |
|  inst/CLK            |                                 | UART_RS232_inst/p_0_in |                5 |             14 |
|  inst/CLK            |                                 |                        |                9 |             16 |
+----------------------+---------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


