INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Half_adder1/Half_adder_behav/Half_adder_behav.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Half_adder1/Half_adder_behav/Half_adder_behav.srcs/sim_1/new/tb_ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Half_adder1/Half_adder_behav/Half_adder_behav.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
