

================================================================
== Vivado HLS Report for 'fft_fixed'
================================================================
* Date:           Mon Apr 12 19:34:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fft_0412_1922
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.583 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       49|    19627| 0.490 us | 0.196 ms |   49|  19627|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |       48|    19626| 8 ~ 3271 |          -|          -|       6|    no    |
        | + Loop 1.1      |        6|     3268|  6 ~ 102 |          -|          -| 1 ~ 32 |    no    |
        |  ++ Loop 1.1.1  |        3|       98|         3|          -|          -| 1 ~ 32 |    no    |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      3|      -|      -|    -|
|Expression       |        -|      0|      0|    878|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|     35|     10|    -|
|Multiplexer      |        -|      -|      -|    200|    -|
|Register         |        -|      -|    516|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    551|   1088|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      1|   ~0  |      2|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |fft_fixed_am_submbkb_U1  |fft_fixed_am_submbkb  | (i0 - i1) * i2 |
    |fft_fixed_mac_mulcud_U2  |fft_fixed_mac_mulcud  |  i0 + i1 * i2  |
    |fft_fixed_mac_muldEe_U3  |fft_fixed_mac_muldEe  |  i0 * i1 - i2  |
    +-------------------------+----------------------+----------------+

    * Memory: 
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |cos_table_U  |fft_fixed_cos_table  |        0|  18|   5|    0|    17|   18|     1|          306|
    |sin_table_U  |fft_fixed_sin_table  |        0|  17|   5|    0|    17|   17|     1|          289|
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                     |        0|  35|  10|    0|    34|   35|     2|          595|
    +-------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln396_fu_426_p2          |     *    |      0|  0|  32|           6|           7|
    |add_ln2463_fu_666_p2         |     +    |      0|  0|  15|           6|           6|
    |add_ln37_1_fu_656_p2         |     +    |      0|  0|  19|          12|          12|
    |add_ln690_fu_348_p2          |     +    |      0|  0|  15|           2|           8|
    |i_fu_308_p2                  |     +    |      0|  0|  12|           3|           1|
    |idx_l_v_0_fu_661_p2          |     +    |      0|  0|  15|           5|           5|
    |j_fu_420_p2                  |     +    |      0|  0|  15|           6|           1|
    |k_fu_651_p2                  |     +    |      0|  0|  20|          13|          13|
    |kk_fu_593_p2                 |     +    |      0|  0|  15|           6|           1|
    |r_v_0_fu_683_p2              |     +    |      0|  0|  15|           1|           6|
    |ret_V_3_fu_577_p2            |     +    |      0|  0|  25|          18|          18|
    |tmp_M_imag_V_4_fu_814_p2     |     +    |      0|  0|  31|          24|          24|
    |tmp_M_real_V_4_fu_809_p2     |     +    |      0|  0|  31|          24|          24|
    |idx_1_fu_471_p2              |     -    |      0|  0|  15|           6|           5|
    |p_Val2_8_fu_553_p2           |     -    |      0|  0|  24|           1|          17|
    |ret_V_1_fu_567_p2            |     -    |      0|  0|  25|          18|          18|
    |sub_ln703_1_fu_540_p2        |     -    |      0|  0|  24|           1|          17|
    |sub_ln703_fu_526_p2          |     -    |      0|  0|  25|           1|          18|
    |tmp_M_imag_V_fu_784_p2       |     -    |      0|  0|  31|          24|          24|
    |tmp_M_real_V_fu_779_p2       |     -    |      0|  0|  31|          24|          24|
    |and_ln52_fu_516_p2           |    and   |      0|  0|   6|           1|           1|
    |and_ln56_fu_491_p2           |    and   |      0|  0|   6|           1|           1|
    |and_ln64_fu_895_p2           |    and   |      0|  0|   6|           1|           1|
    |and_ln9_1_fu_635_p2          |    and   |      0|  0|   6|           6|           6|
    |and_ln9_fu_620_p2            |    and   |      0|  0|   6|           5|           5|
    |icmp_ln17_fu_302_p2          |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln22_fu_414_p2          |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln24_fu_587_p2          |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln276_fu_891_p2         |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln280_fu_384_p2         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln48_fu_439_p2          |   icmp   |      0|  0|  13|          13|           5|
    |icmp_ln52_fu_455_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln56_fu_465_p2          |   icmp   |      0|  0|  13|          13|           6|
    |icmp_ln61_fu_697_p2          |   icmp   |      0|  0|  13|          13|           6|
    |swap_d_1_fu_641_p2           |   icmp   |      0|  0|  11|           6|           1|
    |swap_d_fu_625_p2             |   icmp   |      0|  0|  11|           5|           1|
    |or_ln56_fu_521_p2            |    or    |      0|  0|   6|           1|           1|
    |data_l_M_imag_V_fu_851_p3    |  select  |      0|  0|  23|           1|          23|
    |data_l_M_real_V_fu_839_p3    |  select  |      0|  0|  23|           1|          23|
    |data_u_M_imag_V_2_fu_875_p3  |  select  |      0|  0|  23|           1|          23|
    |data_u_M_real_V_2_fu_863_p3  |  select  |      0|  0|  23|           1|          23|
    |idx_2_fu_477_p3              |  select  |      0|  0|   5|           1|           5|
    |idx_3_fu_497_p3              |  select  |      0|  0|   5|           1|           5|
    |idx_l_v_0_2_fu_689_p3        |  select  |      0|  0|   6|           1|           6|
    |p_Val2_15_fu_703_p3          |  select  |      0|  0|  24|           1|          24|
    |p_Val2_16_fu_710_p3          |  select  |      0|  0|  24|           1|          24|
    |p_Val2_3_fu_546_p3           |  select  |      0|  0|  17|           1|          17|
    |p_Val2_4_fu_717_p3           |  select  |      0|  0|  24|           1|          24|
    |p_Val2_5_fu_724_p3           |  select  |      0|  0|  24|           1|          24|
    |p_Val2_7_fu_532_p3           |  select  |      0|  0|  18|           1|          18|
    |select_ln397_fu_376_p3       |  select  |      0|  0|   2|           1|           2|
    |shl_ln26_fu_332_p2           |    shl   |      0|  0|  13|           2|           6|
    |shl_ln38_fu_338_p2           |    shl   |      0|  0|  13|           1|           6|
    |idx_u_v_0_fu_603_p2          |    xor   |      0|  0|   6|           5|           5|
    |xor_ln48_fu_511_p2           |    xor   |      0|  0|   6|           1|           2|
    |xor_ln52_fu_485_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 878|         323|         573|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  41|          8|    1|          8|
    |ap_phi_mux_idx_l_v_0_3_phi_fu_290_p4  |   9|          2|   32|         64|
    |i_0_reg_221                           |   9|          2|    3|          6|
    |idx_l_assign_reg_255                  |   9|          2|   32|         64|
    |idx_l_v_0_0_reg_232                   |   9|          2|   32|         64|
    |idx_l_v_0_3_reg_286                   |   9|          2|   32|         64|
    |k_0_reg_266                           |   9|          2|   12|         24|
    |k_1_reg_244                           |   9|          2|    6|         12|
    |kk_0_reg_275                          |   9|          2|    6|         12|
    |n1_v_0_reg_210                        |   9|          2|    7|         14|
    |op_v_read_assign_reg_186              |   9|          2|    6|         12|
    |phi_ln1082_reg_198                    |   9|          2|    6|         12|
    |x_l_M_imag_V_address0                 |  15|          3|    5|         15|
    |x_l_M_real_V_address0                 |  15|          3|    5|         15|
    |x_u_M_imag_V_address0                 |  15|          3|    5|         15|
    |x_u_M_real_V_address0                 |  15|          3|    5|         15|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 200|         42|  195|        416|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln37_1_reg_1107         |  12|   0|   12|          0|
    |add_ln690_reg_972           |   8|   0|    8|          0|
    |and_ln56_reg_1032           |   1|   0|    1|          0|
    |ap_CS_fsm                   |   7|   0|    7|          0|
    |i_0_reg_221                 |   3|   0|    3|          0|
    |i_reg_947                   |   3|   0|    3|          0|
    |icmp_ln22_reg_1012          |   1|   0|    1|          0|
    |icmp_ln24_reg_1062          |   1|   0|    1|          0|
    |icmp_ln280_reg_982          |   1|   0|    1|          0|
    |icmp_ln48_reg_1021          |   1|   0|    1|          0|
    |icmp_ln52_reg_1026          |   1|   0|    1|          0|
    |icmp_ln61_reg_1117          |   1|   0|    1|          0|
    |idx_l_assign_reg_255        |  32|   0|   32|          0|
    |idx_l_v_0_0_reg_232         |  32|   0|   32|          0|
    |idx_l_v_0_2_reg_1112        |   6|   0|    6|          0|
    |idx_l_v_0_3_reg_286         |  32|   0|   32|          0|
    |j_reg_1016                  |   6|   0|    6|          0|
    |k_0_reg_266                 |  12|   0|   12|          0|
    |k_1_reg_244                 |   6|   0|    6|          0|
    |kk_0_reg_275                |   6|   0|    6|          0|
    |kk_reg_1066                 |   6|   0|    6|          0|
    |n1_v_0_reg_210              |   7|   0|    7|          0|
    |n2_v_0_reg_952              |   6|   0|    7|          1|
    |op_v_read_assign_reg_186    |   6|   0|    6|          0|
    |p_Val2_15_reg_1121          |  24|   0|   24|          0|
    |p_Val2_16_reg_1127          |  24|   0|   24|          0|
    |p_Val2_4_reg_1133           |  24|   0|   24|          0|
    |p_Val2_5_reg_1138           |  24|   0|   24|          0|
    |phi_ln1082_reg_198          |   6|   0|   28|         22|
    |sext_ln1116_reg_1047        |  40|   0|   40|          0|
    |sext_ln700_1_reg_1052       |  40|   0|   40|          0|
    |sext_ln727_1_reg_1057       |  40|   0|   40|          0|
    |shl_ln38_reg_967            |   6|   0|    6|          0|
    |swap_d_1_reg_1099           |   1|   0|    1|          0|
    |swap_d_reg_1091             |   1|   0|    1|          0|
    |tmp_1_reg_1143              |  24|   0|   24|          0|
    |trunc_ln1_reg_977           |   5|   0|    5|          0|
    |trunc_ln587_reg_997         |   5|   0|    5|          0|
    |trunc_ln995_reg_987         |   5|   0|    5|          0|
    |x_l_M_imag_V_addr_reg_1076  |   5|   0|    5|          0|
    |x_l_M_real_V_addr_reg_1071  |   5|   0|    5|          0|
    |x_u_M_imag_V_addr_reg_1086  |   5|   0|    5|          0|
    |x_u_M_real_V_addr_reg_1081  |   5|   0|    5|          0|
    |zext_ln1874_reg_962         |   6|   0|   13|          7|
    |zext_ln1876_reg_957         |   6|   0|   13|          7|
    |zext_ln23_1_reg_1002        |   6|   0|    8|          2|
    |zext_ln23_2_reg_1007        |   6|   0|   12|          6|
    |zext_ln37_reg_992           |   6|   0|   12|          6|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 516|   0|  567|         51|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   fft_fixed  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   fft_fixed  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   fft_fixed  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   fft_fixed  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   fft_fixed  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   fft_fixed  | return value |
|x_l_M_real_V_address0  | out |    5|  ap_memory | x_l_M_real_V |     array    |
|x_l_M_real_V_ce0       | out |    1|  ap_memory | x_l_M_real_V |     array    |
|x_l_M_real_V_we0       | out |    1|  ap_memory | x_l_M_real_V |     array    |
|x_l_M_real_V_d0        | out |   24|  ap_memory | x_l_M_real_V |     array    |
|x_l_M_real_V_q0        |  in |   24|  ap_memory | x_l_M_real_V |     array    |
|x_l_M_imag_V_address0  | out |    5|  ap_memory | x_l_M_imag_V |     array    |
|x_l_M_imag_V_ce0       | out |    1|  ap_memory | x_l_M_imag_V |     array    |
|x_l_M_imag_V_we0       | out |    1|  ap_memory | x_l_M_imag_V |     array    |
|x_l_M_imag_V_d0        | out |   24|  ap_memory | x_l_M_imag_V |     array    |
|x_l_M_imag_V_q0        |  in |   24|  ap_memory | x_l_M_imag_V |     array    |
|x_u_M_real_V_address0  | out |    5|  ap_memory | x_u_M_real_V |     array    |
|x_u_M_real_V_ce0       | out |    1|  ap_memory | x_u_M_real_V |     array    |
|x_u_M_real_V_we0       | out |    1|  ap_memory | x_u_M_real_V |     array    |
|x_u_M_real_V_d0        | out |   24|  ap_memory | x_u_M_real_V |     array    |
|x_u_M_real_V_q0        |  in |   24|  ap_memory | x_u_M_real_V |     array    |
|x_u_M_imag_V_address0  | out |    5|  ap_memory | x_u_M_imag_V |     array    |
|x_u_M_imag_V_ce0       | out |    1|  ap_memory | x_u_M_imag_V |     array    |
|x_u_M_imag_V_we0       | out |    1|  ap_memory | x_u_M_imag_V |     array    |
|x_u_M_imag_V_d0        | out |   24|  ap_memory | x_u_M_imag_V |     array    |
|x_u_M_imag_V_q0        |  in |   24|  ap_memory | x_u_M_imag_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

