Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P1/Guilherme/MI_SD_P1/nios_project/nios_project.qsys --block-symbol-file --output-directory=/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P1/Guilherme/MI_SD_P1/nios_project/nios_project --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading nios_project/nios_project.qsys
Progress: Reading input file
Progress: Adding btn [altera_avalon_pio 15.0]
Progress: Parameterizing module btn
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_project.btn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_project.btn: Interrupt sender btn.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P1/Guilherme/MI_SD_P1/nios_project/nios_project.qsys --synthesis=VERILOG --output-directory=/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P1/Guilherme/MI_SD_P1/nios_project/nios_project/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading nios_project/nios_project.qsys
Progress: Reading input file
Progress: Adding btn [altera_avalon_pio 15.0]
Progress: Parameterizing module btn
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_project.btn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_project.btn: Interrupt sender btn.irq is not connected to an interrupt receiver
Info: nios_project: Generating nios_project "nios_project" for QUARTUS_SYNTH
Info: btn: Starting RTL generation for module 'nios_project_btn'
Info: btn:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_btn --dir=/tmp/alt7654_1158606838873708595.dir/0049_btn_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7654_1158606838873708595.dir/0049_btn_gen//nios_project_btn_component_configuration.pl  --do_build_sim=0  ]
Info: btn: Done RTL generation for module 'nios_project_btn'
Info: btn: "nios_project" instantiated altera_avalon_pio "btn"
Info: jtag_uart_0: Starting RTL generation for module 'nios_project_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_project_jtag_uart_0 --dir=/tmp/alt7654_1158606838873708595.dir/0050_jtag_uart_0_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7654_1158606838873708595.dir/0050_jtag_uart_0_gen//nios_project_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_project_jtag_uart_0'
Info: jtag_uart_0: "nios_project" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'nios_project_leds'
Info: leds:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_leds --dir=/tmp/alt7654_1158606838873708595.dir/0051_leds_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7654_1158606838873708595.dir/0051_leds_gen//nios_project_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_project_leds'
Info: leds: "nios_project" instantiated altera_avalon_pio "leds"
Info: nios2_gen2_0: "nios_project" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_project_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_project_onchip_memory2_0 --dir=/tmp/alt7654_1158606838873708595.dir/0052_onchip_memory2_0_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7654_1158606838873708595.dir/0052_onchip_memory2_0_gen//nios_project_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Bareword found where operator expected at /tmp/alt7654_1158606838873708595.dir/0052_onchip_memory2_0_gen//nios_project_onchip_memory2_0_component_configuration.pl line 17, near "00134CD5"
Info: onchip_memory2_0: 	(Missing operator before CD5?)
Info: onchip_memory2_0: 
Info: onchip_memory2_0: ERROR:
Info: onchip_memory2_0: Failure compiling '/tmp/alt7654_1158606838873708595.dir/0052_onchip_memory2_0_gen//nios_project_onchip_memory2_0_component_configuration.pl' - syntax error at /tmp/alt7654_1158606838873708595.dir/0052_onchip_memory2_0_gen//nios_project_onchip_memory2_0_component_configuration.pl line 17, near "00134CD5"
Error: onchip_memory2_0: Failed to generate module nios_project_onchip_memory2_0
Info: onchip_memory2_0: Done RTL generation for module 'nios_project_onchip_memory2_0'
Info: onchip_memory2_0: "nios_project" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Error: Generation stopped, 4 or more modules remaining
Info: nios_project: Done "nios_project" with 10 modules, 5 files
Error: ip-generate failed with exit code 1: 2 Errors, 1 Warning
Info: Finished: Create HDL design files for synthesis
