{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461882754054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461882754054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 18:32:33 2016 " "Processing started: Thu Apr 28 18:32:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461882754054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882754054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test " "Command: quartus_sta SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882754055 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882754141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882755750 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882755793 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882755793 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461882757144 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757144 ""}
{ "Info" "ISTA_SDC_FOUND" "SoCKit_DDR3_RTL_Test.sdc " "Reading SDC File: 'SoCKit_DDR3_RTL_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757239 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 247.51 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 247.51 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.03 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.03 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461882757245 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 60 Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(60): Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 60 Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(60): Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 60 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461882757248 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 60 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(60): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 61 Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(61): Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 61 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(61): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461882757250 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 61 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(61): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 63 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(63): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461882757250 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 63 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(63): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 64 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(64): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461882757251 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 64 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(64): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757251 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.sdc " "Reading SDC File: 'FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757252 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757280 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sdc " "Reading SDC File: 'FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757288 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_ddr3_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_ddr3_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882757289 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882757700 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882757856 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882757911 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882757911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758326 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758327 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882758332 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758332 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882758334 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882758364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1461882758633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.593 " "Worst-case setup slack is -0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -3.183 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.593              -3.183 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.434               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.589               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.009               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    1.035               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    1.098               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    2.866               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.341               0.000 altera_reserved_tck  " "    5.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.709               0.000 OSC_50_B3B  " "   12.709               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 OSC_50_B3B  " "    0.319               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.388               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.390               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    0.562               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.608               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.323               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 altera_reserved_tck  " "    1.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.324 " "Worst-case recovery slack is 1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.324               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    1.324               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.468               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.520               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.492               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    8.492               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.229               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    9.229               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.005               0.000 altera_reserved_tck  " "   10.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.065               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   35.065               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.832 " "Worst-case removal slack is 0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.832               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    1.244               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    1.307               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.566               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.566               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.651               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.899               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    1.899               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.482               0.000 altera_reserved_tck  " "    2.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.832 " "Worst-case minimum pulse width slack is 0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.832               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.836               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.721               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.721               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.264               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    2.264               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.498               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    2.498               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.072               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    5.072               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.040               0.000 OSC_50_B3B  " "    9.040               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.807               0.000 OSC_50_B4A  " "    9.807               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.435               0.000 altera_reserved_tck  " "   15.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.894               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   18.894               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882758733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758733 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758734 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.411 ns " "Worst Case Available Settling Time: 11.411 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882758819 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882758819 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_ddr3_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_ddr3_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882758970 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882759339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.593 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882760911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882760911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882760911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882760911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882760911 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882760911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761029 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882761029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.324 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761102 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882761102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.832 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.832" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882761182 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882761182 ""}
{ "Info" "0" "" "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.486  0.368" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.486  0.368" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  8.072     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  8.072     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \| -0.593  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \| -0.593  0.303" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  1.324  0.832" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  1.324  0.832" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.469  0.584" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.469  0.584" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.733  0.733" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.733  0.733" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.247  0.181" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.247  0.181" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Read Resync (Slow 1100mV 85C Model)                   \|    1.0    1.0" {  } {  } 0 0 "Read Resync (Slow 1100mV 85C Model)                   \|    1.0    1.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761284 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.141  0.228" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.141  0.228" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761285 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761285 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761346 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882761555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882761625 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882761625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882781140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882781802 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882781802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782137 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782137 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882782141 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1461882782351 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.570 " "Worst-case setup slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570              -4.635 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.570              -4.635 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.627               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.644               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.963               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    1.068               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.193               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.719               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    2.719               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.799               0.000 altera_reserved_tck  " "    5.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.863               0.000 OSC_50_B3B  " "   12.863               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 OSC_50_B3B  " "    0.309               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.330               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.347               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.380               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.380               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    0.563               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.738               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.240               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.559               0.000 altera_reserved_tck  " "    1.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.501 " "Worst-case recovery slack is 1.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.501               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    1.501               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.729               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.735               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.735               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.753               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    8.753               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.426               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    9.426               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.472               0.000 altera_reserved_tck  " "   10.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.331               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   35.331               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.778 " "Worst-case removal slack is 0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.778               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    1.161               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    1.177               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.462               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.569               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    1.805               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.211               0.000 altera_reserved_tck  " "    2.211               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.839 " "Worst-case minimum pulse width slack is 0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.839               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.845               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.678               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.216               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    2.216               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.507               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    2.507               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.034               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    5.034               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 OSC_50_B3B  " "    8.914               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.802               0.000 OSC_50_B4A  " "    9.802               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.400               0.000 altera_reserved_tck  " "   15.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.910               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   18.910               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882782728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782728 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782728 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.515 ns " "Worst Case Available Settling Time: 11.515 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882782812 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882782812 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_ddr3_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_ddr3_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882783051 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882783425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.570 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882784901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882784901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882784901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882784901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882784901 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882784901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.330 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785085 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882785085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.501 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785190 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882785190 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.778 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.778" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882785296 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882785296 ""}
{ "Info" "0" "" "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.558  0.288" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.558  0.288" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  8.198     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  8.198     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \|  -0.57   0.33" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \|  -0.57   0.33" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  1.501  0.778" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  1.501  0.778" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.539  0.571" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.539  0.571" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785417 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.718  0.718" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.718  0.718" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785418 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.254  0.188" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.254  0.188" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785418 ""}
{ "Info" "0" "" "Read Resync (Slow 1100mV 0C Model)                    \|    1.0    1.0" {  } {  } 0 0 "Read Resync (Slow 1100mV 0C Model)                    \|    1.0    1.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785418 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.172  0.251" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.172  0.251" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785418 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785418 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785506 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882785741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882786129 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882786129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882800388 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882800887 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882800887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801226 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801226 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882801231 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.774 " "Worst-case setup slack is 1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.774               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.774               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    2.879               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.919               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    2.919               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.609               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.609               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.834               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    3.834               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.218               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    4.218               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.013               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    9.013               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.897               0.000 altera_reserved_tck  " "   11.897               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.632               0.000 OSC_50_B3B  " "   16.632               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 OSC_50_B3B  " "    0.135               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.156               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.176               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    0.238               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.541               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 altera_reserved_tck  " "    0.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.683               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.056 " "Worst-case recovery slack is 4.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.056               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    4.056               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.108               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.108               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.305               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    4.305               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.983               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "   10.983               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.289               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   11.289               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.580               0.000 altera_reserved_tck  " "   13.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.293               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   37.293               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.300 " "Worst-case removal slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.300               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.507               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    0.578               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.633               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.764               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.829               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 altera_reserved_tck  " "    0.963               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.307 " "Worst-case minimum pulse width slack is 1.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.307               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.309               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.224               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.870               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    2.870               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    2.966               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.567               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    5.567               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.480               0.000 OSC_50_B3B  " "    9.480               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.905               0.000 OSC_50_B4A  " "    9.905               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.385               0.000 altera_reserved_tck  " "   15.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.541               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   19.541               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882801969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801969 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882801970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.426 ns " "Worst Case Available Settling Time: 12.426 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882802056 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882802056 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_ddr3_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_ddr3_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882802432 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882802774 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.774 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.774" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804637 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882804637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882804855 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882804855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.056 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.056" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805022 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882805022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.300 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882805195 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882805195 ""}
{ "Info" "0" "" "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805383 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805383 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.018    0.5" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.018    0.5" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805383 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  8.793     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  8.793     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.774  0.156" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.774  0.156" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.056    0.3" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.056    0.3" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.696  0.803" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.696  0.803" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.935  0.935" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.935  0.935" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.49  0.424" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.49  0.424" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "Read Resync (Fast 1100mV 85C Model)                   \|    1.0    1.0" {  } {  } 0 0 "Read Resync (Fast 1100mV 85C Model)                   \|    1.0    1.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|   0.45   0.45" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|   0.45   0.45" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805384 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805538 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882805866 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1461882806371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882806371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882806794 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882806794 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1461882806799 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882806799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.798 " "Worst-case setup slack is 1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.798               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.798               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    2.897               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.039               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    3.039               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.814               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.814               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.013               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    4.013               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.400               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    4.400               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.328               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    9.328               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.469               0.000 altera_reserved_tck  " "   12.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.960               0.000 OSC_50_B3B  " "   16.960               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 OSC_50_B3B  " "    0.124               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.153               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    0.211               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.493               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 altera_reserved_tck  " "    0.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.694               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.275 " "Worst-case recovery slack is 4.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.275               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    4.275               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.392               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.392               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.486               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    4.486               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.191               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "   11.191               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.511               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   11.511               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.083               0.000 altera_reserved_tck  " "   14.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.646               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   37.646               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.269 " "Worst-case removal slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.269               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.460               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    0.498               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.592               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    0.702               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.750               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 altera_reserved_tck  " "    0.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.301 " "Worst-case minimum pulse width slack is 1.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk  " "    1.301               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.306               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.221               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.221               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk  " "    2.864               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.962               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk  " "    2.962               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.566               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    5.566               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.473               0.000 OSC_50_B3B  " "    9.473               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.910               0.000 OSC_50_B4A  " "    9.910               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.389               0.000 altera_reserved_tck  " "   15.389               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.544               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   19.544               0.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1461882807739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807739 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807739 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.808" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.536 ns " "Worst Case Available Settling Time: 12.536 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1461882807824 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882807824 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_ddr3_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_ddr3_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882808385 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_ddr3_p0 INSTANCE: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882808728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.798 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.798" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811272 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882811272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811540 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882811540 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.275 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.275" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811738 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882811738 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.269 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.269" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*\}\] \[get_registers \{\{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_ddr3_inst\|*:fpga_ddr3_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_ddr3_inst\|fpga_ddr3_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1461882811951 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882811951 ""}
{ "Info" "0" "" "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" {  } {  } 0 0 "Core: fpga_ddr3_p0 - Instance: fpga_ddr3_inst\|fpga_ddr3_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812156 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812156 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.008  0.515" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.008  0.515" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  8.825     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  8.825     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.798  0.142" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.798  0.142" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.275  0.269" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.275  0.269" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.685   0.82" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.685   0.82" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.953  0.953" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.953  0.953" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.495  0.429" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.495  0.429" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Read Resync (Fast 1100mV 0C Model)                    \|    1.0    1.0" {  } {  } 0 0 "Read Resync (Fast 1100mV 0C Model)                    \|    1.0    1.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|   0.46   0.46" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|   0.46   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812157 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_ddr3_p0 using Quartus II v13.0 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "TimeQuest Timing Analyzer" 0 0 1461882812337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882817958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882817959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2399 " "Peak virtual memory: 2399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461882819509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 18:33:39 2016 " "Processing ended: Thu Apr 28 18:33:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461882819509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461882819509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461882819509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1461882819509 ""}
