<root><simulation><result_generated_time />2023-05-17 18:51:05<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [20, 1, 1], 'O': [160, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('K', 32)], [('C', 4)]], [], []]<I />[[[('K', 32)], []], [[], [('C', 4), ('OY', 5)]], [], []]<O />[[[], [('C', 4)]], [[('K', 32)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 16), ('K', 4), ('K', 4), ('FX', 3), ('FY', 3), ('OX', 5)], []]<I />[[('C', 4), ('C', 16), ('K', 4), ('K', 4)], [('FX', 3), ('FY', 3), ('OX', 5)], []]<O />[[('C', 4), ('C', 16)], [('K', 4), ('K', 4), ('FX', 3), ('FY', 3), ('OX', 5)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 1, 5, 1], 'I': [32.0, 16.0, 1.86, 1.0], 'O': [4.0, 64, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 9437184, 9437184], 'I': [512, 247808, 247808], 'O': [8, 102400, 102400], 'O_partial': [8, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.02, 0.28, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.29, 0.0], 'I': [1.0, 0.29, 0.0], 'O': [0.02, 0.29, 0.0]}<effective_mem_size_bit />{'W': [8, 9437184, 9437184], 'I': [512, 247808, 247808], 'O': [8, 20480, 102400], 'O_partial': [8, 20480, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 20, 1, 1], 'O': [640, 160, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [20, 20, 1, 1], 'O': [160, 160, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5898240, 5898240], [5898240, 1179648], [1179648, 0]]<I />[[921600, 57600], [57600, 30976], [30976, 0]]<O />[[(7360000, 7372800), (115200, 102400)], [(102400, 115200), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(7360000, 7372800), (115200, 102400)], [(102400, 115200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[737280, 737280], [92160, 18432], [4608, 0]]<I />[[115200, 7200], [900, 484], [121, 0]]<O />[[(920000, 921600), (14400, 12800)], [(1600, 1800), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([920000, 921600], [14400, 12800]), ([1600, 1800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />17694720</mac_count></basic_info><energy><total_energy />65371988.1<mem_energy_breakdown><W />[516.5, 11415.0, 6137.2]<I />[41.3, 139.7, 161.2]<O />[654.6, 356.7, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />884736.0<total />65352499.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.254<utilization_without_data_loading />0.3048<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.4064<mac_utilize_temporal_without_data_loading />0.4877</mac_array_utilization><latency><latency_cycle_with_data_loading />113396<latency_cycle_without_data_loading />94478<ideal_computing_cycle />46080<data_loading><load_cycle_total />18918<load_cycle_individual />{'W': [2, 18432, 0], 'I': [20, 484, 0]}<load_cycle_combined />{'W': 18432, 'I': 484}</data_loading><mem_stalling><mem_stall_cycle_total />48398<mem_stall_cycle_individual />{'W': [[-46079], [-46079, 46079], [-46080, -46080]], 'I': [[-46079], [-2464, -1936], [-46080, -46080]], 'O': [[-46080], [-46080, -44640], [-45880, -46030]]}<mem_stall_cycle_shared />{'W': [[-46079], [-46079, 48398], [0, 0]], 'I': [[-46079], [-2464, 48398], [0, 0]], 'O': [[-46080], [-46080, -44640], [-45880, -46030]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 9437184, 9437184], 'I': [512, 247808, 247808], 'O': [8, 102400, 102400], 'O_partial': [8, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [1024, 9437184, 9437184], 'I': [10240, 247808, 247808], 'O': [1280, 102400, 102400]}<loop_cycles_each_level />{'W': [1, 46080, 46080], 'I': [1024, 46080, 46080], 'O': [64, 46080, 46080]}<top_ir_loop_size />{'W': [1, 5, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 204.8], [204.8, 204.8]], 'I': [[8.0, 0.5], [10.0, 5.4], [5.4, 5.4]], 'O': [[8.0, 0.1], [20.0, 2.2], [2.2, 2.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 204.8]], 'I': [[8.0, 8.0], [160.0, 5.4], [5.4, 5.4]], 'O': [[8.0, 8.0], [1280.0, 2.2], [2.2, 2.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 204.8], [204.8, 0]], 'I': [[8.0, 8.0], [160.0, 5.4], [5.4, 0]], 'O': [[8.0, 0.1], [20.0, 2.2], [2.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1206.2, 230.2], [210.2, 2.2]], 'I': [[8.0, 8.0], [1206.2, 230.2], [210.2, 2.2]], 'O': [[8.0, 0.1], [1206.2, 230.2], [210.2, 2.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 46080], [1, 1, 46080], [46080, 46080, 1]], 'I': [[1, 1, 46080], [64, 1024, 45], [46080, 46080, 1]], 'O': [[1, 1, 46080], [64, 64, 720], [46080, 46080, 1]]}<trans_time_real />{'W': [[0, 1, 46080], [[0, 1, 46080], [2, 1, 46080]], [[18432, 46080, 1], [4608, 46080, 1]]], 'I': [[0, 1, 46080], [[8, 1024, 45], [20, 1024, 45]], [[484, 46080, 1], [121, 46080, 1]]], 'O': [[0, 1, 46080], [[0, 64, 720], [2, 64, 720]], [[200, 46080, 1], [50, 46080, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-27648, -41472]], 'I': [[-1], [-56, -44], [-45596, -45959]], 'O': [[-1], [-64, -62], [-45880, -46030]]}<single_stall_count />{'W': [46079, 46079, 0], 'I': [46079, 44, 0], 'O': [46080, 720, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [46079, 0], 'I': [880, 0], 'O': [1440, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-46080, -46080], [-45880, -46080]], 1: [[2319, -46080], [-44640, -45880]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>