#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 17 11:06:13 2020
# Process ID: 14972
# Current directory: D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2512 D:\Documents\School\CMPE 140\Test\CMPE_140\Lab 7\Lab 7.xpr
# Log file: D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/vivado.log
# Journal file: D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Van/CMPE_140/Lab 7' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lab 7.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:27]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:85]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:87]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:97]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:99]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
"xelab -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips_top.v:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v:18]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:27]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:85]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:87]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:97]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:99]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Documents/School/CMPE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Documents/School/CMPE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 17 11:06:44 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TB MIPS TOP COMPLETED
$finish called at time : 560 ns : File "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 897.352 ; gain = 23.836
export_ip_user_files -of_objects  [get_files {{D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/memfile.dat}}] -no_script -reset -force -quiet
remove_files  {{D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/memfile.dat}}
import_files -norecurse {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/memfile.dat}}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
"xelab -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips_top.v:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v:18]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:27]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:85]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:87]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:97]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:99]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
PC 4 ERROR
PC 10 ERROR
PC 14 ERROR
PC 18 ERROR
PC 18 SW ERROR
PC 1C ERROR
PC 1C SW ERROR
PC 20 ERROR
PC 1C ERROR
PC 34 ERROR
PC 38 ERROR
SW AT RAM[61] ERROR
SW AT RAM[60] ERROR
SW AT RAM[59] ERROR
SW AT RAM[58] ERROR
SW AT RAM[57] ERROR
SW AT RAM[56] ERROR
PC 28 ERROR
PC 2C ERROR
PC 30 ERROR
PC 3C ERROR
PC 40 ERROR
PC 44 ERROR
PC 48 ERROR
PC 4C ERROR
PC 50 ERROR
PC 8 ERROR
PC C ERROR
PC 54 ERROR
TB MIPS TOP COMPLETED
$finish called at time : 580 ns : File "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v" Line 108
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 946.309 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim'
"xelab -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips_top.v:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v:18]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:27]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:85]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:87]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:97]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:99]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
PC 4 ERROR
PC 10 ERROR
PC 14 ERROR
PC 18 ERROR
PC 18 SW ERROR
PC 1C ERROR
PC 1C SW ERROR
PC 20 ERROR
PC 1C ERROR
PC 34 ERROR
PC 38 ERROR
SW AT RAM[61] ERROR
SW AT RAM[60] ERROR
SW AT RAM[59] ERROR
SW AT RAM[58] ERROR
SW AT RAM[57] ERROR
SW AT RAM[56] ERROR
PC 28 ERROR
PC 2C ERROR
PC 30 ERROR
PC 3C ERROR
PC 40 ERROR
PC 44 ERROR
PC 48 ERROR
PC 4C ERROR
PC 50 ERROR
PC 8 ERROR
PC C ERROR
PC 54 ERROR
TB MIPS TOP COMPLETED
$finish called at time : 580 ns : File "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v" Line 108
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.387 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mips_fpga
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:1]
INFO: [Synth 8-6157] synthesizing module 'bdebouncer' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:98]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bdebouncer' (2#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:98]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:64]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (3#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:64]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:39]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:39]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:1]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:6]
	Parameter wide bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (6#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:6]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:73]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (7#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:73]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:44]
INFO: [Synth 8-6155] done synthesizing module 'signext' (8#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:44]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:54]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mult' (10#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:34]
INFO: [Synth 8-6157] synthesizing module 'dreg2' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dreg2' (11#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:6]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (11#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/dp_parts.v:6]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (12#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (13#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/cu_parts.v:21]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (14#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/cu_parts.v:21]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (15#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (16#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mem_parts.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mem_parts.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imem' (17#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mem_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mem_parts.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (18#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mem_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:47]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:51]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (19#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:47]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:73]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:84]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (20#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/utility.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (21#1) [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_6_Stuff/mips_fpga.v:1]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1561.910 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1561.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1561.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 6/Lab 6.srcs/sources_1/new/Lab_6_Stuff/mips_fpga.xdc]
Finished Parsing XDC File [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 6/Lab 6.srcs/sources_1/new/Lab_6_Stuff/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1574.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.875 ; gain = 90.965
54 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1652.875 ; gain = 90.965
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 11:20:32 2020...
