<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP: /home/yule/Documents/ENSEA/Ensea_2022-2023/Actionneur_et_automatique/TP_actionneur/TP_actionneur/Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_58b87da3fc693227b23f01a0819dd660.html">TP_actionneur</a></li><li class="navelem"><a class="el" href="dir_c2ae79a3622962742e159ba9339c71b4.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_50b352f12f17c843a76515e2085d4483.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_13c30309ef9a730532f13aeb3745638f.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32g4xx_ll_adc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32g4xx__ll__adc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx__ll__adc_8h.html">stm32g4xx_ll_adc.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx__ll__bus_8h.html">stm32g4xx_ll_bus.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef  USE_FULL_ASSERT</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;stm32_assert.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#define assert_param(expr) ((void)0U)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4) || defined (ADC5)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Definitions of ADC hardware constraints delays */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/*       not timeout values:                                                  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*       Refer to @ref ADC_LL_EC_HW_DELAYS for description of ADC timeout     */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*       values definition.                                                   */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* Note: ADC timeout values are defined here in CPU cycles to be independent  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/*       of device clock setting.                                             */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*       In user application, ADC timeout values should be defined with       */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/*       temporal values, in function of device clock settings.               */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/*       Highest ratio CPU clock frequency vs ADC clock frequency:            */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/*        - ADC clock from synchronous clock with AHB prescaler 512,          */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*          ADC prescaler 4.                                                  */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/*           Ratio max = 512 *4 = 2048                                        */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*        - ADC clock from asynchronous clock (PLLP) with prescaler 256.      */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/*          Highest CPU clock PLL (PLLR).                                     */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/*           Ratio max = PLLRmax /PPLPmin * 256 = (VCO/2) / (VCO/31) * 256    */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*                     = 3968                                                 */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* Unit: CPU cycles.                                                          */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define ADC_CLOCK_RATIO_VS_CPU_HIGHEST          (3968UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define ADC_TIMEOUT_DISABLE_CPU_CYCLES          (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES  (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* common to several ADC instances.                                           */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__)                                      \</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">  (((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV1)                                \</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2)                             \</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4)                             \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV1)                                 \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV2)                                 \</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV4)                                 \</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV6)                                 \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV8)                                 \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV10)                                \</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV12)                                \</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV16)                                \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV32)                                \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV64)                                \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV128)                               \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV256)                               \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* ADC instance.                                                              */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define IS_LL_ADC_RESOLUTION(__RESOLUTION__)                                   \</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">  (((__RESOLUTION__) == LL_ADC_RESOLUTION_12B)                                 \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B)                              \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B)                               \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B)                               \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">  (((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                               \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define IS_LL_ADC_LOW_POWER(__LOW_POWER__)                                     \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">  (((__LOW_POWER__) == LL_ADC_LP_MODE_NONE)                                    \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">   || ((__LOW_POWER__) == LL_ADC_LP_AUTOWAIT)                                  \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* ADC group regular                                                          */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#if defined(STM32G474xx) || defined(STM32G484xx)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO)                \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO2)               \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH1)                 \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG1)                \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG3)                \</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG5)                \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG6)                \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG7)                \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG8)                \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG9)                \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG10)               \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH2)           \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH3)           \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG2)          \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG4)          \</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#elif defined(STM32G473xx) || defined(STM32G483xx)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO)                \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO2)               \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH1)                 \</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH2)           \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH3)           \</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#elif defined(STM32G471xx)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">   || (((__ADC_INSTANCE__) == ADC3) \</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)                  \</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#elif defined(STM32G491xx) || defined(STM32G4A1xx)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO)                \</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO2)               \</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH1)                 \</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH2)           \</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH3)           \</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">   || (((__ADC_INSTANCE__) == ADC3)                                            \</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">  (((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                       \</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">  (((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                    \</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED)              \</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(__REG_OVR_DATA_BEHAVIOR__)             \</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">  (((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_PRESERVED)              \</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">   || ((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_OVERWRITTEN)         \</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">  (((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)                  \</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS)         \</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS)        \</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS)        \</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS)        \</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS)        \</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS)        \</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS)        \</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS)        \</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">  (((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)              \</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS)            \</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS)            \</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS)            \</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS)            \</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS)            \</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS)            \</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS)            \</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/* ADC group injected                                                         */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#if defined(STM32G474xx) || defined(STM32G484xx)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO)                \</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2)               \</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2)                \</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4)                \</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5)                \</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6)                \</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7)                \</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8)                \</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9)                \</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10)               \</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH4)           \</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH2)           \</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1)          \</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3)          \</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#elif defined(STM32G473xx) || defined(STM32G483xx)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO)                \</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2)               \</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH4)           \</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH2)           \</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#elif defined(STM32G471xx)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC3)) \</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)                  \</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)                  \</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)                 \</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">#elif defined(STM32G491xx) || defined(STM32G4A1xx)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO)                \</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2)               \</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH4)           \</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">   || ((((__ADC_INSTANCE__) == ADC3))                                          \</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">       &amp;&amp; (                                                                    \</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH2)           \</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">          )                                                                    \</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_EXT_EDGE(__INJ_TRIG_EXT_EDGE__)                     \</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">  (((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISING)                     \</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_FALLING)                 \</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISINGFALLING)           \</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__)                             \</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">  (((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT)                        \</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">   || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR)                \</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__)                 \</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">  (((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE)                  \</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS)         \</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS)         \</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS)         \</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__)          \</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">  (((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE)              \</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">   || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK)             \</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/* multimode.                                                                 */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">  (((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                              \</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define IS_LL_ADC_MULTI_DMA_TRANSFER(__MULTI_DMA_TRANSFER__)                   \</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">  (((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_EACH_ADC)                 \</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B)       \</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B)         \</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B)       \</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B)         \</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define IS_LL_ADC_MULTI_TWOSMP_DELAY(__MULTI_TWOSMP_DELAY__)                   \</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">  (((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE)              \</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES)          \</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES)          \</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES)          \</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES)          \</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES)          \</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES)          \</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)          \</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)          \</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES)         \</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES)         \</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES)         \</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define IS_LL_ADC_MULTI_MASTER_SLAVE(__MULTI_MASTER_SLAVE__)                   \</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">  (((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER)                           \</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_SLAVE)                         \</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER_SLAVE)                  \</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>ErrorStatus LL_ADC_CommonDeInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>{</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <span class="keywordflow">if</span> (ADCxy_COMMON == ADC12_COMMON)</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <span class="comment">/* Force reset of ADC clock (core clock) */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ADC12);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <span class="comment">/* Release reset of ADC clock (core clock) */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ADC12);</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  }</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#if defined(ADC345_COMMON)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  {</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <span class="comment">/* Force reset of ADC clock (core clock) */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ADC345);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <span class="comment">/* Release reset of ADC clock (core clock) */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ADC345);</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  }</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="keywordflow">return</span> SUCCESS;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>}</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>ErrorStatus LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>{</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  ErrorStatus status = SUCCESS;</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_COMMON_CLOCK(ADC_CommonInitStruct-&gt;CommonClock));</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_MULTI_MODE(ADC_CommonInitStruct-&gt;Multimode));</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">if</span> (ADC_CommonInitStruct-&gt;Multimode != LL_ADC_MULTI_INDEPENDENT)</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  {</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_MULTI_DMA_TRANSFER(ADC_CommonInitStruct-&gt;MultiDMATransfer));</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_MULTI_TWOSMP_DELAY(ADC_CommonInitStruct-&gt;MultiTwoSamplingDelay));</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  }</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <span class="comment">/* Note: Hardware constraint (refer to description of functions             */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="comment">/*       &quot;LL_ADC_SetCommonXXX()&quot; and &quot;LL_ADC_SetMultiXXX()&quot;):               */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="comment">/*       On this STM32 series, setting of these features is conditioned to  */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="comment">/*       ADC state:                                                         */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="comment">/*       All ADC instances of the ADC common group must be disabled.        */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="keywordflow">if</span> (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="comment">/*  - common to several ADC                                               */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <span class="comment">/*    (all ADC instances belonging to the same ADC common instance)       */</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <span class="comment">/*    - Set ADC clock (conversion clock)                                  */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="comment">/*  - multimode (if several ADC instances available on the                */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <span class="comment">/*    selected device)                                                    */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="comment">/*    - Set ADC multimode configuration                                   */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <span class="comment">/*    - Set ADC multimode DMA transfer                                    */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="comment">/*    - Set ADC multimode: delay between 2 sampling phases                */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <span class="keywordflow">if</span> (ADC_CommonInitStruct-&gt;Multimode != LL_ADC_MULTI_INDEPENDENT)</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    {</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>      MODIFY_REG(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>,</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>                 ,</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>                 ADC_CommonInitStruct-&gt;CommonClock</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>                 | ADC_CommonInitStruct-&gt;Multimode</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                 | ADC_CommonInitStruct-&gt;MultiDMATransfer</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                 | ADC_CommonInitStruct-&gt;MultiTwoSamplingDelay</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                );</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    }</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    {</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>      MODIFY_REG(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>,</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>                 ,</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>                 ADC_CommonInitStruct-&gt;CommonClock</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>                 | LL_ADC_MULTI_INDEPENDENT</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>                );</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    }</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct-&gt;CommonClock);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  }</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  {</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    <span class="comment">/* Initialization error: One or several ADC instances belonging to        */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>    <span class="comment">/* the same ADC common instance are not disabled.                         */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    status = ERROR;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  }</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>}</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="keywordtype">void</span> LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>{</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <span class="comment">/* Set ADC_CommonInitStruct fields to default values */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <span class="comment">/* Set fields of ADC common */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="comment">/* (all ADC instances belonging to the same ADC common instance) */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  ADC_CommonInitStruct-&gt;CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="comment">/* Set fields of ADC multimode */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  ADC_CommonInitStruct-&gt;Multimode             = LL_ADC_MULTI_INDEPENDENT;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  ADC_CommonInitStruct-&gt;MultiDMATransfer      = LL_ADC_MULTI_REG_DMA_EACH_ADC;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  ADC_CommonInitStruct-&gt;MultiTwoSamplingDelay = LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE;</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>}</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>ErrorStatus LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>{</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  ErrorStatus status = SUCCESS;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t timeout_cpu_cycles = 0UL;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="comment">/* Disable ADC instance if not already disabled.                            */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 1UL)</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  {</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="comment">/* Set ADC group regular trigger source to SW start to ensure to not      */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="comment">/* have an external trigger event occurring during the conversion stop    */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <span class="comment">/* ADC disable process.                                                   */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    LL_ADC_REG_SetTriggerSource(ADCx, LL_ADC_REG_TRIG_SOFTWARE);</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <span class="comment">/* Stop potential ADC conversion on going on ADC group regular.           */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">if</span> (LL_ADC_REG_IsConversionOngoing(ADCx) != 0UL)</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    {</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="keywordflow">if</span> (LL_ADC_REG_IsStopConversionOngoing(ADCx) == 0UL)</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>      {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>        LL_ADC_REG_StopConversion(ADCx);</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>      }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    }</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="comment">/* Set ADC group injected trigger source to SW start to ensure to not     */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="comment">/* have an external trigger event occurring during the conversion stop    */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="comment">/* ADC disable process.                                                   */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    LL_ADC_INJ_SetTriggerSource(ADCx, LL_ADC_INJ_TRIG_SOFTWARE);</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <span class="comment">/* Stop potential ADC conversion on going on ADC group injected.          */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <span class="keywordflow">if</span> (LL_ADC_INJ_IsConversionOngoing(ADCx) != 0UL)</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    {</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>      <span class="keywordflow">if</span> (LL_ADC_INJ_IsStopConversionOngoing(ADCx) == 0UL)</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>      {</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>        LL_ADC_INJ_StopConversion(ADCx);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>      }</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    }</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    <span class="comment">/* Wait for ADC conversions are effectively stopped                       */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>    timeout_cpu_cycles = ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>    <span class="keywordflow">while</span> ((LL_ADC_REG_IsStopConversionOngoing(ADCx)</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>            | LL_ADC_INJ_IsStopConversionOngoing(ADCx)) == 1UL)</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>    {</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      timeout_cpu_cycles--;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <span class="keywordflow">if</span> (timeout_cpu_cycles == 0UL)</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>        <span class="comment">/* Time-out error */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>        status = ERROR;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>      }</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    }</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="comment">/* Flush group injected contexts queue (register JSQR):                   */</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>    <span class="comment">/* Note: Bit JQM must be set to empty the contexts queue (otherwise       */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    <span class="comment">/*       contexts queue is maintained with the last active context).      */</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>    LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    <span class="comment">/* Disable the ADC instance */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    LL_ADC_Disable(ADCx);</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="comment">/* Wait for ADC instance is effectively disabled */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    timeout_cpu_cycles = ADC_TIMEOUT_DISABLE_CPU_CYCLES;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="keywordflow">while</span> (LL_ADC_IsDisableOngoing(ADCx) == 1UL)</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    {</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>      timeout_cpu_cycles--;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>      <span class="keywordflow">if</span> (timeout_cpu_cycles == 0UL)</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>      {</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>        <span class="comment">/* Time-out error */</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>        status = ERROR;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>      }</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    }</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  }</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="comment">/* Check whether ADC state is compliant with expected state */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keywordflow">if</span> (READ_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>               (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>                | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>)</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>              )</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>      == 0UL)</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  {</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>    <span class="comment">/* ========== Reset ADC registers ========== */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    <span class="comment">/* Reset register IER */</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>,</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>              (LL_ADC_IT_ADRDY</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>               | LL_ADC_IT_EOC</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>               | LL_ADC_IT_EOS</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>               | LL_ADC_IT_OVR</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>               | LL_ADC_IT_EOSMP</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>               | LL_ADC_IT_JEOC</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>               | LL_ADC_IT_JEOS</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>               | LL_ADC_IT_JQOVF</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>               | LL_ADC_IT_AWD1</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>               | LL_ADC_IT_AWD2</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>               | LL_ADC_IT_AWD3</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>              )</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>             );</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>    <span class="comment">/* Reset register ISR */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    SET_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>,</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>            (LL_ADC_FLAG_ADRDY</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>             | LL_ADC_FLAG_EOC</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>             | LL_ADC_FLAG_EOS</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>             | LL_ADC_FLAG_OVR</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>             | LL_ADC_FLAG_EOSMP</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>             | LL_ADC_FLAG_JEOC</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>             | LL_ADC_FLAG_JEOS</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>             | LL_ADC_FLAG_JQOVF</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>             | LL_ADC_FLAG_AWD1</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>             | LL_ADC_FLAG_AWD2</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>             | LL_ADC_FLAG_AWD3</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>            )</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>           );</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>    <span class="comment">/* Reset register CR */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>    <span class="comment">/*  - Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,  */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>    <span class="comment">/*    ADC_CR_ADCAL, ADC_CR_ADDIS, ADC_CR_ADEN are in                      */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="comment">/*    access mode &quot;read-set&quot;: no direct reset applicable.                 */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>    <span class="comment">/*  - Reset Calibration mode to default setting (single ended).           */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    <span class="comment">/*  - Disable ADC internal voltage regulator.                             */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>    <span class="comment">/*  - Enable ADC deep power down.                                         */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <span class="comment">/*    Note: ADC internal voltage regulator disable and ADC deep power     */</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <span class="comment">/*          down enable are conditioned to ADC state disabled:            */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    <span class="comment">/*          already done above.                                           */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a>);</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    SET_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>);</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>    <span class="comment">/* Reset register CFGR */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>               (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>                | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>                | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>                | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>                | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>                | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>     | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a>),</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>              );</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <span class="comment">/* Reset register CFGR2 */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>,</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64cbd7438a043b8f10603925889d36ce">ADC_CFGR2_SWTRIG</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4034a5f515ffc477133edc0672f3207e">ADC_CFGR2_BULB</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba122b5165f806339c2616b0ca4ec55c">ADC_CFGR2_SMPTRIG</a></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabf0477ef9f3e5a904c815f291b1eee92">ADC_CFGR2_GCOMP</a></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a>)</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>             );</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    <span class="comment">/* Reset register SMPR1 */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>,</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d">ADC_SMPR1_SMP9</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04">ADC_SMPR1_SMP8</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7">ADC_SMPR1_SMP7</a></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a">ADC_SMPR1_SMP6</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a">ADC_SMPR1_SMP5</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041">ADC_SMPR1_SMP4</a></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a">ADC_SMPR1_SMP3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616">ADC_SMPR1_SMP2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b">ADC_SMPR1_SMP1</a>)</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>             );</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>    <span class="comment">/* Reset register SMPR2 */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>,</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>)</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>             );</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <span class="comment">/* Reset register TR1 */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>    MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">TR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa0e8b46608c98b5b9a6956021b9a137a">ADC_TR1_AWDFILT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    <span class="comment">/* Reset register TR2 */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a29b9c5387e26932298f220236bd69dee">TR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">ADC_TR2_LT2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a>);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    <span class="comment">/* Reset register TR3 */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">ADC_TR3_LT3</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a>);</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <span class="comment">/* Reset register SQR1 */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>,</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">ADC_SQR1_SQ4</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">ADC_SQR1_SQ3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">ADC_SQR1_SQ2</a></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2">ADC_SQR1_SQ1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>             );</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>    <span class="comment">/* Reset register SQR2 */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>,</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c">ADC_SQR2_SQ6</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">ADC_SQR2_SQ5</a>)</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>             );</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <span class="comment">/* Reset register SQR3 */</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>,</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd">ADC_SQR3_SQ12</a></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b">ADC_SQR3_SQ11</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263">ADC_SQR3_SQ10</a>)</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>             );</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    <span class="comment">/* Reset register SQR4 */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">SQR4</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327">ADC_SQR4_SQ16</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0">ADC_SQR4_SQ15</a>);</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    <span class="comment">/* Reset register JSQR */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>)</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>             );</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    <span class="comment">/* Reset register DR */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    <span class="comment">/* Note: bits in access mode read only, no direct reset applicable */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="comment">/* Reset register OFR1 */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga35b8ec23ce97b5a2d656da3e548aedc5">ADC_OFR1_SATEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaacd10fb14a367458b3aa766c75aa12f6">ADC_OFR1_OFFSETPOS</a>);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    <span class="comment">/* Reset register OFR2 */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1">OFR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4">ADC_OFR2_OFFSET2_EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b">ADC_OFR2_OFFSET2_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba">ADC_OFR2_OFFSET2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga55f6065af83b02c643cd034b31158e99">ADC_OFR2_SATEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gace740e6a006431dc7a0d884dd10ab4d7">ADC_OFR2_OFFSETPOS</a>);</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    <span class="comment">/* Reset register OFR3 */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d">OFR3</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6">ADC_OFR3_OFFSET3_EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb">ADC_OFR3_OFFSET3_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa">ADC_OFR3_OFFSET3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea2c7703a7ea310303f700a4aa50801">ADC_OFR3_SATEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga786069fbf861391d75c3d9cbdf58d616">ADC_OFR3_OFFSETPOS</a>);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    <span class="comment">/* Reset register OFR4 */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149">OFR4</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead">ADC_OFR4_OFFSET4_EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b">ADC_OFR4_OFFSET4_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a">ADC_OFR4_OFFSET4</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9e49b88ecc63f3689d04c637a0dca46b">ADC_OFR4_SATEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac39d460dedad54d91a366ddd9be4b772">ADC_OFR4_OFFSETPOS</a>);</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <span class="comment">/* Reset registers JDR1, JDR2, JDR3, JDR4 */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    <span class="comment">/* Note: bits in access mode read only, no direct reset applicable */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    <span class="comment">/* Reset register AWD2CR */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">AWD2CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66">ADC_AWD2CR_AWD2CH</a>);</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    <span class="comment">/* Reset register AWD3CR */</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">AWD3CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de">ADC_AWD3CR_AWD3CH</a>);</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="comment">/* Reset register DIFSEL */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a>);</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <span class="comment">/* Reset register CALFACT */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057">ADC_CALFACT_CALFACT_D</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a>);</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    <span class="comment">/* Reset register GCOMP */</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    CLEAR_BIT(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0d4e10d65f674882544c457183f643dd">GCOMP</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31f58506167a23659a30b9581e8448df">ADC_GCOMP_GCOMPCOEFF</a>);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  }</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  {</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="comment">/* ADC instance is in an unknown state */</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    <span class="comment">/* Need to performing a hard reset of ADC instance, using high level      */</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    <span class="comment">/* clock source RCC ADC reset.                                            */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>    <span class="comment">/* Caution: On this STM32 series, if several ADC instances are available  */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    <span class="comment">/*          on the selected device, RCC ADC reset will reset              */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>    <span class="comment">/*          all ADC instances belonging to the common ADC instance.       */</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    <span class="comment">/* Caution: On this STM32 series, if several ADC instances are available  */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>    <span class="comment">/*          on the selected device, RCC ADC reset will reset              */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>    <span class="comment">/*          all ADC instances belonging to the common ADC instance.       */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    status = ERROR;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  }</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>}</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>ErrorStatus LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>{</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  ErrorStatus status = SUCCESS;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_RESOLUTION(ADC_InitStruct-&gt;Resolution));</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct-&gt;DataAlignment));</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_LOW_POWER(ADC_InitStruct-&gt;LowPowerMode));</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="comment">/*       ADC instance must be disabled.                                     */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 0UL)</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  {</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>    <span class="comment">/*  - ADC instance                                                        */</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <span class="comment">/*    - Set ADC data resolution                                           */</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    <span class="comment">/*    - Set ADC conversion data alignment                                 */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>    <span class="comment">/*    - Set ADC low power mode                                            */</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>               ,</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>               ADC_InitStruct-&gt;Resolution</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>               | ADC_InitStruct-&gt;DataAlignment</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>               | ADC_InitStruct-&gt;LowPowerMode</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>              );</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  }</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  {</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <span class="comment">/* Initialization error: ADC instance is not disabled. */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    status = ERROR;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  }</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>}</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="keywordtype">void</span> LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>{</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <span class="comment">/* Set ADC_InitStruct fields to default values */</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <span class="comment">/* Set fields of ADC instance */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  ADC_InitStruct-&gt;Resolution    = LL_ADC_RESOLUTION_12B;</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  ADC_InitStruct-&gt;DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  ADC_InitStruct-&gt;LowPowerMode  = LL_ADC_LP_MODE_NONE;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>}</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>ErrorStatus LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>{</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  ErrorStatus status = SUCCESS;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_TRIG_SOURCE(ADCx, ADC_REG_InitStruct-&gt;TriggerSource));</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(ADC_REG_InitStruct-&gt;SequencerLength));</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <span class="keywordflow">if</span> (ADC_REG_InitStruct-&gt;SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  {</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(ADC_REG_InitStruct-&gt;SequencerDiscont));</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <span class="comment">/* ADC group regular continuous mode and discontinuous mode                 */</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    <span class="comment">/* can not be enabled simultenaeously                                       */</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>((ADC_REG_InitStruct-&gt;ContinuousMode == LL_ADC_REG_CONV_SINGLE)</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>                 || (ADC_REG_InitStruct-&gt;SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  }</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct-&gt;ContinuousMode));</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct-&gt;DMATransfer));</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct-&gt;Overrun));</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  <span class="comment">/*       ADC instance must be disabled.                                     */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 0UL)</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  {</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    <span class="comment">/*  - ADC group regular                                                   */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    <span class="comment">/*    - Set ADC group regular trigger source                              */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <span class="comment">/*    - Set ADC group regular sequencer length                            */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <span class="comment">/*    - Set ADC group regular sequencer discontinuous mode                */</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>    <span class="comment">/*    - Set ADC group regular continuous mode                             */</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>    <span class="comment">/*    - Set ADC group regular conversion data transfer: no transfer or    */</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>    <span class="comment">/*      transfer by DMA, and DMA requests mode                            */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <span class="comment">/*    - Set ADC group regular overrun behavior                            */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    <span class="comment">/* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <span class="comment">/*       setting of trigger source to SW start.                           */</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>    <span class="keywordflow">if</span> (ADC_REG_InitStruct-&gt;SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    {</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>      MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>                 ,</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>                 ADC_REG_InitStruct-&gt;TriggerSource</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>                 | ADC_REG_InitStruct-&gt;SequencerDiscont</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>                 | ADC_REG_InitStruct-&gt;ContinuousMode</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>                 | ADC_REG_InitStruct-&gt;DMATransfer</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>                 | ADC_REG_InitStruct-&gt;Overrun</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>                );</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    }</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    {</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>      MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>                 ,</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>                 ADC_REG_InitStruct-&gt;TriggerSource</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>                 | LL_ADC_REG_SEQ_DISCONT_DISABLE</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>                 | ADC_REG_InitStruct-&gt;ContinuousMode</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>                 | ADC_REG_InitStruct-&gt;DMATransfer</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>                 | ADC_REG_InitStruct-&gt;Overrun</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>                );</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    }</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    <span class="comment">/* Set ADC group regular sequencer length and scan direction */</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct-&gt;SequencerLength);</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  }</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  {</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>    <span class="comment">/* Initialization error: ADC instance is not disabled. */</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>    status = ERROR;</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  }</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>}</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="keywordtype">void</span> LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>{</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="comment">/* Set ADC_REG_InitStruct fields to default values */</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <span class="comment">/* Set fields of ADC group regular */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="comment">/* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by      */</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <span class="comment">/*       setting of trigger source to SW start.                             */</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  ADC_REG_InitStruct-&gt;TriggerSource    = LL_ADC_REG_TRIG_SOFTWARE;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  ADC_REG_InitStruct-&gt;SequencerLength  = LL_ADC_REG_SEQ_SCAN_DISABLE;</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  ADC_REG_InitStruct-&gt;SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  ADC_REG_InitStruct-&gt;ContinuousMode   = LL_ADC_REG_CONV_SINGLE;</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  ADC_REG_InitStruct-&gt;DMATransfer      = LL_ADC_REG_DMA_TRANSFER_NONE;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  ADC_REG_InitStruct-&gt;Overrun          = LL_ADC_REG_OVR_DATA_OVERWRITTEN;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>}</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>ErrorStatus LL_ADC_INJ_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>{</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  ErrorStatus status = SUCCESS;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_TRIG_SOURCE(ADCx, ADC_INJ_InitStruct-&gt;TriggerSource));</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(ADC_INJ_InitStruct-&gt;SequencerLength));</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>  <span class="keywordflow">if</span> (ADC_INJ_InitStruct-&gt;SequencerLength != LL_ADC_INJ_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  {</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(ADC_INJ_InitStruct-&gt;SequencerDiscont));</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  }</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>  <a class="code hl_define" href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct-&gt;TrigAuto));</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <span class="comment">/*       ADC instance must be disabled.                                     */</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 0UL)</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  {</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>    <span class="comment">/*  - ADC group injected                                                  */</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>    <span class="comment">/*    - Set ADC group injected trigger source                             */</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    <span class="comment">/*    - Set ADC group injected sequencer length                           */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    <span class="comment">/*    - Set ADC group injected sequencer discontinuous mode               */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <span class="comment">/*    - Set ADC group injected conversion trigger: independent or         */</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>    <span class="comment">/*      from ADC group regular                                            */</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>    <span class="comment">/* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    <span class="comment">/*       setting of trigger source to SW start.                           */</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>    <span class="keywordflow">if</span> (ADC_INJ_InitStruct-&gt;SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>    {</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>      MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>                 ,</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>                 ADC_INJ_InitStruct-&gt;SequencerDiscont</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>                 | ADC_INJ_InitStruct-&gt;TrigAuto</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>                );</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    }</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    {</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>      MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>                 ,</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>                 LL_ADC_REG_SEQ_DISCONT_DISABLE</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>                 | ADC_INJ_InitStruct-&gt;TrigAuto</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>                );</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    }</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>    MODIFY_REG(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>               ,</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>               ADC_INJ_InitStruct-&gt;TriggerSource</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>               | ADC_INJ_InitStruct-&gt;SequencerLength</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>              );</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  }</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>  {</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    <span class="comment">/* Initialization error: ADC instance is not disabled. */</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    status = ERROR;</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  }</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>}</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="keywordtype">void</span> LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>{</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  <span class="comment">/* Set ADC_INJ_InitStruct fields to default values */</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  <span class="comment">/* Set fields of ADC group injected */</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  ADC_INJ_InitStruct-&gt;TriggerSource    = LL_ADC_INJ_TRIG_SOFTWARE;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  ADC_INJ_InitStruct-&gt;SequencerLength  = LL_ADC_INJ_SEQ_SCAN_DISABLE;</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  ADC_INJ_InitStruct-&gt;SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  ADC_INJ_InitStruct-&gt;TrigAuto         = LL_ADC_INJ_TRIG_INDEPENDENT;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>}</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 || ADC4 || ADC5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga066b14e08b2f66cf148d43c61c68771f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a></div><div class="ttdeci">#define ADC_TR2_HT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01914">stm32g474xx.h:1914</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06b41927167c714522bb04b6fff3820d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div><div class="ttdeci">#define ADC_CCR_CKMODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02464">stm32g474xx.h:2464</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_S</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02339">stm32g474xx.h:2339</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f1f5bfac98940216c68e1adb2f9763d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d">ADC_SMPR1_SMP9</a></div><div class="ttdeci">#define ADC_SMPR1_SMP9</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01818">stm32g474xx.h:1818</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga109b3f5b8d67170f9eb030e7cb331ff7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7">ADC_SMPR1_SMP7</a></div><div class="ttdeci">#define ADC_SMPR1_SMP7</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01804">stm32g474xx.h:1804</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga163968c55b1756d3880add05e08e452f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div><div class="ttdeci">#define ADC_CCR_PRESC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02470">stm32g474xx.h:2470</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16ad6df507751f55e64b21412f34664b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div><div class="ttdeci">#define ADC_CFGR_JAUTO</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01693">stm32g474xx.h:1693</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e94005518a839badc98d9713de326ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02158">stm32g474xx.h:2158</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f9cf8ee9926eef711e304d59baee6ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba">ADC_OFR2_OFFSET2</a></div><div class="ttdeci">#define ADC_OFR2_OFFSET2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02172">stm32g474xx.h:2172</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2022339e35fd5ad394f97d7ed366744a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a></div><div class="ttdeci">#define ADC_SQR3_SQ13</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02046">stm32g474xx.h:2046</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20840a5fcb23b91a8ac686e887d7d144"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">ADC_TR2_LT2</a></div><div class="ttdeci">#define ADC_TR2_LT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01910">stm32g474xx.h:1910</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2103c1c0afcda507339ba3aa355de327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327">ADC_SQR4_SQ16</a></div><div class="ttdeci">#define ADC_SQR4_SQ16</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02074">stm32g474xx.h:2074</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga213e7ac73ff5f6d57ef808b55a5d06d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR_DISCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01667">stm32g474xx.h:1667</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2214f5bb73203af67652390fe61449d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0">ADC_SQR4_SQ15</a></div><div class="ttdeci">#define ADC_SQR4_SQ15</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02065">stm32g474xx.h:2065</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01601">stm32g474xx.h:1601</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01595">stm32g474xx.h:1595</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27b3e6a6bfa0c60d25674e43da3387ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a></div><div class="ttdeci">#define ADC_CR_JADSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01604">stm32g474xx.h:1604</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2960f4d5bf5971024daf60f274361f04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04">ADC_SMPR1_SMP8</a></div><div class="ttdeci">#define ADC_SMPR1_SMP8</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01811">stm32g474xx.h:1811</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ddd593a7e2fa60d950beddca3b11b5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">ADC_SQR1_SQ4</a></div><div class="ttdeci">#define ADC_SQR1_SQ4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01963">stm32g474xx.h:1963</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2f3069fb9d69bfc49bcd3baef5bfb263"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263">ADC_SQR3_SQ10</a></div><div class="ttdeci">#define ADC_SQR3_SQ10</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02019">stm32g474xx.h:2019</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga308ec58a8d20dcb3a348c30c332a0a8e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a></div><div class="ttdeci">#define ADC_SQR2_SQ8</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02000">stm32g474xx.h:2000</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31d897f4cff317a185a26376161349de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de">ADC_AWD3CR_AWD3CH</a></div><div class="ttdeci">#define ADC_AWD3CR_AWD3CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02291">stm32g474xx.h:2291</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31f58506167a23659a30b9581e8448df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31f58506167a23659a30b9581e8448df">ADC_GCOMP_GCOMPCOEFF</a></div><div class="ttdeci">#define ADC_GCOMP_GCOMPCOEFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02362">stm32g474xx.h:2362</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34e96250f583a5233b45f03e30b74562"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a></div><div class="ttdeci">#define ADC_SMPR2_SMP18</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01886">stm32g474xx.h:1886</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga35b8ec23ce97b5a2d656da3e548aedc5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga35b8ec23ce97b5a2d656da3e548aedc5">ADC_OFR1_SATEN</a></div><div class="ttdeci">#define ADC_OFR1_SATEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02154">stm32g474xx.h:2154</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3637e441983200bdc8f6cb84343d28cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd">ADC_SQR3_SQ12</a></div><div class="ttdeci">#define ADC_SQR3_SQ12</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02037">stm32g474xx.h:2037</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga37b99aca9e1f5822d78fc7b6ec2698f7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a></div><div class="ttdeci">#define ADC_TR3_HT3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01923">stm32g474xx.h:1923</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a279051ef198ee34cad73743b996f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a></div><div class="ttdeci">#define ADC_JSQR_JSQ4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02137">stm32g474xx.h:2137</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ad505a73bda99d0d888aad0b0d78df5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR_DMAEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01627">stm32g474xx.h:1627</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b518835d8add9dd1c4abf2d66cc60aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a></div><div class="ttdeci">#define ADC_SMPR2_SMP13</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01851">stm32g474xx.h:1851</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e4f43bb44ce34e13701c87f4eb3c352"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a></div><div class="ttdeci">#define ADC_CFGR2_TROVS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01733">stm32g474xx.h:1733</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e8446a5857e5379cff8cadf822e15d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a></div><div class="ttdeci">#define ADC_JSQR_JSQ2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02119">stm32g474xx.h:2119</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f297640e000ec5c19b03bc7a1f02ead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead">ADC_OFR4_OFFSET4_EN</a></div><div class="ttdeci">#define ADC_OFR4_OFFSET4_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02242">stm32g474xx.h:2242</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4034a5f515ffc477133edc0672f3207e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4034a5f515ffc477133edc0672f3207e">ADC_CFGR2_BULB</a></div><div class="ttdeci">#define ADC_CFGR2_BULB</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01747">stm32g474xx.h:1747</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga414f0cdd54936a333a38594a0391f257"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a></div><div class="ttdeci">#define ADC_SMPR2_SMP12</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01844">stm32g474xx.h:1844</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga442c9a6b73fff3f4068d82ee3dd3e15a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a">ADC_OFR4_OFFSET4</a></div><div class="ttdeci">#define ADC_OFR4_OFFSET4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02222">stm32g474xx.h:2222</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4510ca275d466ec70aea9351b7a2d812"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a></div><div class="ttdeci">#define ADC_SMPR2_SMP10</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01830">stm32g474xx.h:1830</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02167">stm32g474xx.h:2167</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4896e6f24dae71bcf906f5621b4516d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div><div class="ttdeci">#define ADC_CFGR_DISCNUM</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01671">stm32g474xx.h:1671</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b05a6e02802852a24805db90b978344"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a></div><div class="ttdeci">#define ADC_SMPR2_SMP11</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01837">stm32g474xx.h:1837</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4f425cee1f82c1082295777f1867c16f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a></div><div class="ttdeci">#define ADC_DIFSEL_DIFSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02315">stm32g474xx.h:2315</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga54bcccd92a204be96e683968b57d6863"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR_DMACFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01630">stm32g474xx.h:1630</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5588971a8a0f83018dee5df29dbd8616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616">ADC_SMPR1_SMP2</a></div><div class="ttdeci">#define ADC_SMPR1_SMP2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01769">stm32g474xx.h:1769</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga55f6065af83b02c643cd034b31158e99"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga55f6065af83b02c643cd034b31158e99">ADC_OFR2_SATEN</a></div><div class="ttdeci">#define ADC_OFR2_SATEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02179">stm32g474xx.h:2179</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01607">stm32g474xx.h:1607</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57d8954f0fea7b23d0706547b888770e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a></div><div class="ttdeci">#define ADC_SMPR2_SMP16</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01872">stm32g474xx.h:1872</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5865ff9d8e590fe16c4603a193488eff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a></div><div class="ttdeci">#define ADC_CCR_MDMA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02458">stm32g474xx.h:2458</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5be7ae16a57665a53f3efce3f8aeb493"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01613">stm32g474xx.h:1613</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5dfb1c31c13669683c09eed0907333c0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">ADC_SQR2_SQ5</a></div><div class="ttdeci">#define ADC_SQR2_SQ5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01973">stm32g474xx.h:1973</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e00ddb0cb78fce86eb721d8a328a7be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">ADC_TR3_LT3</a></div><div class="ttdeci">#define ADC_TR3_LT3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01919">stm32g474xx.h:1919</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga602da64684da4f219320006e99afa3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a></div><div class="ttdeci">#define ADC_CR_ADCALDIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01619">stm32g474xx.h:1619</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga614603a6e2355d6e99a0f4349cf61ba8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a></div><div class="ttdeci">#define ADC_CFGR2_OVSS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01725">stm32g474xx.h:1725</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga622869f20d0369d203d3fc59daa1005a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a">ADC_SMPR1_SMP6</a></div><div class="ttdeci">#define ADC_SMPR1_SMP6</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01797">stm32g474xx.h:1797</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga646e3fc05e4474a9752a5d6cda422a39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">ADC_SQR1_SQ2</a></div><div class="ttdeci">#define ADC_SQR1_SQ2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01945">stm32g474xx.h:1945</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64cbd7438a043b8f10603925889d36ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64cbd7438a043b8f10603925889d36ce">ADC_CFGR2_SWTRIG</a></div><div class="ttdeci">#define ADC_CFGR2_SWTRIG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01744">stm32g474xx.h:1744</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64f2ff6a85748943d4f2c45813222d66"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66">ADC_AWD2CR_AWD2CH</a></div><div class="ttdeci">#define ADC_AWD2CR_AWD2CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02267">stm32g474xx.h:2267</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga68a713cf085ebc530caf2492c24edf86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a></div><div class="ttdeci">#define ADC_CR_DEEPPWD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01616">stm32g474xx.h:1616</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga68ff689152a4e5a8c532bcb28066636a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01711">stm32g474xx.h:1711</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga696139df17c4a2e2fd69efac34c76616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a></div><div class="ttdeci">#define ADC_CFGR2_JOVSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01714">stm32g474xx.h:1714</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bfff6ccf3acd6cc63734b91bd4fd9be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a></div><div class="ttdeci">#define ADC_CFGR2_OVSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01718">stm32g474xx.h:1718</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c745a8afc373cfb30d2eea5c3e2b539"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a></div><div class="ttdeci">#define ADC_CFGR_AUTDLY</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01661">stm32g474xx.h:1661</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6e2d39fb0029e1ad687a974e951c3ccf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a></div><div class="ttdeci">#define ADC_SMPR2_SMP17</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01879">stm32g474xx.h:1879</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga700209a12e66924a0fea72afd6e4bc1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02147">stm32g474xx.h:2147</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73249abd113dec0f23baad8ed97a519b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_JAWD1EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01690">stm32g474xx.h:1690</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75beb1c49661df317e99020112aca85d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a></div><div class="ttdeci">#define ADC_CFGR_JQDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01706">stm32g474xx.h:1706</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga786069fbf861391d75c3d9cbdf58d616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga786069fbf861391d75c3d9cbdf58d616">ADC_OFR3_OFFSETPOS</a></div><div class="ttdeci">#define ADC_OFR3_OFFSETPOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02201">stm32g474xx.h:2201</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8097124ae6a0a332d6fa66a494910b96"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a></div><div class="ttdeci">#define ADC_JSQR_JEXTSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02095">stm32g474xx.h:2095</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga80aef43bf273a0b1c1c8c95ea2a05997"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a></div><div class="ttdeci">#define ADC_SMPR2_SMP14</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01858">stm32g474xx.h:1858</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga821c516b84062c1548d1ec679449ae5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div><div class="ttdeci">#define ADC_CFGR_CONT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01658">stm32g474xx.h:1658</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8377a1e787d0c8e274d56780ef2a757b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b">ADC_SMPR1_SMP1</a></div><div class="ttdeci">#define ADC_SMPR1_SMP1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01762">stm32g474xx.h:1762</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga90ad1cfd78eff67df0be5c4925676819"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a></div><div class="ttdeci">#define ADC_TR1_HT1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01905">stm32g474xx.h:1905</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95732299dd4eedd4c34b00eafe06ec02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01697">stm32g474xx.h:1697</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02446">stm32g474xx.h:2446</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c9ed3df07ad839d62ce3077fe8b69fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">ADC_SQR1_SQ3</a></div><div class="ttdeci">#define ADC_SQR1_SQ3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01954">stm32g474xx.h:1954</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e49b88ecc63f3689d04c637a0dca46b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e49b88ecc63f3689d04c637a0dca46b">ADC_OFR4_SATEN</a></div><div class="ttdeci">#define ADC_OFR4_SATEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02229">stm32g474xx.h:2229</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa0e8b46608c98b5b9a6956021b9a137a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa0e8b46608c98b5b9a6956021b9a137a">ADC_TR1_AWDFILT</a></div><div class="ttdeci">#define ADC_TR1_AWDFILT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01898">stm32g474xx.h:1898</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02089">stm32g474xx.h:2089</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa62e3d8b41cd41757a43db423f4ff4b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4">ADC_OFR2_OFFSET2_EN</a></div><div class="ttdeci">#define ADC_OFR2_OFFSET2_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02192">stm32g474xx.h:2192</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9f66f702fc124040956117f20ef8df4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a></div><div class="ttdeci">#define ADC_SQR2_SQ7</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01991">stm32g474xx.h:1991</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa348e5a8262fa4004bca7049df8ec8a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_AWD1EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01687">stm32g474xx.h:1687</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaacd10fb14a367458b3aa766c75aa12f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaacd10fb14a367458b3aa766c75aa12f6">ADC_OFR1_OFFSETPOS</a></div><div class="ttdeci">#define ADC_OFR1_OFFSETPOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02151">stm32g474xx.h:2151</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaad92b69d99317c86074d8ea5f609f771"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a></div><div class="ttdeci">#define ADC_SQR3_SQ14</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02055">stm32g474xx.h:2055</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaedba293d9d47927aa9ce1ac190f96fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa">ADC_OFR3_OFFSET3</a></div><div class="ttdeci">#define ADC_OFR3_OFFSET3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02197">stm32g474xx.h:2197</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1b0faa04d1e41f0527e6a756c59cdb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a></div><div class="ttdeci">#define ADC_SMPR2_SMP15</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01865">stm32g474xx.h:1865</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab22a34e787114885b112f3195b596e7a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a">ADC_SMPR1_SMP3</a></div><div class="ttdeci">#define ADC_SMPR1_SMP3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01776">stm32g474xx.h:1776</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2ee31087e62977a5e488d40edf7c057"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057">ADC_CALFACT_CALFACT_D</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_D</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02350">stm32g474xx.h:2350</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab723bbe520a075dc05c051c5ff13c041"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041">ADC_SMPR1_SMP4</a></div><div class="ttdeci">#define ADC_SMPR1_SMP4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01783">stm32g474xx.h:1783</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba11f0cdf47b3290e7a6bd4c25eeae9c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c">ADC_SQR2_SQ6</a></div><div class="ttdeci">#define ADC_SQR2_SQ6</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01982">stm32g474xx.h:1982</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba122b5165f806339c2616b0ca4ec55c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba122b5165f806339c2616b0ca4ec55c">ADC_CFGR2_SMPTRIG</a></div><div class="ttdeci">#define ADC_CFGR2_SMPTRIG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01750">stm32g474xx.h:1750</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba7b00a5ded63d156bf4d1bf6bf62ca8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a></div><div class="ttdeci">#define ADC_TR1_LT1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01894">stm32g474xx.h:1894</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc90e672f9041a75ddeceaff3b04947b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b">ADC_OFR4_OFFSET4_CH</a></div><div class="ttdeci">#define ADC_OFR4_OFFSET4_CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02233">stm32g474xx.h:2233</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabccd9667b6e724480b2bb17c893a58f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6">ADC_OFR3_OFFSET3_EN</a></div><div class="ttdeci">#define ADC_OFR3_OFFSET3_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02217">stm32g474xx.h:2217</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabde20461b88c714bd033532116a3aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR_EXTSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01640">stm32g474xx.h:1640</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabf0477ef9f3e5a904c815f291b1eee92"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf0477ef9f3e5a904c815f291b1eee92">ADC_CFGR2_GCOMP</a></div><div class="ttdeci">#define ADC_CFGR2_GCOMP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01740">stm32g474xx.h:1740</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac068ea2cb540312d356ccd5301d46a70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSM</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01736">stm32g474xx.h:1736</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac39d460dedad54d91a366ddd9be4b772"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac39d460dedad54d91a366ddd9be4b772">ADC_OFR4_OFFSETPOS</a></div><div class="ttdeci">#define ADC_OFR4_OFFSETPOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02226">stm32g474xx.h:2226</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3cb20595be89277a7c2421268fd5fdb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb">ADC_OFR3_OFFSET3_CH</a></div><div class="ttdeci">#define ADC_OFR3_OFFSET3_CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02208">stm32g474xx.h:2208</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac55fed000d18748945c5ec1574e2aef2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2">ADC_SQR1_SQ1</a></div><div class="ttdeci">#define ADC_SQR1_SQ1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01936">stm32g474xx.h:1936</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacae9f86a9852402b380d49f9781d75b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a></div><div class="ttdeci">#define ADC_CR_JADSTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01610">stm32g474xx.h:1610</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gace740e6a006431dc7a0d884dd10ab4d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gace740e6a006431dc7a0d884dd10ab4d7">ADC_OFR2_OFFSETPOS</a></div><div class="ttdeci">#define ADC_OFR2_OFFSETPOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02176">stm32g474xx.h:2176</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea2c7703a7ea310303f700a4aa50801"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea2c7703a7ea310303f700a4aa50801">ADC_OFR3_SATEN</a></div><div class="ttdeci">#define ADC_OFR3_SATEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02204">stm32g474xx.h:2204</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad27b9dc322ac84ef5fc8b80094ae4e3d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div><div class="ttdeci">#define ADC_JSQR_JEXTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02104">stm32g474xx.h:2104</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7fa15dfe51b084b36cb5df2fbf44bb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a></div><div class="ttdeci">#define ADC_JSQR_JSQ1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02110">stm32g474xx.h:2110</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9809eba930562b84811df0a2f3eee9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b">ADC_OFR2_OFFSET2_CH</a></div><div class="ttdeci">#define ADC_OFR2_OFFSET2_CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02183">stm32g474xx.h:2183</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01598">stm32g474xx.h:1598</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e80cddd31bb22e69abe0fa914515f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a></div><div class="ttdeci">#define ADC_CFGR_AWD1SGL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01684">stm32g474xx.h:1684</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadddb5c25b3defb1a7d65a7df1bb73b5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b">ADC_SQR3_SQ11</a></div><div class="ttdeci">#define ADC_SQR3_SQ11</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02028">stm32g474xx.h:2028</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae04353744e03fd108feb56f6a08bc2f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a></div><div class="ttdeci">#define ADC_CFGR_JQM</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01681">stm32g474xx.h:1681</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2498e8e6e6fdd0d598969e9d34a29c0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a></div><div class="ttdeci">#define ADC_CCR_DUAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02437">stm32g474xx.h:2437</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2fbdc1b854a54c4288402c2d3a7fca9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div><div class="ttdeci">#define ADC_JSQR_JSQ3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02128">stm32g474xx.h:2128</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae45b3c4d93de2e7fd685f75e40e2231a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a">ADC_SMPR1_SMP5</a></div><div class="ttdeci">#define ADC_SMPR1_SMP5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01790">stm32g474xx.h:1790</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01928">stm32g474xx.h:1928</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9f75ebf90f85ba43654ce84312221a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div><div class="ttdeci">#define ADC_CFGR_JDISCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01678">stm32g474xx.h:1678</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaa43af8cc44bfe846f5405967e420ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a></div><div class="ttdeci">#define ADC_CFGR_RES</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01634">stm32g474xx.h:1634</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed2f858a86778698f9294da72af89642"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR_ALIGN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01664">stm32g474xx.h:1664</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf19413a93e5983d4c2a3caa18c569b14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR_OVRMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01655">stm32g474xx.h:1655</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf437add5f6ed735d2b68d90f567630df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR_EXTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l01649">stm32g474xx.h:1649</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5d91ecfc3d40cc6b1960544e526eb91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a></div><div class="ttdeci">#define ADC_SQR2_SQ9</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l02009">stm32g474xx.h:2009</a></div></div>
<div class="ttc" id="astm32g4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32g4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module's header file.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g4xx__hal__conf_8h_source.html#l00373">stm32g4xx_hal_conf.h:373</a></div></div>
<div class="ttc" id="astm32g4xx__ll__adc_8h_html"><div class="ttname"><a href="stm32g4xx__ll__adc_8h.html">stm32g4xx_ll_adc.h</a></div><div class="ttdoc">Header file of ADC LL module.</div></div>
<div class="ttc" id="astm32g4xx__ll__bus_8h_html"><div class="ttname"><a href="stm32g4xx__ll__bus_8h.html">stm32g4xx_ll_bus.h</a></div><div class="ttdoc">Header file of BUS LL module.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00240">stm32g474xx.h:241</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00244">stm32g474xx.h:244</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00197">stm32g474xx.h:198</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0d4e10d65f674882544c457183f643dd"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0d4e10d65f674882544c457183f643dd">ADC_TypeDef::GCOMP</a></div><div class="ttdeci">__IO uint32_t GCOMP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00237">stm32g474xx.h:237</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00202">stm32g474xx.h:202</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a29b9c5387e26932298f220236bd69dee"><div class="ttname"><a href="struct_a_d_c___type_def.html#a29b9c5387e26932298f220236bd69dee">ADC_TypeDef::TR2</a></div><div class="ttdeci">__IO uint32_t TR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00208">stm32g474xx.h:208</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00211">stm32g474xx.h:211</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4686388b1cd45bca2ef737f1d614a8e7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00220">stm32g474xx.h:220</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00200">stm32g474xx.h:200</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a66d997b210433aa8f57b2405cf895d2d"><div class="ttname"><a href="struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d">ADC_TypeDef::OFR3</a></div><div class="ttdeci">__IO uint32_t OFR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00222">stm32g474xx.h:222</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00205">stm32g474xx.h:205</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00218">stm32g474xx.h:218</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a7e0eef00d32be4b39e71068425dbdcb1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1">ADC_TypeDef::OFR2</a></div><div class="ttdeci">__IO uint32_t OFR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00221">stm32g474xx.h:221</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a8634248df172cd37d156a9d4df976a74"><div class="ttname"><a href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00207">stm32g474xx.h:207</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a95e53a6a23b0060a05a4a0f606bba7e9"><div class="ttname"><a href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">ADC_TypeDef::SQR4</a></div><div class="ttdeci">__IO uint32_t SQR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00214">stm32g474xx.h:214</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00213">stm32g474xx.h:213</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00212">stm32g474xx.h:212</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab06ef5ee40897c98320733b78b837768"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">ADC_TypeDef::AWD3CR</a></div><div class="ttdeci">__IO uint32_t AWD3CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00231">stm32g474xx.h:231</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00199">stm32g474xx.h:199</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00201">stm32g474xx.h:201</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00235">stm32g474xx.h:235</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00203">stm32g474xx.h:203</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae818864200b315ff24e20004da2e649b"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00234">stm32g474xx.h:234</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aee443a628cc2914005393b723b836c2a"><div class="ttname"><a href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">ADC_TypeDef::AWD2CR</a></div><div class="ttdeci">__IO uint32_t AWD2CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00230">stm32g474xx.h:230</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af3ffbe3e7e1def1ea3ed3d7e87f74d39"><div class="ttname"><a href="struct_a_d_c___type_def.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">ADC_TypeDef::TR3</a></div><div class="ttdeci">__IO uint32_t TR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00209">stm32g474xx.h:209</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00204">stm32g474xx.h:204</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_afe206e635f30b7b29f9e538b12247149"><div class="ttname"><a href="struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149">ADC_TypeDef::OFR4</a></div><div class="ttdeci">__IO uint32_t OFR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g474xx_8h_source.html#l00223">stm32g474xx.h:223</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
