
*** Running vivado
    with args -log game_logic_shell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_logic_shell.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source game_logic_shell.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1239.926 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/utils_1/imports/synth_1/game_logic_shell.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/utils_1/imports/synth_1/game_logic_shell.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top game_logic_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.172 ; gain = 18.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game_logic_shell' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:62]
	Parameter CLOCK_DIVIDER_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'system_clock_generator' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/system_clock_generator.vhd:14' bound to instance 'clocking' of component 'system_clock_generator' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:199]
INFO: [Synth 8-638] synthesizing module 'system_clock_generator' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/system_clock_generator.vhd:25]
	Parameter CLOCK_DIVIDER_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-113] binding component instance 'system_clock_buffer' to cell 'BUFG' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/system_clock_generator.vhd:61]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_forwarding_ODDR' to cell 'ODDR' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/system_clock_generator.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'system_clock_generator' (1#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/system_clock_generator.vhd:25]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'center_button' of component 'button_interface' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:210]
INFO: [Synth 8-638] synthesizing module 'button_interface' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/input_conditioning.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (2#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/input_conditioning.vhd:24]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'reset_button' of component 'button_interface' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:217]
	Parameter T bound to: 6250000 - type: integer 
INFO: [Synth 8-3491] module 'mc_port_gen' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mc_port_gen.vhd:14' bound to instance 'ms_gen' of component 'mc_port_gen' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:226]
INFO: [Synth 8-638] synthesizing module 'mc_port_gen' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mc_port_gen.vhd:24]
	Parameter T bound to: 6250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_port_gen' (3#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mc_port_gen.vhd:24]
INFO: [Synth 8-3491] module 'ascii_memory' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/.Xil/Vivado-1868-mecha-1/realtime/ascii_memory_stub.v:6' bound to instance 'memory' of component 'ascii_memory' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:233]
INFO: [Synth 8-6157] synthesizing module 'ascii_memory' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/.Xil/Vivado-1868-mecha-1/realtime/ascii_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ascii_memory' (4#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/.Xil/Vivado-1868-mecha-1/realtime/ascii_memory_stub.v:6]
INFO: [Synth 8-3491] module 'SoundGen' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/sound_generator.vhd:35' bound to instance 'sound' of component 'SoundGen' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:239]
INFO: [Synth 8-638] synthesizing module 'SoundGen' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/sound_generator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SoundGen' (5#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/sound_generator.vhd:44]
	Parameter T bound to: 6250000 - type: integer 
INFO: [Synth 8-3491] module 'MorseCodeDecoder' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/morse_code_decoder.vhd:14' bound to instance 'decoder' of component 'MorseCodeDecoder' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:246]
INFO: [Synth 8-638] synthesizing module 'MorseCodeDecoder' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/morse_code_decoder.vhd:48]
	Parameter T bound to: 6250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MorseCodeDecoder' (6#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/morse_code_decoder.vhd:48]
INFO: [Synth 8-3491] module 'mux7seg' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mux7seg.vhd:25' bound to instance 'display' of component 'mux7seg' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:267]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-226] default block is never used [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mux7seg.vhd:75]
INFO: [Synth 8-226] default block is never used [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mux7seg.vhd:89]
INFO: [Synth 8-226] default block is never used [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mux7seg.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (7#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-3491] module 'vga_top_shell' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_top_shell.vhd:35' bound to instance 'vga' of component 'vga_top_shell' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:279]
INFO: [Synth 8-638] synthesizing module 'vga_top_shell' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_top_shell.vhd:45]
INFO: [Synth 8-3491] module 'bitmaps' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/.Xil/Vivado-1868-mecha-1/realtime/bitmaps_stub.v:6' bound to instance 'Bit_Map_Proc' of component 'bitmaps' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_top_shell.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'bitmaps' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/.Xil/Vivado-1868-mecha-1/realtime/bitmaps_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bitmaps' (8#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/.Xil/Vivado-1868-mecha-1/realtime/bitmaps_stub.v:6]
INFO: [Synth 8-3491] module 'vga_sub_shell' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_sub_shell.vhd:34' bound to instance 'VGA_proc' of component 'vga_sub_shell' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_top_shell.vhd:85]
INFO: [Synth 8-638] synthesizing module 'vga_sub_shell' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_sub_shell.vhd:44]
INFO: [Synth 8-3491] module 'vga_logic' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_logic.vhd:9' bound to instance 'VGA' of component 'vga_logic' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_sub_shell.vhd:82]
INFO: [Synth 8-638] synthesizing module 'vga_logic' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_logic.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_logic' (9#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_logic.vhd:19]
INFO: [Synth 8-3491] module 'display_logic' declared at 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:36' bound to instance 'Letter_Display' of component 'display_logic' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_sub_shell.vhd:90]
INFO: [Synth 8-638] synthesizing module 'display_logic' [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:44]
WARNING: [Synth 8-614] signal 'sx' is read in the process but is not in the sensitivity list [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:80]
WARNING: [Synth 8-614] signal 'sy' is read in the process but is not in the sensitivity list [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:80]
WARNING: [Synth 8-614] signal 'is_q' is read in the process but is not in the sensitivity list [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:80]
WARNING: [Synth 8-614] signal 'status' is read in the process but is not in the sensitivity list [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'display_logic' (10#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/display_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'vga_sub_shell' (11#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_sub_shell.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'vga_top_shell' (12#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/vga_top_shell.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'game_logic_shell' (13#1) [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/sources_1/new/game_logic_shell.v:62]
WARNING: [Synth 8-7129] Port row[3] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port row[2] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port row[1] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port row[0] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port column[3] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port column[2] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port column[1] in module display_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port column[0] in module display_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.918 ; gain = 83.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.918 ; gain = 83.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.918 ; gain = 83.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1323.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ENGS31/MorseCode_VGA/MorseCode_VGA.gen/sources_1/ip/bitmaps/bitmaps/bitmaps_in_context.xdc] for cell 'vga/Bit_Map_Proc'
Finished Parsing XDC File [o:/ENGS31/MorseCode_VGA/MorseCode_VGA.gen/sources_1/ip/bitmaps/bitmaps/bitmaps_in_context.xdc] for cell 'vga/Bit_Map_Proc'
Parsing XDC File [o:/ENGS31/MorseCode_VGA/MorseCode_VGA.gen/sources_1/ip/ascii_memory/ascii_memory/ascii_memory_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [o:/ENGS31/MorseCode_VGA/MorseCode_VGA.gen/sources_1/ip/ascii_memory/ascii_memory/ascii_memory_in_context.xdc] for cell 'memory'
Parsing XDC File [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/constrs_1/new/decoder_vga_constraints.xdc]
Finished Parsing XDC File [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/constrs_1/new/decoder_vga_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS31/MorseCode_VGA/MorseCode_VGA.srcs/constrs_1/new/decoder_vga_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_logic_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_logic_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1408.312 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vga/Bit_Map_Proc' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.062 ; gain = 181.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.062 ; gain = 181.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vga/Bit_Map_Proc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.062 ; gain = 181.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'MorseCodeDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     low |                               00 |                               00
             low_to_high |                               01 |                               01
                    high |                               10 |                               10
             high_to_low |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'button_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
               processor |                    0000000000010 |                             0001
                    char |                    0000000000100 |                             0010
                   wait1 |                    0000000001000 |                             0011
                  letter |                    0000000010000 |                             0100
                waitmem1 |                    0000000100000 |                             0101
                waitmem2 |                    0000001000000 |                             0110
                   send1 |                    0000010000000 |                             0111
                   wait2 |                    0000100000000 |                             1000
                    word |                    0001000000000 |                             1001
                   wait3 |                    0010000000000 |                             1011
                  finish |                    0100000000000 |                             1100
                   send2 |                    1000000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'MorseCodeDecoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1421.062 ; gain = 181.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 73    
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design game_logic_shell has port dp_ext_port driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.062 ; gain = 181.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1421.062 ; gain = 181.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1424.887 ; gain = 184.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ascii_memory  |         1|
|2     |bitmaps       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ascii_memory |     1|
|2     |bitmaps      |     1|
|3     |BUFG         |     2|
|4     |CARRY4       |    71|
|5     |LUT1         |    14|
|6     |LUT2         |   175|
|7     |LUT3         |    25|
|8     |LUT4         |    54|
|9     |LUT5         |    55|
|10    |LUT6         |   107|
|11    |ODDR         |     1|
|12    |FDRE         |   342|
|13    |FDSE         |     3|
|14    |IBUF         |     7|
|15    |OBUF         |    31|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1432.449 ; gain = 95.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1432.449 ; gain = 192.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1432.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d3360cc7
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1444.918 ; gain = 204.992
INFO: [Common 17-1381] The checkpoint 'O:/ENGS31/MorseCode_VGA/MorseCode_VGA.runs/synth_1/game_logic_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_logic_shell_utilization_synth.rpt -pb game_logic_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 20:06:18 2023...
