// ===========================================================================
// This file is autogenerated, please DO NOT modify!
//
// Generated on  2023-04-18 13:27:19
// by user:      developer
// on machine:   swtools
// CWD:          /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/inc
// Commandline:  /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl -target c -base 0x40082000 -dat_sz 16 -i /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/MDMregs.txt
// C&P friendly: /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl -target c -base 0x40082000 -dat_sz 16 -i /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/MDMregs.txt
//
// Relevant file version(s):
//
// /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl
//   rcs-info: (file not managed or unknown revision control system)
//   git-hash: 0d11a0ea4ba55ba3ef648be18aeec231d5314753
//
// /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/MDMregs.txt
//   rcs-info: (file not managed or unknown revision control system)
//   git-hash: 8b8451071a5624602dbd765780d6c663495e5b7a
//
// ===========================================================================


#ifndef __MDM_REGS_H
#define __MDM_REGS_H

#ifndef __HW_TYPES_H__ 
  #ifndef HWREG
    #define HWREG(x) (*((volatile unsigned long *)(x)))
  #endif
#endif
#define MDM_BASE 0x40082000UL
#define RF24_MDM_BASE 0x40082000UL
// --------------------------------------------------------------
// ENABLE
// 
#define MDM_ENABLE_ADR (MDM_BASE + 0x0000UL)
static volatile unsigned long* const SP_MDM_ENABLE = (unsigned long*) MDM_ENABLE_ADR;
#define S_MDM_ENABLE (*SP_MDM_ENABLE)
#define RF24_MDM_O_ENABLE                        0
// bitfield: ENABLE_ADCDIG
#define MDM_ENABLE_ADCDIG                            5UL
#define RF24_MDM_ENABLE_ADCDIG_S                 5UL
#define MDM_ENABLE_ADCDIG_BM                         0x0020UL
#define RF24_MDM_ENABLE_ADCDIG_M                 0x0020UL
// enums for bitfield ENABLE_ADCDIG (width: 1)UL
#define MDM_ENABLE_ADCDIG_DIS                        0x0UL
#define MDM_ENABLE_ADCDIG_EN                         0x1UL
// bitfield: ENABLE_DEMODULATOR
#define MDM_ENABLE_DEMODULATOR                       4UL
#define RF24_MDM_ENABLE_DEMODULATOR_S            4UL
#define MDM_ENABLE_DEMODULATOR_BM                    0x0010UL
#define RF24_MDM_ENABLE_DEMODULATOR_M            0x0010UL
// enums for bitfield ENABLE_DEMODULATOR (width: 1)UL
#define MDM_ENABLE_DEMODULATOR_DIS                   0x0UL
#define MDM_ENABLE_DEMODULATOR_EN                    0x1UL
// bitfield: ENABLE_MODULATOR
#define MDM_ENABLE_MODULATOR                         3UL
#define RF24_MDM_ENABLE_MODULATOR_S              3UL
#define MDM_ENABLE_MODULATOR_BM                      0x0008UL
#define RF24_MDM_ENABLE_MODULATOR_M              0x0008UL
// enums for bitfield ENABLE_MODULATOR (width: 1)UL
#define MDM_ENABLE_MODULATOR_DIS                     0x0UL
#define MDM_ENABLE_MODULATOR_EN                      0x1UL
// bitfield: ENABLE_TIMEBASE
#define MDM_ENABLE_TIMEBASE                          2UL
#define RF24_MDM_ENABLE_TIMEBASE_S               2UL
#define MDM_ENABLE_TIMEBASE_BM                       0x0004UL
#define RF24_MDM_ENABLE_TIMEBASE_M               0x0004UL
// enums for bitfield ENABLE_TIMEBASE (width: 1)UL
#define MDM_ENABLE_TIMEBASE_DIS                      0x0UL
#define MDM_ENABLE_TIMEBASE_EN                       0x1UL
// bitfield: ENABLE_TXRXFIFO
#define MDM_ENABLE_TXRXFIFO                          1UL
#define RF24_MDM_ENABLE_TXRXFIFO_S               1UL
#define MDM_ENABLE_TXRXFIFO_BM                       0x0002UL
#define RF24_MDM_ENABLE_TXRXFIFO_M               0x0002UL
// enums for bitfield ENABLE_TXRXFIFO (width: 1)UL
#define MDM_ENABLE_TXRXFIFO_DIS                      0x0UL
#define MDM_ENABLE_TXRXFIFO_EN                       0x1UL
// bitfield: ENABLE_TOPSM
#define MDM_ENABLE_TOPSM                             0UL
#define RF24_MDM_ENABLE_TOPSM_S                  0UL
#define MDM_ENABLE_TOPSM_BM                          0x0001UL
#define RF24_MDM_ENABLE_TOPSM_M                  0x0001UL
// enums for bitfield ENABLE_TOPSM (width: 1)UL
#define MDM_ENABLE_TOPSM_DIS                         0x0UL
#define MDM_ENABLE_TOPSM_EN                          0x1UL
// --------------------------------------------------------------
// FWSRC
// 
#define MDM_FWSRC_ADR (MDM_BASE + 0x0004UL)
static volatile unsigned long* const SP_MDM_FWSRC = (unsigned long*) MDM_FWSRC_ADR;
#define S_MDM_FWSRC (*SP_MDM_FWSRC)
#define RF24_MDM_O_FWSRC                         4
// bitfield: FWSRC_DATARAM
#define MDM_FWSRC_DATARAM                            2UL
#define RF24_MDM_FWSRC_DATARAM_S                 2UL
#define MDM_FWSRC_DATARAM_BM                         0x0004UL
#define RF24_MDM_FWSRC_DATARAM_M                 0x0004UL
// enums for bitfield FWSRC_DATARAM (width: 1)UL
#define MDM_FWSRC_DATARAM_MDMRAM                     0x0UL
#define MDM_FWSRC_DATARAM_S2RRAM                     0x1UL
// bitfield: FWSRC_FWRAM
#define MDM_FWSRC_FWRAM                              1UL
#define RF24_MDM_FWSRC_FWRAM_S                   1UL
#define MDM_FWSRC_FWRAM_BM                           0x0002UL
#define RF24_MDM_FWSRC_FWRAM_M                   0x0002UL
// enums for bitfield FWSRC_FWRAM (width: 1)UL
#define MDM_FWSRC_FWRAM_MDMRAM                       0x0UL
#define MDM_FWSRC_FWRAM_S2RRAM                       0x1UL
// bitfield: FWSRC_BANK
#define MDM_FWSRC_BANK                               0UL
#define RF24_MDM_FWSRC_BANK_S                    0UL
#define MDM_FWSRC_BANK_BM                            0x0001UL
#define RF24_MDM_FWSRC_BANK_M                    0x0001UL
// enums for bitfield FWSRC_BANK (width: 1)UL
#define MDM_FWSRC_BANK_ZERO                          0x0UL
#define MDM_FWSRC_BANK_ONE                           0x1UL
// --------------------------------------------------------------
// INIT
// 
#define MDM_INIT_ADR (MDM_BASE + 0x0008UL)
static volatile unsigned long* const SP_MDM_INIT = (unsigned long*) MDM_INIT_ADR;
#define S_MDM_INIT (*SP_MDM_INIT)
#define RF24_MDM_O_INIT                          8
// bitfield: INIT_ADCDIG
#define MDM_INIT_ADCDIG                              5UL
#define RF24_MDM_INIT_ADCDIG_S                   5UL
#define MDM_INIT_ADCDIG_BM                           0x0020UL
#define RF24_MDM_INIT_ADCDIG_M                   0x0020UL
// enums for bitfield INIT_ADCDIG (width: 1)UL
#define MDM_INIT_ADCDIG_NO_EFFECT                    0x0UL
#define MDM_INIT_ADCDIG_RESET                        0x1UL
// bitfield: INIT_DEMODULATOR
#define MDM_INIT_DEMODULATOR                         4UL
#define RF24_MDM_INIT_DEMODULATOR_S              4UL
#define MDM_INIT_DEMODULATOR_BM                      0x0010UL
#define RF24_MDM_INIT_DEMODULATOR_M              0x0010UL
// enums for bitfield INIT_DEMODULATOR (width: 1)UL
#define MDM_INIT_DEMODULATOR_NO_EFFECT               0x0UL
#define MDM_INIT_DEMODULATOR_RESET                   0x1UL
// bitfield: INIT_MODULATOR
#define MDM_INIT_MODULATOR                           3UL
#define RF24_MDM_INIT_MODULATOR_S                3UL
#define MDM_INIT_MODULATOR_BM                        0x0008UL
#define RF24_MDM_INIT_MODULATOR_M                0x0008UL
// enums for bitfield INIT_MODULATOR (width: 1)UL
#define MDM_INIT_MODULATOR_NO_EFFECT                 0x0UL
#define MDM_INIT_MODULATOR_RESET                     0x1UL
// bitfield: INIT_TIMEBASE
#define MDM_INIT_TIMEBASE                            2UL
#define RF24_MDM_INIT_TIMEBASE_S                 2UL
#define MDM_INIT_TIMEBASE_BM                         0x0004UL
#define RF24_MDM_INIT_TIMEBASE_M                 0x0004UL
// enums for bitfield INIT_TIMEBASE (width: 1)UL
#define MDM_INIT_TIMEBASE_NO_EFFECT                  0x0UL
#define MDM_INIT_TIMEBASE_RESET                      0x1UL
// bitfield: INIT_TXRXFIFO
#define MDM_INIT_TXRXFIFO                            1UL
#define RF24_MDM_INIT_TXRXFIFO_S                 1UL
#define MDM_INIT_TXRXFIFO_BM                         0x0002UL
#define RF24_MDM_INIT_TXRXFIFO_M                 0x0002UL
// enums for bitfield INIT_TXRXFIFO (width: 1)UL
#define MDM_INIT_TXRXFIFO_NO_EFFECT                  0x0UL
#define MDM_INIT_TXRXFIFO_RESET                      0x1UL
// bitfield: INIT_TOPSM
#define MDM_INIT_TOPSM                               0UL
#define RF24_MDM_INIT_TOPSM_S                    0UL
#define MDM_INIT_TOPSM_BM                            0x0001UL
#define RF24_MDM_INIT_TOPSM_M                    0x0001UL
// enums for bitfield INIT_TOPSM (width: 1)UL
#define MDM_INIT_TOPSM_NO_EFFECT                     0x0UL
#define MDM_INIT_TOPSM_RESET                         0x1UL
// --------------------------------------------------------------
// DEMENABLE0
// 
#define MDM_DEMENABLE0_ADR (MDM_BASE + 0x0010UL)
static volatile unsigned long* const SP_MDM_DEMENABLE0 = (unsigned long*) MDM_DEMENABLE0_ADR;
#define S_MDM_DEMENABLE0 (*SP_MDM_DEMENABLE0)
#define RF24_MDM_O_DEMENABLE0                    16
// bitfield: DEMENABLE0_FRAC
#define MDM_DEMENABLE0_FRAC                          8UL
#define RF24_MDM_DEMENABLE0_FRAC_S               8UL
#define MDM_DEMENABLE0_FRAC_BM                       0x0100UL
#define RF24_MDM_DEMENABLE0_FRAC_M               0x0100UL
// enums for bitfield DEMENABLE0_FRAC (width: 1)UL
#define MDM_DEMENABLE0_FRAC_DIS                      0x0UL
#define MDM_DEMENABLE0_FRAC_EN                       0x1UL
// bitfield: DEMENABLE0_FIDC
#define MDM_DEMENABLE0_FIDC                          7UL
#define RF24_MDM_DEMENABLE0_FIDC_S               7UL
#define MDM_DEMENABLE0_FIDC_BM                       0x0080UL
#define RF24_MDM_DEMENABLE0_FIDC_M               0x0080UL
// enums for bitfield DEMENABLE0_FIDC (width: 1)UL
#define MDM_DEMENABLE0_FIDC_DIS                      0x0UL
#define MDM_DEMENABLE0_FIDC_EN                       0x1UL
// bitfield: DEMENABLE0_CHFI
#define MDM_DEMENABLE0_CHFI                          6UL
#define RF24_MDM_DEMENABLE0_CHFI_S               6UL
#define MDM_DEMENABLE0_CHFI_BM                       0x0040UL
#define RF24_MDM_DEMENABLE0_CHFI_M               0x0040UL
// enums for bitfield DEMENABLE0_CHFI (width: 1)UL
#define MDM_DEMENABLE0_CHFI_DIS                      0x0UL
#define MDM_DEMENABLE0_CHFI_EN                       0x1UL
// bitfield: DEMENABLE0_BDEC
#define MDM_DEMENABLE0_BDEC                          5UL
#define RF24_MDM_DEMENABLE0_BDEC_S               5UL
#define MDM_DEMENABLE0_BDEC_BM                       0x0020UL
#define RF24_MDM_DEMENABLE0_BDEC_M               0x0020UL
// enums for bitfield DEMENABLE0_BDEC (width: 1)UL
#define MDM_DEMENABLE0_BDEC_DIS                      0x0UL
#define MDM_DEMENABLE0_BDEC_EN                       0x1UL
// bitfield: DEMENABLE0_IQMC
#define MDM_DEMENABLE0_IQMC                          4UL
#define RF24_MDM_DEMENABLE0_IQMC_S               4UL
#define MDM_DEMENABLE0_IQMC_BM                       0x0010UL
#define RF24_MDM_DEMENABLE0_IQMC_M               0x0010UL
// enums for bitfield DEMENABLE0_IQMC (width: 1)UL
#define MDM_DEMENABLE0_IQMC_DIS                      0x0UL
#define MDM_DEMENABLE0_IQMC_EN                       0x1UL
// bitfield: DEMENABLE0_MGE1
#define MDM_DEMENABLE0_MGE1                          3UL
#define RF24_MDM_DEMENABLE0_MGE1_S               3UL
#define MDM_DEMENABLE0_MGE1_BM                       0x0008UL
#define RF24_MDM_DEMENABLE0_MGE1_M               0x0008UL
// enums for bitfield DEMENABLE0_MGE1 (width: 1)UL
#define MDM_DEMENABLE0_MGE1_DIS                      0x0UL
#define MDM_DEMENABLE0_MGE1_EN                       0x1UL
// bitfield: DEMENABLE0_MGE0
#define MDM_DEMENABLE0_MGE0                          2UL
#define RF24_MDM_DEMENABLE0_MGE0_S               2UL
#define MDM_DEMENABLE0_MGE0_BM                       0x0004UL
#define RF24_MDM_DEMENABLE0_MGE0_M               0x0004UL
// enums for bitfield DEMENABLE0_MGE0 (width: 1)UL
#define MDM_DEMENABLE0_MGE0_DIS                      0x0UL
#define MDM_DEMENABLE0_MGE0_EN                       0x1UL
// bitfield: DEMENABLE0_CODC
#define MDM_DEMENABLE0_CODC                          1UL
#define RF24_MDM_DEMENABLE0_CODC_S               1UL
#define MDM_DEMENABLE0_CODC_BM                       0x0002UL
#define RF24_MDM_DEMENABLE0_CODC_M               0x0002UL
// enums for bitfield DEMENABLE0_CODC (width: 1)UL
#define MDM_DEMENABLE0_CODC_DIS                      0x0UL
#define MDM_DEMENABLE0_CODC_EN                       0x1UL
// bitfield: DEMENABLE0_CMIX
#define MDM_DEMENABLE0_CMIX                          0UL
#define RF24_MDM_DEMENABLE0_CMIX_S               0UL
#define MDM_DEMENABLE0_CMIX_BM                       0x0001UL
#define RF24_MDM_DEMENABLE0_CMIX_M               0x0001UL
// enums for bitfield DEMENABLE0_CMIX (width: 1)UL
#define MDM_DEMENABLE0_CMIX_DIS                      0x0UL
#define MDM_DEMENABLE0_CMIX_EN                       0x1UL
// --------------------------------------------------------------
// DEMENABLE1
// 
#define MDM_DEMENABLE1_ADR (MDM_BASE + 0x0014UL)
static volatile unsigned long* const SP_MDM_DEMENABLE1 = (unsigned long*) MDM_DEMENABLE1_ADR;
#define S_MDM_DEMENABLE1 (*SP_MDM_DEMENABLE1)
#define RF24_MDM_O_DEMENABLE1                    20
// bitfield: DEMENABLE1_VITE
#define MDM_DEMENABLE1_VITE                          13UL
#define RF24_MDM_DEMENABLE1_VITE_S               13UL
#define MDM_DEMENABLE1_VITE_BM                       0x2000UL
#define RF24_MDM_DEMENABLE1_VITE_M               0x2000UL
// enums for bitfield DEMENABLE1_VITE (width: 1)UL
#define MDM_DEMENABLE1_VITE_DIS                      0x0UL
#define MDM_DEMENABLE1_VITE_EN                       0x1UL
// bitfield: DEMENABLE1_MLSE
#define MDM_DEMENABLE1_MLSE                          12UL
#define RF24_MDM_DEMENABLE1_MLSE_S               12UL
#define MDM_DEMENABLE1_MLSE_BM                       0x1000UL
#define RF24_MDM_DEMENABLE1_MLSE_M               0x1000UL
// enums for bitfield DEMENABLE1_MLSE (width: 1)UL
#define MDM_DEMENABLE1_MLSE_DIS                      0x0UL
#define MDM_DEMENABLE1_MLSE_EN                       0x1UL
// bitfield: DEMENABLE1_SOFD
#define MDM_DEMENABLE1_SOFD                          11UL
#define RF24_MDM_DEMENABLE1_SOFD_S               11UL
#define MDM_DEMENABLE1_SOFD_BM                       0x0800UL
#define RF24_MDM_DEMENABLE1_SOFD_M               0x0800UL
// enums for bitfield DEMENABLE1_SOFD (width: 1)UL
#define MDM_DEMENABLE1_SOFD_DIS                      0x0UL
#define MDM_DEMENABLE1_SOFD_EN                       0x1UL
// bitfield: DEMENABLE1_SWQU
#define MDM_DEMENABLE1_SWQU                          10UL
#define RF24_MDM_DEMENABLE1_SWQU_S               10UL
#define MDM_DEMENABLE1_SWQU_BM                       0x0400UL
#define RF24_MDM_DEMENABLE1_SWQU_M               0x0400UL
// enums for bitfield DEMENABLE1_SWQU (width: 1)UL
#define MDM_DEMENABLE1_SWQU_DIS                      0x0UL
#define MDM_DEMENABLE1_SWQU_EN                       0x1UL
// bitfield: DEMENABLE1_MAFC
#define MDM_DEMENABLE1_MAFC                          9UL
#define RF24_MDM_DEMENABLE1_MAFC_S               9UL
#define MDM_DEMENABLE1_MAFC_BM                       0x0200UL
#define RF24_MDM_DEMENABLE1_MAFC_M               0x0200UL
// enums for bitfield DEMENABLE1_MAFC (width: 1)UL
#define MDM_DEMENABLE1_MAFC_DIS                      0x0UL
#define MDM_DEMENABLE1_MAFC_EN                       0x1UL
// bitfield: DEMENABLE1_MAFI
#define MDM_DEMENABLE1_MAFI                          8UL
#define RF24_MDM_DEMENABLE1_MAFI_S               8UL
#define MDM_DEMENABLE1_MAFI_BM                       0x0100UL
#define RF24_MDM_DEMENABLE1_MAFI_M               0x0100UL
// enums for bitfield DEMENABLE1_MAFI (width: 1)UL
#define MDM_DEMENABLE1_MAFI_DIS                      0x0UL
#define MDM_DEMENABLE1_MAFI_EN                       0x1UL
// bitfield: DEMENABLE1_FIFE
#define MDM_DEMENABLE1_FIFE                          7UL
#define RF24_MDM_DEMENABLE1_FIFE_S               7UL
#define MDM_DEMENABLE1_FIFE_BM                       0x0080UL
#define RF24_MDM_DEMENABLE1_FIFE_M               0x0080UL
// enums for bitfield DEMENABLE1_FIFE (width: 1)UL
#define MDM_DEMENABLE1_FIFE_DIS                      0x0UL
#define MDM_DEMENABLE1_FIFE_EN                       0x1UL
// bitfield: DEMENABLE1_PDIF
#define MDM_DEMENABLE1_PDIF                          6UL
#define RF24_MDM_DEMENABLE1_PDIF_S               6UL
#define MDM_DEMENABLE1_PDIF_BM                       0x0040UL
#define RF24_MDM_DEMENABLE1_PDIF_M               0x0040UL
// enums for bitfield DEMENABLE1_PDIF (width: 1)UL
#define MDM_DEMENABLE1_PDIF_DIS                      0x0UL
#define MDM_DEMENABLE1_PDIF_EN                       0x1UL
// bitfield: DEMENABLE1_CA2P
#define MDM_DEMENABLE1_CA2P                          5UL
#define RF24_MDM_DEMENABLE1_CA2P_S               5UL
#define MDM_DEMENABLE1_CA2P_BM                       0x0020UL
#define RF24_MDM_DEMENABLE1_CA2P_M               0x0020UL
// enums for bitfield DEMENABLE1_CA2P (width: 1)UL
#define MDM_DEMENABLE1_CA2P_DIS                      0x0UL
#define MDM_DEMENABLE1_CA2P_EN                       0x1UL
// bitfield: DEMENABLE1_C1BE
#define MDM_DEMENABLE1_C1BE                          4UL
#define RF24_MDM_DEMENABLE1_C1BE_S               4UL
#define MDM_DEMENABLE1_C1BE_BM                       0x0010UL
#define RF24_MDM_DEMENABLE1_C1BE_M               0x0010UL
// enums for bitfield DEMENABLE1_C1BE (width: 1)UL
#define MDM_DEMENABLE1_C1BE_DIS                      0x0UL
#define MDM_DEMENABLE1_C1BE_EN                       0x1UL
// bitfield: DEMENABLE1_LQIE
#define MDM_DEMENABLE1_LQIE                          3UL
#define RF24_MDM_DEMENABLE1_LQIE_S               3UL
#define MDM_DEMENABLE1_LQIE_BM                       0x0008UL
#define RF24_MDM_DEMENABLE1_LQIE_M               0x0008UL
// enums for bitfield DEMENABLE1_LQIE (width: 1)UL
#define MDM_DEMENABLE1_LQIE_DIS                      0x0UL
#define MDM_DEMENABLE1_LQIE_EN                       0x1UL
// bitfield: DEMENABLE1_F4BA
#define MDM_DEMENABLE1_F4BA                          2UL
#define RF24_MDM_DEMENABLE1_F4BA_S               2UL
#define MDM_DEMENABLE1_F4BA_BM                       0x0004UL
#define RF24_MDM_DEMENABLE1_F4BA_M               0x0004UL
// enums for bitfield DEMENABLE1_F4BA (width: 1)UL
#define MDM_DEMENABLE1_F4BA_DIS                      0x0UL
#define MDM_DEMENABLE1_F4BA_EN                       0x1UL
// bitfield: DEMENABLE1_STIM
#define MDM_DEMENABLE1_STIM                          1UL
#define RF24_MDM_DEMENABLE1_STIM_S               1UL
#define MDM_DEMENABLE1_STIM_BM                       0x0002UL
#define RF24_MDM_DEMENABLE1_STIM_M               0x0002UL
// enums for bitfield DEMENABLE1_STIM (width: 1)UL
#define MDM_DEMENABLE1_STIM_DIS                      0x0UL
#define MDM_DEMENABLE1_STIM_EN                       0x1UL
// bitfield: DEMENABLE1_DSBU
#define MDM_DEMENABLE1_DSBU                          0UL
#define RF24_MDM_DEMENABLE1_DSBU_S               0UL
#define MDM_DEMENABLE1_DSBU_BM                       0x0001UL
#define RF24_MDM_DEMENABLE1_DSBU_M               0x0001UL
// enums for bitfield DEMENABLE1_DSBU (width: 1)UL
#define MDM_DEMENABLE1_DSBU_DIS                      0x0UL
#define MDM_DEMENABLE1_DSBU_EN                       0x1UL
// --------------------------------------------------------------
// DEMINIT0
// 
#define MDM_DEMINIT0_ADR (MDM_BASE + 0x0018UL)
static volatile unsigned long* const SP_MDM_DEMINIT0 = (unsigned long*) MDM_DEMINIT0_ADR;
#define S_MDM_DEMINIT0 (*SP_MDM_DEMINIT0)
#define RF24_MDM_O_DEMINIT0                      24
// bitfield: DEMINIT0_FRAC
#define MDM_DEMINIT0_FRAC                            8UL
#define RF24_MDM_DEMINIT0_FRAC_S                 8UL
#define MDM_DEMINIT0_FRAC_BM                         0x0100UL
#define RF24_MDM_DEMINIT0_FRAC_M                 0x0100UL
// enums for bitfield DEMINIT0_FRAC (width: 1)UL
#define MDM_DEMINIT0_FRAC_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_FRAC_RESET                      0x1UL
// bitfield: DEMINIT0_FIDC
#define MDM_DEMINIT0_FIDC                            7UL
#define RF24_MDM_DEMINIT0_FIDC_S                 7UL
#define MDM_DEMINIT0_FIDC_BM                         0x0080UL
#define RF24_MDM_DEMINIT0_FIDC_M                 0x0080UL
// enums for bitfield DEMINIT0_FIDC (width: 1)UL
#define MDM_DEMINIT0_FIDC_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_FIDC_RESET                      0x1UL
// bitfield: DEMINIT0_CHFI
#define MDM_DEMINIT0_CHFI                            6UL
#define RF24_MDM_DEMINIT0_CHFI_S                 6UL
#define MDM_DEMINIT0_CHFI_BM                         0x0040UL
#define RF24_MDM_DEMINIT0_CHFI_M                 0x0040UL
// enums for bitfield DEMINIT0_CHFI (width: 1)UL
#define MDM_DEMINIT0_CHFI_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_CHFI_RESET                      0x1UL
// bitfield: DEMINIT0_BDEC
#define MDM_DEMINIT0_BDEC                            5UL
#define RF24_MDM_DEMINIT0_BDEC_S                 5UL
#define MDM_DEMINIT0_BDEC_BM                         0x0020UL
#define RF24_MDM_DEMINIT0_BDEC_M                 0x0020UL
// enums for bitfield DEMINIT0_BDEC (width: 1)UL
#define MDM_DEMINIT0_BDEC_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_BDEC_RESET                      0x1UL
// bitfield: DEMINIT0_IQMC
#define MDM_DEMINIT0_IQMC                            4UL
#define RF24_MDM_DEMINIT0_IQMC_S                 4UL
#define MDM_DEMINIT0_IQMC_BM                         0x0010UL
#define RF24_MDM_DEMINIT0_IQMC_M                 0x0010UL
// enums for bitfield DEMINIT0_IQMC (width: 1)UL
#define MDM_DEMINIT0_IQMC_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_IQMC_RESET                      0x1UL
// bitfield: DEMINIT0_MGE1
#define MDM_DEMINIT0_MGE1                            3UL
#define RF24_MDM_DEMINIT0_MGE1_S                 3UL
#define MDM_DEMINIT0_MGE1_BM                         0x0008UL
#define RF24_MDM_DEMINIT0_MGE1_M                 0x0008UL
// enums for bitfield DEMINIT0_MGE1 (width: 1)UL
#define MDM_DEMINIT0_MGE1_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_MGE1_RESET                      0x1UL
// bitfield: DEMINIT0_MGE0
#define MDM_DEMINIT0_MGE0                            2UL
#define RF24_MDM_DEMINIT0_MGE0_S                 2UL
#define MDM_DEMINIT0_MGE0_BM                         0x0004UL
#define RF24_MDM_DEMINIT0_MGE0_M                 0x0004UL
// enums for bitfield DEMINIT0_MGE0 (width: 1)UL
#define MDM_DEMINIT0_MGE0_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_MGE0_RESET                      0x1UL
// bitfield: DEMINIT0_CODC
#define MDM_DEMINIT0_CODC                            1UL
#define RF24_MDM_DEMINIT0_CODC_S                 1UL
#define MDM_DEMINIT0_CODC_BM                         0x0002UL
#define RF24_MDM_DEMINIT0_CODC_M                 0x0002UL
// enums for bitfield DEMINIT0_CODC (width: 1)UL
#define MDM_DEMINIT0_CODC_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_CODC_RESET                      0x1UL
// bitfield: DEMINIT0_CMIX
#define MDM_DEMINIT0_CMIX                            0UL
#define RF24_MDM_DEMINIT0_CMIX_S                 0UL
#define MDM_DEMINIT0_CMIX_BM                         0x0001UL
#define RF24_MDM_DEMINIT0_CMIX_M                 0x0001UL
// enums for bitfield DEMINIT0_CMIX (width: 1)UL
#define MDM_DEMINIT0_CMIX_NO_EFFECT                  0x0UL
#define MDM_DEMINIT0_CMIX_RESET                      0x1UL
// --------------------------------------------------------------
// DEMINIT1
// 
#define MDM_DEMINIT1_ADR (MDM_BASE + 0x001CUL)
static volatile unsigned long* const SP_MDM_DEMINIT1 = (unsigned long*) MDM_DEMINIT1_ADR;
#define S_MDM_DEMINIT1 (*SP_MDM_DEMINIT1)
#define RF24_MDM_O_DEMINIT1                      28
// bitfield: DEMINIT1_VITE
#define MDM_DEMINIT1_VITE                            13UL
#define RF24_MDM_DEMINIT1_VITE_S                 13UL
#define MDM_DEMINIT1_VITE_BM                         0x2000UL
#define RF24_MDM_DEMINIT1_VITE_M                 0x2000UL
// enums for bitfield DEMINIT1_VITE (width: 1)UL
#define MDM_DEMINIT1_VITE_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_VITE_RESET                      0x1UL
// bitfield: DEMINIT1_MLSE
#define MDM_DEMINIT1_MLSE                            12UL
#define RF24_MDM_DEMINIT1_MLSE_S                 12UL
#define MDM_DEMINIT1_MLSE_BM                         0x1000UL
#define RF24_MDM_DEMINIT1_MLSE_M                 0x1000UL
// enums for bitfield DEMINIT1_MLSE (width: 1)UL
#define MDM_DEMINIT1_MLSE_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_MLSE_RESET                      0x1UL
// bitfield: DEMINIT1_SOFD
#define MDM_DEMINIT1_SOFD                            11UL
#define RF24_MDM_DEMINIT1_SOFD_S                 11UL
#define MDM_DEMINIT1_SOFD_BM                         0x0800UL
#define RF24_MDM_DEMINIT1_SOFD_M                 0x0800UL
// enums for bitfield DEMINIT1_SOFD (width: 1)UL
#define MDM_DEMINIT1_SOFD_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_SOFD_RESET                      0x1UL
// bitfield: DEMINIT1_SWQU
#define MDM_DEMINIT1_SWQU                            10UL
#define RF24_MDM_DEMINIT1_SWQU_S                 10UL
#define MDM_DEMINIT1_SWQU_BM                         0x0400UL
#define RF24_MDM_DEMINIT1_SWQU_M                 0x0400UL
// enums for bitfield DEMINIT1_SWQU (width: 1)UL
#define MDM_DEMINIT1_SWQU_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_SWQU_RESET                      0x1UL
// bitfield: DEMINIT1_MAFC
#define MDM_DEMINIT1_MAFC                            9UL
#define RF24_MDM_DEMINIT1_MAFC_S                 9UL
#define MDM_DEMINIT1_MAFC_BM                         0x0200UL
#define RF24_MDM_DEMINIT1_MAFC_M                 0x0200UL
// enums for bitfield DEMINIT1_MAFC (width: 1)UL
#define MDM_DEMINIT1_MAFC_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_MAFC_RESET                      0x1UL
// bitfield: DEMINIT1_MAFI
#define MDM_DEMINIT1_MAFI                            8UL
#define RF24_MDM_DEMINIT1_MAFI_S                 8UL
#define MDM_DEMINIT1_MAFI_BM                         0x0100UL
#define RF24_MDM_DEMINIT1_MAFI_M                 0x0100UL
// enums for bitfield DEMINIT1_MAFI (width: 1)UL
#define MDM_DEMINIT1_MAFI_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_MAFI_RESET                      0x1UL
// bitfield: DEMINIT1_FIFE
#define MDM_DEMINIT1_FIFE                            7UL
#define RF24_MDM_DEMINIT1_FIFE_S                 7UL
#define MDM_DEMINIT1_FIFE_BM                         0x0080UL
#define RF24_MDM_DEMINIT1_FIFE_M                 0x0080UL
// enums for bitfield DEMINIT1_FIFE (width: 1)UL
#define MDM_DEMINIT1_FIFE_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_FIFE_RESET                      0x1UL
// bitfield: DEMINIT1_PDIF
#define MDM_DEMINIT1_PDIF                            6UL
#define RF24_MDM_DEMINIT1_PDIF_S                 6UL
#define MDM_DEMINIT1_PDIF_BM                         0x0040UL
#define RF24_MDM_DEMINIT1_PDIF_M                 0x0040UL
// enums for bitfield DEMINIT1_PDIF (width: 1)UL
#define MDM_DEMINIT1_PDIF_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_PDIF_RESET                      0x1UL
// bitfield: DEMINIT1_CA2P
#define MDM_DEMINIT1_CA2P                            5UL
#define RF24_MDM_DEMINIT1_CA2P_S                 5UL
#define MDM_DEMINIT1_CA2P_BM                         0x0020UL
#define RF24_MDM_DEMINIT1_CA2P_M                 0x0020UL
// enums for bitfield DEMINIT1_CA2P (width: 1)UL
#define MDM_DEMINIT1_CA2P_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_CA2P_RESET                      0x1UL
// bitfield: DEMINIT1_C1BE
#define MDM_DEMINIT1_C1BE                            4UL
#define RF24_MDM_DEMINIT1_C1BE_S                 4UL
#define MDM_DEMINIT1_C1BE_BM                         0x0010UL
#define RF24_MDM_DEMINIT1_C1BE_M                 0x0010UL
// enums for bitfield DEMINIT1_C1BE (width: 1)UL
#define MDM_DEMINIT1_C1BE_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_C1BE_RESET                      0x1UL
// bitfield: DEMINIT1_LQIE
#define MDM_DEMINIT1_LQIE                            3UL
#define RF24_MDM_DEMINIT1_LQIE_S                 3UL
#define MDM_DEMINIT1_LQIE_BM                         0x0008UL
#define RF24_MDM_DEMINIT1_LQIE_M                 0x0008UL
// enums for bitfield DEMINIT1_LQIE (width: 1)UL
#define MDM_DEMINIT1_LQIE_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_LQIE_RESET                      0x1UL
// bitfield: DEMINIT1_F4BA
#define MDM_DEMINIT1_F4BA                            2UL
#define RF24_MDM_DEMINIT1_F4BA_S                 2UL
#define MDM_DEMINIT1_F4BA_BM                         0x0004UL
#define RF24_MDM_DEMINIT1_F4BA_M                 0x0004UL
// enums for bitfield DEMINIT1_F4BA (width: 1)UL
#define MDM_DEMINIT1_F4BA_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_F4BA_RESET                      0x1UL
// bitfield: DEMINIT1_STIM
#define MDM_DEMINIT1_STIM                            1UL
#define RF24_MDM_DEMINIT1_STIM_S                 1UL
#define MDM_DEMINIT1_STIM_BM                         0x0002UL
#define RF24_MDM_DEMINIT1_STIM_M                 0x0002UL
// enums for bitfield DEMINIT1_STIM (width: 1)UL
#define MDM_DEMINIT1_STIM_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_STIM_RESET                      0x1UL
// bitfield: DEMINIT1_DSBU
#define MDM_DEMINIT1_DSBU                            0UL
#define RF24_MDM_DEMINIT1_DSBU_S                 0UL
#define MDM_DEMINIT1_DSBU_BM                         0x0001UL
#define RF24_MDM_DEMINIT1_DSBU_M                 0x0001UL
// enums for bitfield DEMINIT1_DSBU (width: 1)UL
#define MDM_DEMINIT1_DSBU_NO_EFFECT                  0x0UL
#define MDM_DEMINIT1_DSBU_RESET                      0x1UL
// --------------------------------------------------------------
// STRB0
// 
#define MDM_STRB0_ADR (MDM_BASE + 0x0020UL)
static volatile unsigned long* const SP_MDM_STRB0 = (unsigned long*) MDM_STRB0_ADR;
#define S_MDM_STRB0 (*SP_MDM_STRB0)
#define RF24_MDM_O_STRB0                         32
// bitfield: STRB0_TIMBADVANCE
#define MDM_STRB0_TIMBADVANCE                        11UL
#define RF24_MDM_STRB0_TIMBADVANCE_S             11UL
#define MDM_STRB0_TIMBADVANCE_BM                     0x0800UL
#define RF24_MDM_STRB0_TIMBADVANCE_M             0x0800UL
// enums for bitfield STRB0_TIMBADVANCE (width: 1)UL
#define MDM_STRB0_TIMBADVANCE_NO_EFFECT              0x0UL
#define MDM_STRB0_TIMBADVANCE_ON                     0x1UL
// bitfield: STRB0_TIMBSTALL
#define MDM_STRB0_TIMBSTALL                          10UL
#define RF24_MDM_STRB0_TIMBSTALL_S               10UL
#define MDM_STRB0_TIMBSTALL_BM                       0x0400UL
#define RF24_MDM_STRB0_TIMBSTALL_M               0x0400UL
// enums for bitfield STRB0_TIMBSTALL (width: 1)UL
#define MDM_STRB0_TIMBSTALL_NO_EFFECT                0x0UL
#define MDM_STRB0_TIMBSTALL_ON                       0x1UL
// bitfield: STRB0_EVT5
#define MDM_STRB0_EVT5                               9UL
#define RF24_MDM_STRB0_EVT5_S                    9UL
#define MDM_STRB0_EVT5_BM                            0x0200UL
#define RF24_MDM_STRB0_EVT5_M                    0x0200UL
// enums for bitfield STRB0_EVT5 (width: 1)UL
#define MDM_STRB0_EVT5_ZERO                          0x0UL
#define MDM_STRB0_EVT5_ONE                           0x1UL
// bitfield: STRB0_EVT4
#define MDM_STRB0_EVT4                               8UL
#define RF24_MDM_STRB0_EVT4_S                    8UL
#define MDM_STRB0_EVT4_BM                            0x0100UL
#define RF24_MDM_STRB0_EVT4_M                    0x0100UL
// enums for bitfield STRB0_EVT4 (width: 1)UL
#define MDM_STRB0_EVT4_ZERO                          0x0UL
#define MDM_STRB0_EVT4_ONE                           0x1UL
// bitfield: STRB0_MLSETERM
#define MDM_STRB0_MLSETERM                           7UL
#define RF24_MDM_STRB0_MLSETERM_S                7UL
#define MDM_STRB0_MLSETERM_BM                        0x0080UL
#define RF24_MDM_STRB0_MLSETERM_M                0x0080UL
// enums for bitfield STRB0_MLSETERM (width: 1)UL
#define MDM_STRB0_MLSETERM_OFF                       0x0UL
#define MDM_STRB0_MLSETERM_ON                        0x1UL
// bitfield: STRB0_EVT3
#define MDM_STRB0_EVT3                               6UL
#define RF24_MDM_STRB0_EVT3_S                    6UL
#define MDM_STRB0_EVT3_BM                            0x0040UL
#define RF24_MDM_STRB0_EVT3_M                    0x0040UL
// enums for bitfield STRB0_EVT3 (width: 1)UL
#define MDM_STRB0_EVT3_ZERO                          0x0UL
#define MDM_STRB0_EVT3_ONE                           0x1UL
// bitfield: STRB0_EVT2
#define MDM_STRB0_EVT2                               5UL
#define RF24_MDM_STRB0_EVT2_S                    5UL
#define MDM_STRB0_EVT2_BM                            0x0020UL
#define RF24_MDM_STRB0_EVT2_M                    0x0020UL
// enums for bitfield STRB0_EVT2 (width: 1)UL
#define MDM_STRB0_EVT2_ZERO                          0x0UL
#define MDM_STRB0_EVT2_ONE                           0x1UL
// bitfield: STRB0_EVT1
#define MDM_STRB0_EVT1                               4UL
#define RF24_MDM_STRB0_EVT1_S                    4UL
#define MDM_STRB0_EVT1_BM                            0x0010UL
#define RF24_MDM_STRB0_EVT1_M                    0x0010UL
// enums for bitfield STRB0_EVT1 (width: 1)UL
#define MDM_STRB0_EVT1_ZERO                          0x0UL
#define MDM_STRB0_EVT1_ONE                           0x1UL
// bitfield: STRB0_EVT0
#define MDM_STRB0_EVT0                               3UL
#define RF24_MDM_STRB0_EVT0_S                    3UL
#define MDM_STRB0_EVT0_BM                            0x0008UL
#define RF24_MDM_STRB0_EVT0_M                    0x0008UL
// enums for bitfield STRB0_EVT0 (width: 1)UL
#define MDM_STRB0_EVT0_ZERO                          0x0UL
#define MDM_STRB0_EVT0_ONE                           0x1UL
// bitfield: STRB0_TIMBALIGN
#define MDM_STRB0_TIMBALIGN                          2UL
#define RF24_MDM_STRB0_TIMBALIGN_S               2UL
#define MDM_STRB0_TIMBALIGN_BM                       0x0004UL
#define RF24_MDM_STRB0_TIMBALIGN_M               0x0004UL
// enums for bitfield STRB0_TIMBALIGN (width: 1)UL
#define MDM_STRB0_TIMBALIGN_NO_EFFECT                0x0UL
#define MDM_STRB0_TIMBALIGN_ON                       0x1UL
// bitfield: STRB0_DSBURST
#define MDM_STRB0_DSBURST                            1UL
#define RF24_MDM_STRB0_DSBURST_S                 1UL
#define MDM_STRB0_DSBURST_BM                         0x0002UL
#define RF24_MDM_STRB0_DSBURST_M                 0x0002UL
// enums for bitfield STRB0_DSBURST (width: 1)UL
#define MDM_STRB0_DSBURST_NO_EFFECT                  0x0UL
#define MDM_STRB0_DSBURST_RESTART                    0x1UL
// bitfield: STRB0_CMDDONE
#define MDM_STRB0_CMDDONE                            0UL
#define RF24_MDM_STRB0_CMDDONE_S                 0UL
#define MDM_STRB0_CMDDONE_BM                         0x0001UL
#define RF24_MDM_STRB0_CMDDONE_M                 0x0001UL
// enums for bitfield STRB0_CMDDONE (width: 1)UL
#define MDM_STRB0_CMDDONE_NO                         0x0UL
#define MDM_STRB0_CMDDONE_YES                        0x1UL
// --------------------------------------------------------------
// STRB1
// 
#define MDM_STRB1_ADR (MDM_BASE + 0x0024UL)
static volatile unsigned long* const SP_MDM_STRB1 = (unsigned long*) MDM_STRB1_ADR;
#define S_MDM_STRB1 (*SP_MDM_STRB1)
#define RF24_MDM_O_STRB1                         36
// bitfield: STRB1_S2RTRG
#define MDM_STRB1_S2RTRG                             13UL
#define RF24_MDM_STRB1_S2RTRG_S                  13UL
#define MDM_STRB1_S2RTRG_BM                          0x2000UL
#define RF24_MDM_STRB1_S2RTRG_M                  0x2000UL
// enums for bitfield STRB1_S2RTRG (width: 1)UL
#define MDM_STRB1_S2RTRG_ZERO                        0x0UL
#define MDM_STRB1_S2RTRG_ONE                         0x1UL
// bitfield: STRB1_DMATRG
#define MDM_STRB1_DMATRG                             12UL
#define RF24_MDM_STRB1_DMATRG_S                  12UL
#define MDM_STRB1_DMATRG_BM                          0x1000UL
#define RF24_MDM_STRB1_DMATRG_M                  0x1000UL
// enums for bitfield STRB1_DMATRG (width: 1)UL
#define MDM_STRB1_DMATRG_ZERO                        0x0UL
#define MDM_STRB1_DMATRG_ONE                         0x1UL
// bitfield: STRB1_SYSTCAPT2
#define MDM_STRB1_SYSTCAPT2                          11UL
#define RF24_MDM_STRB1_SYSTCAPT2_S               11UL
#define MDM_STRB1_SYSTCAPT2_BM                       0x0800UL
#define RF24_MDM_STRB1_SYSTCAPT2_M               0x0800UL
// enums for bitfield STRB1_SYSTCAPT2 (width: 1)UL
#define MDM_STRB1_SYSTCAPT2_ZERO                     0x0UL
#define MDM_STRB1_SYSTCAPT2_ONE                      0x1UL
// bitfield: STRB1_SYSTCAPT1
#define MDM_STRB1_SYSTCAPT1                          10UL
#define RF24_MDM_STRB1_SYSTCAPT1_S               10UL
#define MDM_STRB1_SYSTCAPT1_BM                       0x0400UL
#define RF24_MDM_STRB1_SYSTCAPT1_M               0x0400UL
// enums for bitfield STRB1_SYSTCAPT1 (width: 1)UL
#define MDM_STRB1_SYSTCAPT1_ZERO                     0x0UL
#define MDM_STRB1_SYSTCAPT1_ONE                      0x1UL
// bitfield: STRB1_SYSTCAPT0
#define MDM_STRB1_SYSTCAPT0                          9UL
#define RF24_MDM_STRB1_SYSTCAPT0_S               9UL
#define MDM_STRB1_SYSTCAPT0_BM                       0x0200UL
#define RF24_MDM_STRB1_SYSTCAPT0_M               0x0200UL
// enums for bitfield STRB1_SYSTCAPT0 (width: 1)UL
#define MDM_STRB1_SYSTCAPT0_ZERO                     0x0UL
#define MDM_STRB1_SYSTCAPT0_ONE                      0x1UL
// bitfield: STRB1_C1BEPEAKAB
#define MDM_STRB1_C1BEPEAKAB                         8UL
#define RF24_MDM_STRB1_C1BEPEAKAB_S              8UL
#define MDM_STRB1_C1BEPEAKAB_BM                      0x0100UL
#define RF24_MDM_STRB1_C1BEPEAKAB_M              0x0100UL
// enums for bitfield STRB1_C1BEPEAKAB (width: 1)UL
#define MDM_STRB1_C1BEPEAKAB_ZERO                    0x0UL
#define MDM_STRB1_C1BEPEAKAB_ONE                     0x1UL
// bitfield: STRB1_C1BEPEAKC
#define MDM_STRB1_C1BEPEAKC                          7UL
#define RF24_MDM_STRB1_C1BEPEAKC_S               7UL
#define MDM_STRB1_C1BEPEAKC_BM                       0x0080UL
#define RF24_MDM_STRB1_C1BEPEAKC_M               0x0080UL
// enums for bitfield STRB1_C1BEPEAKC (width: 1)UL
#define MDM_STRB1_C1BEPEAKC_ZERO                     0x0UL
#define MDM_STRB1_C1BEPEAKC_ONE                      0x1UL
// bitfield: STRB1_C1BEPEAKB
#define MDM_STRB1_C1BEPEAKB                          6UL
#define RF24_MDM_STRB1_C1BEPEAKB_S               6UL
#define MDM_STRB1_C1BEPEAKB_BM                       0x0040UL
#define RF24_MDM_STRB1_C1BEPEAKB_M               0x0040UL
// enums for bitfield STRB1_C1BEPEAKB (width: 1)UL
#define MDM_STRB1_C1BEPEAKB_ZERO                     0x0UL
#define MDM_STRB1_C1BEPEAKB_ONE                      0x1UL
// bitfield: STRB1_C1BEPEAKA
#define MDM_STRB1_C1BEPEAKA                          5UL
#define RF24_MDM_STRB1_C1BEPEAKA_S               5UL
#define MDM_STRB1_C1BEPEAKA_BM                       0x0020UL
#define RF24_MDM_STRB1_C1BEPEAKA_M               0x0020UL
// enums for bitfield STRB1_C1BEPEAKA (width: 1)UL
#define MDM_STRB1_C1BEPEAKA_ZERO                     0x0UL
#define MDM_STRB1_C1BEPEAKA_ONE                      0x1UL
// bitfield: STRB1_C1BEADVANCE
#define MDM_STRB1_C1BEADVANCE                        4UL
#define RF24_MDM_STRB1_C1BEADVANCE_S             4UL
#define MDM_STRB1_C1BEADVANCE_BM                     0x0010UL
#define RF24_MDM_STRB1_C1BEADVANCE_M             0x0010UL
// enums for bitfield STRB1_C1BEADVANCE (width: 1)UL
#define MDM_STRB1_C1BEADVANCE_ZERO                   0x0UL
#define MDM_STRB1_C1BEADVANCE_ONE                    0x1UL
// bitfield: STRB1_C1BESTALL
#define MDM_STRB1_C1BESTALL                          3UL
#define RF24_MDM_STRB1_C1BESTALL_S               3UL
#define MDM_STRB1_C1BESTALL_BM                       0x0008UL
#define RF24_MDM_STRB1_C1BESTALL_M               0x0008UL
// enums for bitfield STRB1_C1BESTALL (width: 1)UL
#define MDM_STRB1_C1BESTALL_ZERO                     0x0UL
#define MDM_STRB1_C1BESTALL_ONE                      0x1UL
// bitfield: STRB1_C1BEROT
#define MDM_STRB1_C1BEROT                            1UL
#define RF24_MDM_STRB1_C1BEROT_S                 1UL
#define MDM_STRB1_C1BEROT_BM                         0x0006UL
#define RF24_MDM_STRB1_C1BEROT_M                 0x0006UL
// enums for bitfield STRB1_C1BEROT (width: 2)UL
#define MDM_STRB1_C1BEROT_ROT0                       0x0UL
#define MDM_STRB1_C1BEROT_ROT1R                      0x1UL
#define MDM_STRB1_C1BEROT_ROT1L                      0x2UL
#define MDM_STRB1_C1BEROT_ROT16R                     0x3UL
// bitfield: STRB1_C1BECOPY
#define MDM_STRB1_C1BECOPY                           0UL
#define RF24_MDM_STRB1_C1BECOPY_S                0UL
#define MDM_STRB1_C1BECOPY_BM                        0x0001UL
#define RF24_MDM_STRB1_C1BECOPY_M                0x0001UL
// enums for bitfield STRB1_C1BECOPY (width: 1)UL
#define MDM_STRB1_C1BECOPY_ZERO                      0x0UL
#define MDM_STRB1_C1BECOPY_ONE                       0x1UL
// --------------------------------------------------------------
// EVT0
// 
#define MDM_EVT0_ADR (MDM_BASE + 0x0028UL)
static volatile unsigned long* const SP_MDM_EVT0 = (unsigned long*) MDM_EVT0_ADR;
#define S_MDM_EVT0 (*SP_MDM_EVT0)
#define RF24_MDM_O_EVT0                          40
// bitfield: EVT0_PBEDAT
#define MDM_EVT0_PBEDAT                              15UL
#define RF24_MDM_EVT0_PBEDAT_S                   15UL
#define MDM_EVT0_PBEDAT_BM                           0x8000UL
#define RF24_MDM_EVT0_PBEDAT_M                   0x8000UL
// enums for bitfield EVT0_PBEDAT (width: 1)UL
#define MDM_EVT0_PBEDAT_ZERO                         0x0UL
#define MDM_EVT0_PBEDAT_ONE                          0x1UL
// bitfield: EVT0_PBECMD
#define MDM_EVT0_PBECMD                              14UL
#define RF24_MDM_EVT0_PBECMD_S                   14UL
#define MDM_EVT0_PBECMD_BM                           0x4000UL
#define RF24_MDM_EVT0_PBECMD_M                   0x4000UL
// enums for bitfield EVT0_PBECMD (width: 1)UL
#define MDM_EVT0_PBECMD_ZERO                         0x0UL
#define MDM_EVT0_PBECMD_ONE                          0x1UL
// bitfield: EVT0_RFEDAT
#define MDM_EVT0_RFEDAT                              13UL
#define RF24_MDM_EVT0_RFEDAT_S                   13UL
#define MDM_EVT0_RFEDAT_BM                           0x2000UL
#define RF24_MDM_EVT0_RFEDAT_M                   0x2000UL
// enums for bitfield EVT0_RFEDAT (width: 1)UL
#define MDM_EVT0_RFEDAT_ZERO                         0x0UL
#define MDM_EVT0_RFEDAT_ONE                          0x1UL
// bitfield: EVT0_BDEC
#define MDM_EVT0_BDEC                                12UL
#define RF24_MDM_EVT0_BDEC_S                     12UL
#define MDM_EVT0_BDEC_BM                             0x1000UL
#define RF24_MDM_EVT0_BDEC_M                     0x1000UL
// enums for bitfield EVT0_BDEC (width: 1)UL
#define MDM_EVT0_BDEC_ZERO                           0x0UL
#define MDM_EVT0_BDEC_ONE                            0x1UL
// bitfield: EVT0_FRAC
#define MDM_EVT0_FRAC                                11UL
#define RF24_MDM_EVT0_FRAC_S                     11UL
#define MDM_EVT0_FRAC_BM                             0x0800UL
#define RF24_MDM_EVT0_FRAC_M                     0x0800UL
// enums for bitfield EVT0_FRAC (width: 1)UL
#define MDM_EVT0_FRAC_ZERO                           0x0UL
#define MDM_EVT0_FRAC_ONE                            0x1UL
// bitfield: EVT0_SYSTIMEVT2
#define MDM_EVT0_SYSTIMEVT2                          10UL
#define RF24_MDM_EVT0_SYSTIMEVT2_S               10UL
#define MDM_EVT0_SYSTIMEVT2_BM                       0x0400UL
#define RF24_MDM_EVT0_SYSTIMEVT2_M               0x0400UL
// enums for bitfield EVT0_SYSTIMEVT2 (width: 1)UL
#define MDM_EVT0_SYSTIMEVT2_ZERO                     0x0UL
#define MDM_EVT0_SYSTIMEVT2_ONE                      0x1UL
// bitfield: EVT0_SYSTIMEVT1
#define MDM_EVT0_SYSTIMEVT1                          9UL
#define RF24_MDM_EVT0_SYSTIMEVT1_S               9UL
#define MDM_EVT0_SYSTIMEVT1_BM                       0x0200UL
#define RF24_MDM_EVT0_SYSTIMEVT1_M               0x0200UL
// enums for bitfield EVT0_SYSTIMEVT1 (width: 1)UL
#define MDM_EVT0_SYSTIMEVT1_ZERO                     0x0UL
#define MDM_EVT0_SYSTIMEVT1_ONE                      0x1UL
// bitfield: EVT0_SYSTIMEVT0
#define MDM_EVT0_SYSTIMEVT0                          8UL
#define RF24_MDM_EVT0_SYSTIMEVT0_S               8UL
#define MDM_EVT0_SYSTIMEVT0_BM                       0x0100UL
#define RF24_MDM_EVT0_SYSTIMEVT0_M               0x0100UL
// enums for bitfield EVT0_SYSTIMEVT0 (width: 1)UL
#define MDM_EVT0_SYSTIMEVT0_ZERO                     0x0UL
#define MDM_EVT0_SYSTIMEVT0_ONE                      0x1UL
// bitfield: EVT0_FIFOWR
#define MDM_EVT0_FIFOWR                              7UL
#define RF24_MDM_EVT0_FIFOWR_S                   7UL
#define MDM_EVT0_FIFOWR_BM                           0x0080UL
#define RF24_MDM_EVT0_FIFOWR_M                   0x0080UL
// enums for bitfield EVT0_FIFOWR (width: 1)UL
#define MDM_EVT0_FIFOWR_ZERO                         0x0UL
#define MDM_EVT0_FIFOWR_ONE                          0x1UL
// bitfield: EVT0_COUNTER
#define MDM_EVT0_COUNTER                             6UL
#define RF24_MDM_EVT0_COUNTER_S                  6UL
#define MDM_EVT0_COUNTER_BM                          0x0040UL
#define RF24_MDM_EVT0_COUNTER_M                  0x0040UL
// enums for bitfield EVT0_COUNTER (width: 1)UL
#define MDM_EVT0_COUNTER_ZERO                        0x0UL
#define MDM_EVT0_COUNTER_ONE                         0x1UL
// bitfield: EVT0_RFECMD
#define MDM_EVT0_RFECMD                              5UL
#define RF24_MDM_EVT0_RFECMD_S                   5UL
#define MDM_EVT0_RFECMD_BM                           0x0020UL
#define RF24_MDM_EVT0_RFECMD_M                   0x0020UL
// enums for bitfield EVT0_RFECMD (width: 1)UL
#define MDM_EVT0_RFECMD_ZERO                         0x0UL
#define MDM_EVT0_RFECMD_ONE                          0x1UL
// bitfield: EVT0_FIFOOVFL
#define MDM_EVT0_FIFOOVFL                            4UL
#define RF24_MDM_EVT0_FIFOOVFL_S                 4UL
#define MDM_EVT0_FIFOOVFL_BM                         0x0010UL
#define RF24_MDM_EVT0_FIFOOVFL_M                 0x0010UL
// enums for bitfield EVT0_FIFOOVFL (width: 1)UL
#define MDM_EVT0_FIFOOVFL_ZERO                       0x0UL
#define MDM_EVT0_FIFOOVFL_ONE                        0x1UL
// bitfield: EVT0_FIFOUNFL
#define MDM_EVT0_FIFOUNFL                            3UL
#define RF24_MDM_EVT0_FIFOUNFL_S                 3UL
#define MDM_EVT0_FIFOUNFL_BM                         0x0008UL
#define RF24_MDM_EVT0_FIFOUNFL_M                 0x0008UL
// enums for bitfield EVT0_FIFOUNFL (width: 1)UL
#define MDM_EVT0_FIFOUNFL_ZERO                       0x0UL
#define MDM_EVT0_FIFOUNFL_ONE                        0x1UL
// bitfield: EVT0_CLKEN4BAUD
#define MDM_EVT0_CLKEN4BAUD                          2UL
#define RF24_MDM_EVT0_CLKEN4BAUD_S               2UL
#define MDM_EVT0_CLKEN4BAUD_BM                       0x0004UL
#define RF24_MDM_EVT0_CLKEN4BAUD_M               0x0004UL
// enums for bitfield EVT0_CLKEN4BAUD (width: 1)UL
#define MDM_EVT0_CLKEN4BAUD_ZERO                     0x0UL
#define MDM_EVT0_CLKEN4BAUD_ONE                      0x1UL
// bitfield: EVT0_TIMER
#define MDM_EVT0_TIMER                               1UL
#define RF24_MDM_EVT0_TIMER_S                    1UL
#define MDM_EVT0_TIMER_BM                            0x0002UL
#define RF24_MDM_EVT0_TIMER_M                    0x0002UL
// enums for bitfield EVT0_TIMER (width: 1)UL
#define MDM_EVT0_TIMER_ZERO                          0x0UL
#define MDM_EVT0_TIMER_ONE                           0x1UL
// bitfield: EVT0_MDMAPI
#define MDM_EVT0_MDMAPI                              0UL
#define RF24_MDM_EVT0_MDMAPI_S                   0UL
#define MDM_EVT0_MDMAPI_BM                           0x0001UL
#define RF24_MDM_EVT0_MDMAPI_M                   0x0001UL
// enums for bitfield EVT0_MDMAPI (width: 1)UL
#define MDM_EVT0_MDMAPI_ZERO                         0x0UL
#define MDM_EVT0_MDMAPI_ONE                          0x1UL
// --------------------------------------------------------------
// EVT1
// 
#define MDM_EVT1_ADR (MDM_BASE + 0x002CUL)
static volatile unsigned long* const SP_MDM_EVT1 = (unsigned long*) MDM_EVT1_ADR;
#define S_MDM_EVT1 (*SP_MDM_EVT1)
#define RF24_MDM_O_EVT1                          44
// bitfield: EVT1_REFCLK
#define MDM_EVT1_REFCLK                              8UL
#define RF24_MDM_EVT1_REFCLK_S                   8UL
#define MDM_EVT1_REFCLK_BM                           0x0100UL
#define RF24_MDM_EVT1_REFCLK_M                   0x0100UL
// enums for bitfield EVT1_REFCLK (width: 1)UL
#define MDM_EVT1_REFCLK_ZERO                         0x0UL
#define MDM_EVT1_REFCLK_ONE                          0x1UL
// bitfield: EVT1_S2RSTOP
#define MDM_EVT1_S2RSTOP                             7UL
#define RF24_MDM_EVT1_S2RSTOP_S                  7UL
#define MDM_EVT1_S2RSTOP_BM                          0x0080UL
#define RF24_MDM_EVT1_S2RSTOP_M                  0x0080UL
// enums for bitfield EVT1_S2RSTOP (width: 1)UL
#define MDM_EVT1_S2RSTOP_ZERO                        0x0UL
#define MDM_EVT1_S2RSTOP_ONE                         0x1UL
// bitfield: EVT1_SWQUFALSESYNC
#define MDM_EVT1_SWQUFALSESYNC                       6UL
#define RF24_MDM_EVT1_SWQUFALSESYNC_S            6UL
#define MDM_EVT1_SWQUFALSESYNC_BM                    0x0040UL
#define RF24_MDM_EVT1_SWQUFALSESYNC_M            0x0040UL
// enums for bitfield EVT1_SWQUFALSESYNC (width: 1)UL
#define MDM_EVT1_SWQUFALSESYNC_ZERO                  0x0UL
#define MDM_EVT1_SWQUFALSESYNC_ONE                   0x1UL
// bitfield: EVT1_SWQUSYNCED
#define MDM_EVT1_SWQUSYNCED                          5UL
#define RF24_MDM_EVT1_SWQUSYNCED_S               5UL
#define MDM_EVT1_SWQUSYNCED_BM                       0x0020UL
#define RF24_MDM_EVT1_SWQUSYNCED_M               0x0020UL
// enums for bitfield EVT1_SWQUSYNCED (width: 1)UL
#define MDM_EVT1_SWQUSYNCED_ZERO                     0x0UL
#define MDM_EVT1_SWQUSYNCED_ONE                      0x1UL
// bitfield: EVT1_CLKENBAUDF
#define MDM_EVT1_CLKENBAUDF                          4UL
#define RF24_MDM_EVT1_CLKENBAUDF_S               4UL
#define MDM_EVT1_CLKENBAUDF_BM                       0x0010UL
#define RF24_MDM_EVT1_CLKENBAUDF_M               0x0010UL
// enums for bitfield EVT1_CLKENBAUDF (width: 1)UL
#define MDM_EVT1_CLKENBAUDF_ZERO                     0x0UL
#define MDM_EVT1_CLKENBAUDF_ONE                      0x1UL
// bitfield: EVT1_FIFORVALID
#define MDM_EVT1_FIFORVALID                          3UL
#define RF24_MDM_EVT1_FIFORVALID_S               3UL
#define MDM_EVT1_FIFORVALID_BM                       0x0008UL
#define RF24_MDM_EVT1_FIFORVALID_M               0x0008UL
// enums for bitfield EVT1_FIFORVALID (width: 1)UL
#define MDM_EVT1_FIFORVALID_ZERO                     0x0UL
#define MDM_EVT1_FIFORVALID_ONE                      0x1UL
// bitfield: EVT1_FIFOWREADY
#define MDM_EVT1_FIFOWREADY                          2UL
#define RF24_MDM_EVT1_FIFOWREADY_S               2UL
#define MDM_EVT1_FIFOWREADY_BM                       0x0004UL
#define RF24_MDM_EVT1_FIFOWREADY_M               0x0004UL
// enums for bitfield EVT1_FIFOWREADY (width: 1)UL
#define MDM_EVT1_FIFOWREADY_ZERO                     0x0UL
#define MDM_EVT1_FIFOWREADY_ONE                      0x1UL
// bitfield: EVT1_CLKENBAUD
#define MDM_EVT1_CLKENBAUD                           1UL
#define RF24_MDM_EVT1_CLKENBAUD_S                1UL
#define MDM_EVT1_CLKENBAUD_BM                        0x0002UL
#define RF24_MDM_EVT1_CLKENBAUD_M                0x0002UL
// enums for bitfield EVT1_CLKENBAUD (width: 1)UL
#define MDM_EVT1_CLKENBAUD_ZERO                      0x0UL
#define MDM_EVT1_CLKENBAUD_ONE                       0x1UL
// bitfield: EVT1_PREAMBLEDONE
#define MDM_EVT1_PREAMBLEDONE                        0UL
#define RF24_MDM_EVT1_PREAMBLEDONE_S             0UL
#define MDM_EVT1_PREAMBLEDONE_BM                     0x0001UL
#define RF24_MDM_EVT1_PREAMBLEDONE_M             0x0001UL
// enums for bitfield EVT1_PREAMBLEDONE (width: 1)UL
#define MDM_EVT1_PREAMBLEDONE_ZERO                   0x0UL
#define MDM_EVT1_PREAMBLEDONE_ONE                    0x1UL
// --------------------------------------------------------------
// EVT2
// 
#define MDM_EVT2_ADR (MDM_BASE + 0x0030UL)
static volatile unsigned long* const SP_MDM_EVT2 = (unsigned long*) MDM_EVT2_ADR;
#define S_MDM_EVT2 (*SP_MDM_EVT2)
#define RF24_MDM_O_EVT2                          48
// bitfield: EVT2_GPI1
#define MDM_EVT2_GPI1                                15UL
#define RF24_MDM_EVT2_GPI1_S                     15UL
#define MDM_EVT2_GPI1_BM                             0x8000UL
#define RF24_MDM_EVT2_GPI1_M                     0x8000UL
// enums for bitfield EVT2_GPI1 (width: 1)UL
#define MDM_EVT2_GPI1_ZERO                           0x0UL
#define MDM_EVT2_GPI1_ONE                            0x1UL
// bitfield: EVT2_GPI0
#define MDM_EVT2_GPI0                                14UL
#define RF24_MDM_EVT2_GPI0_S                     14UL
#define MDM_EVT2_GPI0_BM                             0x4000UL
#define RF24_MDM_EVT2_GPI0_M                     0x4000UL
// enums for bitfield EVT2_GPI0 (width: 1)UL
#define MDM_EVT2_GPI0_ZERO                           0x0UL
#define MDM_EVT2_GPI0_ONE                            0x1UL
// bitfield: EVT2_C1BEBLOADED
#define MDM_EVT2_C1BEBLOADED                         12UL
#define RF24_MDM_EVT2_C1BEBLOADED_S              12UL
#define MDM_EVT2_C1BEBLOADED_BM                      0x1000UL
#define RF24_MDM_EVT2_C1BEBLOADED_M              0x1000UL
// enums for bitfield EVT2_C1BEBLOADED (width: 1)UL
#define MDM_EVT2_C1BEBLOADED_ZERO                    0x0UL
#define MDM_EVT2_C1BEBLOADED_ONE                     0x1UL
// bitfield: EVT2_C1BECMBANY
#define MDM_EVT2_C1BECMBANY                          11UL
#define RF24_MDM_EVT2_C1BECMBANY_S               11UL
#define MDM_EVT2_C1BECMBANY_BM                       0x0800UL
#define RF24_MDM_EVT2_C1BECMBANY_M               0x0800UL
// enums for bitfield EVT2_C1BECMBANY (width: 1)UL
#define MDM_EVT2_C1BECMBANY_ZERO                     0x0UL
#define MDM_EVT2_C1BECMBANY_ONE                      0x1UL
// bitfield: EVT2_C1BECMBNEG
#define MDM_EVT2_C1BECMBNEG                          10UL
#define RF24_MDM_EVT2_C1BECMBNEG_S               10UL
#define MDM_EVT2_C1BECMBNEG_BM                       0x0400UL
#define RF24_MDM_EVT2_C1BECMBNEG_M               0x0400UL
// enums for bitfield EVT2_C1BECMBNEG (width: 1)UL
#define MDM_EVT2_C1BECMBNEG_ZERO                     0x0UL
#define MDM_EVT2_C1BECMBNEG_ONE                      0x1UL
// bitfield: EVT2_C1BECMBPOS
#define MDM_EVT2_C1BECMBPOS                          9UL
#define RF24_MDM_EVT2_C1BECMBPOS_S               9UL
#define MDM_EVT2_C1BECMBPOS_BM                       0x0200UL
#define RF24_MDM_EVT2_C1BECMBPOS_M               0x0200UL
// enums for bitfield EVT2_C1BECMBPOS (width: 1)UL
#define MDM_EVT2_C1BECMBPOS_ZERO                     0x0UL
#define MDM_EVT2_C1BECMBPOS_ONE                      0x1UL
// bitfield: EVT2_C1BECANY
#define MDM_EVT2_C1BECANY                            8UL
#define RF24_MDM_EVT2_C1BECANY_S                 8UL
#define MDM_EVT2_C1BECANY_BM                         0x0100UL
#define RF24_MDM_EVT2_C1BECANY_M                 0x0100UL
// enums for bitfield EVT2_C1BECANY (width: 1)UL
#define MDM_EVT2_C1BECANY_ZERO                       0x0UL
#define MDM_EVT2_C1BECANY_ONE                        0x1UL
// bitfield: EVT2_C1BECNEG
#define MDM_EVT2_C1BECNEG                            7UL
#define RF24_MDM_EVT2_C1BECNEG_S                 7UL
#define MDM_EVT2_C1BECNEG_BM                         0x0080UL
#define RF24_MDM_EVT2_C1BECNEG_M                 0x0080UL
// enums for bitfield EVT2_C1BECNEG (width: 1)UL
#define MDM_EVT2_C1BECNEG_ZERO                       0x0UL
#define MDM_EVT2_C1BECNEG_ONE                        0x1UL
// bitfield: EVT2_C1BECPOS
#define MDM_EVT2_C1BECPOS                            6UL
#define RF24_MDM_EVT2_C1BECPOS_S                 6UL
#define MDM_EVT2_C1BECPOS_BM                         0x0040UL
#define RF24_MDM_EVT2_C1BECPOS_M                 0x0040UL
// enums for bitfield EVT2_C1BECPOS (width: 1)UL
#define MDM_EVT2_C1BECPOS_ZERO                       0x0UL
#define MDM_EVT2_C1BECPOS_ONE                        0x1UL
// bitfield: EVT2_C1BEBANY
#define MDM_EVT2_C1BEBANY                            5UL
#define RF24_MDM_EVT2_C1BEBANY_S                 5UL
#define MDM_EVT2_C1BEBANY_BM                         0x0020UL
#define RF24_MDM_EVT2_C1BEBANY_M                 0x0020UL
// enums for bitfield EVT2_C1BEBANY (width: 1)UL
#define MDM_EVT2_C1BEBANY_ZERO                       0x0UL
#define MDM_EVT2_C1BEBANY_ONE                        0x1UL
// bitfield: EVT2_C1BEBNEG
#define MDM_EVT2_C1BEBNEG                            4UL
#define RF24_MDM_EVT2_C1BEBNEG_S                 4UL
#define MDM_EVT2_C1BEBNEG_BM                         0x0010UL
#define RF24_MDM_EVT2_C1BEBNEG_M                 0x0010UL
// enums for bitfield EVT2_C1BEBNEG (width: 1)UL
#define MDM_EVT2_C1BEBNEG_ZERO                       0x0UL
#define MDM_EVT2_C1BEBNEG_ONE                        0x1UL
// bitfield: EVT2_C1BEBPOS
#define MDM_EVT2_C1BEBPOS                            3UL
#define RF24_MDM_EVT2_C1BEBPOS_S                 3UL
#define MDM_EVT2_C1BEBPOS_BM                         0x0008UL
#define RF24_MDM_EVT2_C1BEBPOS_M                 0x0008UL
// enums for bitfield EVT2_C1BEBPOS (width: 1)UL
#define MDM_EVT2_C1BEBPOS_ZERO                       0x0UL
#define MDM_EVT2_C1BEBPOS_ONE                        0x1UL
// bitfield: EVT2_C1BEAANY
#define MDM_EVT2_C1BEAANY                            2UL
#define RF24_MDM_EVT2_C1BEAANY_S                 2UL
#define MDM_EVT2_C1BEAANY_BM                         0x0004UL
#define RF24_MDM_EVT2_C1BEAANY_M                 0x0004UL
// enums for bitfield EVT2_C1BEAANY (width: 1)UL
#define MDM_EVT2_C1BEAANY_ZERO                       0x0UL
#define MDM_EVT2_C1BEAANY_ONE                        0x1UL
// bitfield: EVT2_C1BEANEG
#define MDM_EVT2_C1BEANEG                            1UL
#define RF24_MDM_EVT2_C1BEANEG_S                 1UL
#define MDM_EVT2_C1BEANEG_BM                         0x0002UL
#define RF24_MDM_EVT2_C1BEANEG_M                 0x0002UL
// enums for bitfield EVT2_C1BEANEG (width: 1)UL
#define MDM_EVT2_C1BEANEG_ZERO                       0x0UL
#define MDM_EVT2_C1BEANEG_ONE                        0x1UL
// bitfield: EVT2_C1BEAPOS
#define MDM_EVT2_C1BEAPOS                            0UL
#define RF24_MDM_EVT2_C1BEAPOS_S                 0UL
#define MDM_EVT2_C1BEAPOS_BM                         0x0001UL
#define RF24_MDM_EVT2_C1BEAPOS_M                 0x0001UL
// enums for bitfield EVT2_C1BEAPOS (width: 1)UL
#define MDM_EVT2_C1BEAPOS_ZERO                       0x0UL
#define MDM_EVT2_C1BEAPOS_ONE                        0x1UL
// --------------------------------------------------------------
// EVTMSK0
// 
#define MDM_EVTMSK0_ADR (MDM_BASE + 0x0038UL)
static volatile unsigned long* const SP_MDM_EVTMSK0 = (unsigned long*) MDM_EVTMSK0_ADR;
#define S_MDM_EVTMSK0 (*SP_MDM_EVTMSK0)
#define RF24_MDM_O_EVTMSK0                       56
// bitfield: EVTMSK0_PBEDAT
#define MDM_EVTMSK0_PBEDAT                           15UL
#define RF24_MDM_EVTMSK0_PBEDAT_S                15UL
#define MDM_EVTMSK0_PBEDAT_BM                        0x8000UL
#define RF24_MDM_EVTMSK0_PBEDAT_M                0x8000UL
// enums for bitfield EVTMSK0_PBEDAT (width: 1)UL
#define MDM_EVTMSK0_PBEDAT_DIS                       0x0UL
#define MDM_EVTMSK0_PBEDAT_EN                        0x1UL
// bitfield: EVTMSK0_PBECMD
#define MDM_EVTMSK0_PBECMD                           14UL
#define RF24_MDM_EVTMSK0_PBECMD_S                14UL
#define MDM_EVTMSK0_PBECMD_BM                        0x4000UL
#define RF24_MDM_EVTMSK0_PBECMD_M                0x4000UL
// enums for bitfield EVTMSK0_PBECMD (width: 1)UL
#define MDM_EVTMSK0_PBECMD_DIS                       0x0UL
#define MDM_EVTMSK0_PBECMD_EN                        0x1UL
// bitfield: EVTMSK0_RFEDAT
#define MDM_EVTMSK0_RFEDAT                           13UL
#define RF24_MDM_EVTMSK0_RFEDAT_S                13UL
#define MDM_EVTMSK0_RFEDAT_BM                        0x2000UL
#define RF24_MDM_EVTMSK0_RFEDAT_M                0x2000UL
// enums for bitfield EVTMSK0_RFEDAT (width: 1)UL
#define MDM_EVTMSK0_RFEDAT_DIS                       0x0UL
#define MDM_EVTMSK0_RFEDAT_EN                        0x1UL
// bitfield: EVTMSK0_BDEC
#define MDM_EVTMSK0_BDEC                             12UL
#define RF24_MDM_EVTMSK0_BDEC_S                  12UL
#define MDM_EVTMSK0_BDEC_BM                          0x1000UL
#define RF24_MDM_EVTMSK0_BDEC_M                  0x1000UL
// enums for bitfield EVTMSK0_BDEC (width: 1)UL
#define MDM_EVTMSK0_BDEC_DIS                         0x0UL
#define MDM_EVTMSK0_BDEC_EN                          0x1UL
// bitfield: EVTMSK0_FRAC
#define MDM_EVTMSK0_FRAC                             11UL
#define RF24_MDM_EVTMSK0_FRAC_S                  11UL
#define MDM_EVTMSK0_FRAC_BM                          0x0800UL
#define RF24_MDM_EVTMSK0_FRAC_M                  0x0800UL
// enums for bitfield EVTMSK0_FRAC (width: 1)UL
#define MDM_EVTMSK0_FRAC_DIS                         0x0UL
#define MDM_EVTMSK0_FRAC_EN                          0x1UL
// bitfield: EVTMSK0_SYSTIMEVT2
#define MDM_EVTMSK0_SYSTIMEVT2                       10UL
#define RF24_MDM_EVTMSK0_SYSTIMEVT2_S            10UL
#define MDM_EVTMSK0_SYSTIMEVT2_BM                    0x0400UL
#define RF24_MDM_EVTMSK0_SYSTIMEVT2_M            0x0400UL
// enums for bitfield EVTMSK0_SYSTIMEVT2 (width: 1)UL
#define MDM_EVTMSK0_SYSTIMEVT2_DIS                   0x0UL
#define MDM_EVTMSK0_SYSTIMEVT2_EN                    0x1UL
// bitfield: EVTMSK0_SYSTIMEVT1
#define MDM_EVTMSK0_SYSTIMEVT1                       9UL
#define RF24_MDM_EVTMSK0_SYSTIMEVT1_S            9UL
#define MDM_EVTMSK0_SYSTIMEVT1_BM                    0x0200UL
#define RF24_MDM_EVTMSK0_SYSTIMEVT1_M            0x0200UL
// enums for bitfield EVTMSK0_SYSTIMEVT1 (width: 1)UL
#define MDM_EVTMSK0_SYSTIMEVT1_DIS                   0x0UL
#define MDM_EVTMSK0_SYSTIMEVT1_EN                    0x1UL
// bitfield: EVTMSK0_SYSTIMEVT0
#define MDM_EVTMSK0_SYSTIMEVT0                       8UL
#define RF24_MDM_EVTMSK0_SYSTIMEVT0_S            8UL
#define MDM_EVTMSK0_SYSTIMEVT0_BM                    0x0100UL
#define RF24_MDM_EVTMSK0_SYSTIMEVT0_M            0x0100UL
// enums for bitfield EVTMSK0_SYSTIMEVT0 (width: 1)UL
#define MDM_EVTMSK0_SYSTIMEVT0_DIS                   0x0UL
#define MDM_EVTMSK0_SYSTIMEVT0_EN                    0x1UL
// bitfield: EVTMSK0_FIFOWR
#define MDM_EVTMSK0_FIFOWR                           7UL
#define RF24_MDM_EVTMSK0_FIFOWR_S                7UL
#define MDM_EVTMSK0_FIFOWR_BM                        0x0080UL
#define RF24_MDM_EVTMSK0_FIFOWR_M                0x0080UL
// enums for bitfield EVTMSK0_FIFOWR (width: 1)UL
#define MDM_EVTMSK0_FIFOWR_DIS                       0x0UL
#define MDM_EVTMSK0_FIFOWR_EN                        0x1UL
// bitfield: EVTMSK0_COUNTER
#define MDM_EVTMSK0_COUNTER                          6UL
#define RF24_MDM_EVTMSK0_COUNTER_S               6UL
#define MDM_EVTMSK0_COUNTER_BM                       0x0040UL
#define RF24_MDM_EVTMSK0_COUNTER_M               0x0040UL
// enums for bitfield EVTMSK0_COUNTER (width: 1)UL
#define MDM_EVTMSK0_COUNTER_DIS                      0x0UL
#define MDM_EVTMSK0_COUNTER_EN                       0x1UL
// bitfield: EVTMSK0_RFECMD
#define MDM_EVTMSK0_RFECMD                           5UL
#define RF24_MDM_EVTMSK0_RFECMD_S                5UL
#define MDM_EVTMSK0_RFECMD_BM                        0x0020UL
#define RF24_MDM_EVTMSK0_RFECMD_M                0x0020UL
// enums for bitfield EVTMSK0_RFECMD (width: 1)UL
#define MDM_EVTMSK0_RFECMD_DIS                       0x0UL
#define MDM_EVTMSK0_RFECMD_EN                        0x1UL
// bitfield: EVTMSK0_FIFOOVFL
#define MDM_EVTMSK0_FIFOOVFL                         4UL
#define RF24_MDM_EVTMSK0_FIFOOVFL_S              4UL
#define MDM_EVTMSK0_FIFOOVFL_BM                      0x0010UL
#define RF24_MDM_EVTMSK0_FIFOOVFL_M              0x0010UL
// enums for bitfield EVTMSK0_FIFOOVFL (width: 1)UL
#define MDM_EVTMSK0_FIFOOVFL_DIS                     0x0UL
#define MDM_EVTMSK0_FIFOOVFL_EN                      0x1UL
// bitfield: EVTMSK0_FIFOUNFL
#define MDM_EVTMSK0_FIFOUNFL                         3UL
#define RF24_MDM_EVTMSK0_FIFOUNFL_S              3UL
#define MDM_EVTMSK0_FIFOUNFL_BM                      0x0008UL
#define RF24_MDM_EVTMSK0_FIFOUNFL_M              0x0008UL
// enums for bitfield EVTMSK0_FIFOUNFL (width: 1)UL
#define MDM_EVTMSK0_FIFOUNFL_DIS                     0x0UL
#define MDM_EVTMSK0_FIFOUNFL_EN                      0x1UL
// bitfield: EVTMSK0_CLKEN4BAUD
#define MDM_EVTMSK0_CLKEN4BAUD                       2UL
#define RF24_MDM_EVTMSK0_CLKEN4BAUD_S            2UL
#define MDM_EVTMSK0_CLKEN4BAUD_BM                    0x0004UL
#define RF24_MDM_EVTMSK0_CLKEN4BAUD_M            0x0004UL
// enums for bitfield EVTMSK0_CLKEN4BAUD (width: 1)UL
#define MDM_EVTMSK0_CLKEN4BAUD_DIS                   0x0UL
#define MDM_EVTMSK0_CLKEN4BAUD_EN                    0x1UL
// bitfield: EVTMSK0_TIMER
#define MDM_EVTMSK0_TIMER                            1UL
#define RF24_MDM_EVTMSK0_TIMER_S                 1UL
#define MDM_EVTMSK0_TIMER_BM                         0x0002UL
#define RF24_MDM_EVTMSK0_TIMER_M                 0x0002UL
// enums for bitfield EVTMSK0_TIMER (width: 1)UL
#define MDM_EVTMSK0_TIMER_DIS                        0x0UL
#define MDM_EVTMSK0_TIMER_EN                         0x1UL
// bitfield: EVTMSK0_MDMAPI
#define MDM_EVTMSK0_MDMAPI                           0UL
#define RF24_MDM_EVTMSK0_MDMAPI_S                0UL
#define MDM_EVTMSK0_MDMAPI_BM                        0x0001UL
#define RF24_MDM_EVTMSK0_MDMAPI_M                0x0001UL
// enums for bitfield EVTMSK0_MDMAPI (width: 1)UL
#define MDM_EVTMSK0_MDMAPI_DIS                       0x0UL
#define MDM_EVTMSK0_MDMAPI_EN                        0x1UL
// --------------------------------------------------------------
// EVTMSK1
// 
#define MDM_EVTMSK1_ADR (MDM_BASE + 0x003CUL)
static volatile unsigned long* const SP_MDM_EVTMSK1 = (unsigned long*) MDM_EVTMSK1_ADR;
#define S_MDM_EVTMSK1 (*SP_MDM_EVTMSK1)
#define RF24_MDM_O_EVTMSK1                       60
// bitfield: EVTMSK1_REFCLK
#define MDM_EVTMSK1_REFCLK                           8UL
#define RF24_MDM_EVTMSK1_REFCLK_S                8UL
#define MDM_EVTMSK1_REFCLK_BM                        0x0100UL
#define RF24_MDM_EVTMSK1_REFCLK_M                0x0100UL
// enums for bitfield EVTMSK1_REFCLK (width: 1)UL
#define MDM_EVTMSK1_REFCLK_DIS                       0x0UL
#define MDM_EVTMSK1_REFCLK_EN                        0x1UL
// bitfield: EVTMSK1_S2RSTOP
#define MDM_EVTMSK1_S2RSTOP                          7UL
#define RF24_MDM_EVTMSK1_S2RSTOP_S               7UL
#define MDM_EVTMSK1_S2RSTOP_BM                       0x0080UL
#define RF24_MDM_EVTMSK1_S2RSTOP_M               0x0080UL
// enums for bitfield EVTMSK1_S2RSTOP (width: 1)UL
#define MDM_EVTMSK1_S2RSTOP_DIS                      0x0UL
#define MDM_EVTMSK1_S2RSTOP_EN                       0x1UL
// bitfield: EVTMSK1_SWQUFALSESYNC
#define MDM_EVTMSK1_SWQUFALSESYNC                    6UL
#define RF24_MDM_EVTMSK1_SWQUFALSESYNC_S         6UL
#define MDM_EVTMSK1_SWQUFALSESYNC_BM                 0x0040UL
#define RF24_MDM_EVTMSK1_SWQUFALSESYNC_M         0x0040UL
// enums for bitfield EVTMSK1_SWQUFALSESYNC (width: 1)UL
#define MDM_EVTMSK1_SWQUFALSESYNC_DIS                0x0UL
#define MDM_EVTMSK1_SWQUFALSESYNC_EN                 0x1UL
// bitfield: EVTMSK1_SWQUSYNCED
#define MDM_EVTMSK1_SWQUSYNCED                       5UL
#define RF24_MDM_EVTMSK1_SWQUSYNCED_S            5UL
#define MDM_EVTMSK1_SWQUSYNCED_BM                    0x0020UL
#define RF24_MDM_EVTMSK1_SWQUSYNCED_M            0x0020UL
// enums for bitfield EVTMSK1_SWQUSYNCED (width: 1)UL
#define MDM_EVTMSK1_SWQUSYNCED_DIS                   0x0UL
#define MDM_EVTMSK1_SWQUSYNCED_EN                    0x1UL
// bitfield: EVTMSK1_CLKENBAUDF
#define MDM_EVTMSK1_CLKENBAUDF                       4UL
#define RF24_MDM_EVTMSK1_CLKENBAUDF_S            4UL
#define MDM_EVTMSK1_CLKENBAUDF_BM                    0x0010UL
#define RF24_MDM_EVTMSK1_CLKENBAUDF_M            0x0010UL
// enums for bitfield EVTMSK1_CLKENBAUDF (width: 1)UL
#define MDM_EVTMSK1_CLKENBAUDF_DIS                   0x0UL
#define MDM_EVTMSK1_CLKENBAUDF_EN                    0x1UL
// bitfield: EVTMSK1_FIFORVALID
#define MDM_EVTMSK1_FIFORVALID                       3UL
#define RF24_MDM_EVTMSK1_FIFORVALID_S            3UL
#define MDM_EVTMSK1_FIFORVALID_BM                    0x0008UL
#define RF24_MDM_EVTMSK1_FIFORVALID_M            0x0008UL
// enums for bitfield EVTMSK1_FIFORVALID (width: 1)UL
#define MDM_EVTMSK1_FIFORVALID_DIS                   0x0UL
#define MDM_EVTMSK1_FIFORVALID_EN                    0x1UL
// bitfield: EVTMSK1_FIFOWREADY
#define MDM_EVTMSK1_FIFOWREADY                       2UL
#define RF24_MDM_EVTMSK1_FIFOWREADY_S            2UL
#define MDM_EVTMSK1_FIFOWREADY_BM                    0x0004UL
#define RF24_MDM_EVTMSK1_FIFOWREADY_M            0x0004UL
// enums for bitfield EVTMSK1_FIFOWREADY (width: 1)UL
#define MDM_EVTMSK1_FIFOWREADY_DIS                   0x0UL
#define MDM_EVTMSK1_FIFOWREADY_EN                    0x1UL
// bitfield: EVTMSK1_CLKENBAUD
#define MDM_EVTMSK1_CLKENBAUD                        1UL
#define RF24_MDM_EVTMSK1_CLKENBAUD_S             1UL
#define MDM_EVTMSK1_CLKENBAUD_BM                     0x0002UL
#define RF24_MDM_EVTMSK1_CLKENBAUD_M             0x0002UL
// enums for bitfield EVTMSK1_CLKENBAUD (width: 1)UL
#define MDM_EVTMSK1_CLKENBAUD_DIS                    0x0UL
#define MDM_EVTMSK1_CLKENBAUD_EN                     0x1UL
// bitfield: EVTMSK1_PREAMBLEDONE
#define MDM_EVTMSK1_PREAMBLEDONE                     0UL
#define RF24_MDM_EVTMSK1_PREAMBLEDONE_S          0UL
#define MDM_EVTMSK1_PREAMBLEDONE_BM                  0x0001UL
#define RF24_MDM_EVTMSK1_PREAMBLEDONE_M          0x0001UL
// enums for bitfield EVTMSK1_PREAMBLEDONE (width: 1)UL
#define MDM_EVTMSK1_PREAMBLEDONE_DIS                 0x0UL
#define MDM_EVTMSK1_PREAMBLEDONE_EN                  0x1UL
// --------------------------------------------------------------
// EVTMSK2
// 
#define MDM_EVTMSK2_ADR (MDM_BASE + 0x0040UL)
static volatile unsigned long* const SP_MDM_EVTMSK2 = (unsigned long*) MDM_EVTMSK2_ADR;
#define S_MDM_EVTMSK2 (*SP_MDM_EVTMSK2)
#define RF24_MDM_O_EVTMSK2                       64
// bitfield: EVTMSK2_GPI1
#define MDM_EVTMSK2_GPI1                             15UL
#define RF24_MDM_EVTMSK2_GPI1_S                  15UL
#define MDM_EVTMSK2_GPI1_BM                          0x8000UL
#define RF24_MDM_EVTMSK2_GPI1_M                  0x8000UL
// enums for bitfield EVTMSK2_GPI1 (width: 1)UL
#define MDM_EVTMSK2_GPI1_DIS                         0x0UL
#define MDM_EVTMSK2_GPI1_EN                          0x1UL
// bitfield: EVTMSK2_GPI0
#define MDM_EVTMSK2_GPI0                             14UL
#define RF24_MDM_EVTMSK2_GPI0_S                  14UL
#define MDM_EVTMSK2_GPI0_BM                          0x4000UL
#define RF24_MDM_EVTMSK2_GPI0_M                  0x4000UL
// enums for bitfield EVTMSK2_GPI0 (width: 1)UL
#define MDM_EVTMSK2_GPI0_DIS                         0x0UL
#define MDM_EVTMSK2_GPI0_EN                          0x1UL
// bitfield: EVTMSK2_C1BEBLOADED
#define MDM_EVTMSK2_C1BEBLOADED                      12UL
#define RF24_MDM_EVTMSK2_C1BEBLOADED_S           12UL
#define MDM_EVTMSK2_C1BEBLOADED_BM                   0x1000UL
#define RF24_MDM_EVTMSK2_C1BEBLOADED_M           0x1000UL
// enums for bitfield EVTMSK2_C1BEBLOADED (width: 1)UL
#define MDM_EVTMSK2_C1BEBLOADED_DIS                  0x0UL
#define MDM_EVTMSK2_C1BEBLOADED_EN                   0x1UL
// bitfield: EVTMSK2_C1BECMBANY
#define MDM_EVTMSK2_C1BECMBANY                       11UL
#define RF24_MDM_EVTMSK2_C1BECMBANY_S            11UL
#define MDM_EVTMSK2_C1BECMBANY_BM                    0x0800UL
#define RF24_MDM_EVTMSK2_C1BECMBANY_M            0x0800UL
// enums for bitfield EVTMSK2_C1BECMBANY (width: 1)UL
#define MDM_EVTMSK2_C1BECMBANY_DIS                   0x0UL
#define MDM_EVTMSK2_C1BECMBANY_EN                    0x1UL
// bitfield: EVTMSK2_C1BECMBNEG
#define MDM_EVTMSK2_C1BECMBNEG                       10UL
#define RF24_MDM_EVTMSK2_C1BECMBNEG_S            10UL
#define MDM_EVTMSK2_C1BECMBNEG_BM                    0x0400UL
#define RF24_MDM_EVTMSK2_C1BECMBNEG_M            0x0400UL
// enums for bitfield EVTMSK2_C1BECMBNEG (width: 1)UL
#define MDM_EVTMSK2_C1BECMBNEG_DIS                   0x0UL
#define MDM_EVTMSK2_C1BECMBNEG_EN                    0x1UL
// bitfield: EVTMSK2_C1BECMBPOS
#define MDM_EVTMSK2_C1BECMBPOS                       9UL
#define RF24_MDM_EVTMSK2_C1BECMBPOS_S            9UL
#define MDM_EVTMSK2_C1BECMBPOS_BM                    0x0200UL
#define RF24_MDM_EVTMSK2_C1BECMBPOS_M            0x0200UL
// enums for bitfield EVTMSK2_C1BECMBPOS (width: 1)UL
#define MDM_EVTMSK2_C1BECMBPOS_DIS                   0x0UL
#define MDM_EVTMSK2_C1BECMBPOS_EN                    0x1UL
// bitfield: EVTMSK2_C1BECANY
#define MDM_EVTMSK2_C1BECANY                         8UL
#define RF24_MDM_EVTMSK2_C1BECANY_S              8UL
#define MDM_EVTMSK2_C1BECANY_BM                      0x0100UL
#define RF24_MDM_EVTMSK2_C1BECANY_M              0x0100UL
// enums for bitfield EVTMSK2_C1BECANY (width: 1)UL
#define MDM_EVTMSK2_C1BECANY_DIS                     0x0UL
#define MDM_EVTMSK2_C1BECANY_EN                      0x1UL
// bitfield: EVTMSK2_C1BECNEG
#define MDM_EVTMSK2_C1BECNEG                         7UL
#define RF24_MDM_EVTMSK2_C1BECNEG_S              7UL
#define MDM_EVTMSK2_C1BECNEG_BM                      0x0080UL
#define RF24_MDM_EVTMSK2_C1BECNEG_M              0x0080UL
// enums for bitfield EVTMSK2_C1BECNEG (width: 1)UL
#define MDM_EVTMSK2_C1BECNEG_DIS                     0x0UL
#define MDM_EVTMSK2_C1BECNEG_EN                      0x1UL
// bitfield: EVTMSK2_C1BECPOS
#define MDM_EVTMSK2_C1BECPOS                         6UL
#define RF24_MDM_EVTMSK2_C1BECPOS_S              6UL
#define MDM_EVTMSK2_C1BECPOS_BM                      0x0040UL
#define RF24_MDM_EVTMSK2_C1BECPOS_M              0x0040UL
// enums for bitfield EVTMSK2_C1BECPOS (width: 1)UL
#define MDM_EVTMSK2_C1BECPOS_DIS                     0x0UL
#define MDM_EVTMSK2_C1BECPOS_EN                      0x1UL
// bitfield: EVTMSK2_C1BEBANY
#define MDM_EVTMSK2_C1BEBANY                         5UL
#define RF24_MDM_EVTMSK2_C1BEBANY_S              5UL
#define MDM_EVTMSK2_C1BEBANY_BM                      0x0020UL
#define RF24_MDM_EVTMSK2_C1BEBANY_M              0x0020UL
// enums for bitfield EVTMSK2_C1BEBANY (width: 1)UL
#define MDM_EVTMSK2_C1BEBANY_DIS                     0x0UL
#define MDM_EVTMSK2_C1BEBANY_EN                      0x1UL
// bitfield: EVTMSK2_C1BEBNEG
#define MDM_EVTMSK2_C1BEBNEG                         4UL
#define RF24_MDM_EVTMSK2_C1BEBNEG_S              4UL
#define MDM_EVTMSK2_C1BEBNEG_BM                      0x0010UL
#define RF24_MDM_EVTMSK2_C1BEBNEG_M              0x0010UL
// enums for bitfield EVTMSK2_C1BEBNEG (width: 1)UL
#define MDM_EVTMSK2_C1BEBNEG_DIS                     0x0UL
#define MDM_EVTMSK2_C1BEBNEG_EN                      0x1UL
// bitfield: EVTMSK2_C1BEBPOS
#define MDM_EVTMSK2_C1BEBPOS                         3UL
#define RF24_MDM_EVTMSK2_C1BEBPOS_S              3UL
#define MDM_EVTMSK2_C1BEBPOS_BM                      0x0008UL
#define RF24_MDM_EVTMSK2_C1BEBPOS_M              0x0008UL
// enums for bitfield EVTMSK2_C1BEBPOS (width: 1)UL
#define MDM_EVTMSK2_C1BEBPOS_DIS                     0x0UL
#define MDM_EVTMSK2_C1BEBPOS_EN                      0x1UL
// bitfield: EVTMSK2_C1BEAANY
#define MDM_EVTMSK2_C1BEAANY                         2UL
#define RF24_MDM_EVTMSK2_C1BEAANY_S              2UL
#define MDM_EVTMSK2_C1BEAANY_BM                      0x0004UL
#define RF24_MDM_EVTMSK2_C1BEAANY_M              0x0004UL
// enums for bitfield EVTMSK2_C1BEAANY (width: 1)UL
#define MDM_EVTMSK2_C1BEAANY_DIS                     0x0UL
#define MDM_EVTMSK2_C1BEAANY_EN                      0x1UL
// bitfield: EVTMSK2_C1BEANEG
#define MDM_EVTMSK2_C1BEANEG                         1UL
#define RF24_MDM_EVTMSK2_C1BEANEG_S              1UL
#define MDM_EVTMSK2_C1BEANEG_BM                      0x0002UL
#define RF24_MDM_EVTMSK2_C1BEANEG_M              0x0002UL
// enums for bitfield EVTMSK2_C1BEANEG (width: 1)UL
#define MDM_EVTMSK2_C1BEANEG_DIS                     0x0UL
#define MDM_EVTMSK2_C1BEANEG_EN                      0x1UL
// bitfield: EVTMSK2_C1BEAPOS
#define MDM_EVTMSK2_C1BEAPOS                         0UL
#define RF24_MDM_EVTMSK2_C1BEAPOS_S              0UL
#define MDM_EVTMSK2_C1BEAPOS_BM                      0x0001UL
#define RF24_MDM_EVTMSK2_C1BEAPOS_M              0x0001UL
// enums for bitfield EVTMSK2_C1BEAPOS (width: 1)UL
#define MDM_EVTMSK2_C1BEAPOS_DIS                     0x0UL
#define MDM_EVTMSK2_C1BEAPOS_EN                      0x1UL
// --------------------------------------------------------------
// EVTCLR0
// 
#define MDM_EVTCLR0_ADR (MDM_BASE + 0x0048UL)
static volatile unsigned long* const SP_MDM_EVTCLR0 = (unsigned long*) MDM_EVTCLR0_ADR;
#define S_MDM_EVTCLR0 (*SP_MDM_EVTCLR0)
#define RF24_MDM_O_EVTCLR0                       72
// bitfield: EVTCLR0_PBEDAT
#define MDM_EVTCLR0_PBEDAT                           15UL
#define RF24_MDM_EVTCLR0_PBEDAT_S                15UL
#define MDM_EVTCLR0_PBEDAT_BM                        0x8000UL
#define RF24_MDM_EVTCLR0_PBEDAT_M                0x8000UL
// enums for bitfield EVTCLR0_PBEDAT (width: 1)UL
#define MDM_EVTCLR0_PBEDAT_RETAIN                    0x0UL
#define MDM_EVTCLR0_PBEDAT_CLEAR                     0x1UL
// bitfield: EVTCLR0_PBECMD
#define MDM_EVTCLR0_PBECMD                           14UL
#define RF24_MDM_EVTCLR0_PBECMD_S                14UL
#define MDM_EVTCLR0_PBECMD_BM                        0x4000UL
#define RF24_MDM_EVTCLR0_PBECMD_M                0x4000UL
// enums for bitfield EVTCLR0_PBECMD (width: 1)UL
#define MDM_EVTCLR0_PBECMD_RETAIN                    0x0UL
#define MDM_EVTCLR0_PBECMD_CLEAR                     0x1UL
// bitfield: EVTCLR0_RFEDAT
#define MDM_EVTCLR0_RFEDAT                           13UL
#define RF24_MDM_EVTCLR0_RFEDAT_S                13UL
#define MDM_EVTCLR0_RFEDAT_BM                        0x2000UL
#define RF24_MDM_EVTCLR0_RFEDAT_M                0x2000UL
// enums for bitfield EVTCLR0_RFEDAT (width: 1)UL
#define MDM_EVTCLR0_RFEDAT_RETAIN                    0x0UL
#define MDM_EVTCLR0_RFEDAT_CLEAR                     0x1UL
// bitfield: EVTCLR0_BDEC
#define MDM_EVTCLR0_BDEC                             12UL
#define RF24_MDM_EVTCLR0_BDEC_S                  12UL
#define MDM_EVTCLR0_BDEC_BM                          0x1000UL
#define RF24_MDM_EVTCLR0_BDEC_M                  0x1000UL
// enums for bitfield EVTCLR0_BDEC (width: 1)UL
#define MDM_EVTCLR0_BDEC_RETAIN                      0x0UL
#define MDM_EVTCLR0_BDEC_CLEAR                       0x1UL
// bitfield: EVTCLR0_FRAC
#define MDM_EVTCLR0_FRAC                             11UL
#define RF24_MDM_EVTCLR0_FRAC_S                  11UL
#define MDM_EVTCLR0_FRAC_BM                          0x0800UL
#define RF24_MDM_EVTCLR0_FRAC_M                  0x0800UL
// enums for bitfield EVTCLR0_FRAC (width: 1)UL
#define MDM_EVTCLR0_FRAC_RETAIN                      0x0UL
#define MDM_EVTCLR0_FRAC_CLEAR                       0x1UL
// bitfield: EVTCLR0_SYSTIMEVT2
#define MDM_EVTCLR0_SYSTIMEVT2                       10UL
#define RF24_MDM_EVTCLR0_SYSTIMEVT2_S            10UL
#define MDM_EVTCLR0_SYSTIMEVT2_BM                    0x0400UL
#define RF24_MDM_EVTCLR0_SYSTIMEVT2_M            0x0400UL
// enums for bitfield EVTCLR0_SYSTIMEVT2 (width: 1)UL
#define MDM_EVTCLR0_SYSTIMEVT2_RETAIN                0x0UL
#define MDM_EVTCLR0_SYSTIMEVT2_CLEAR                 0x1UL
// bitfield: EVTCLR0_SYSTIMEVT1
#define MDM_EVTCLR0_SYSTIMEVT1                       9UL
#define RF24_MDM_EVTCLR0_SYSTIMEVT1_S            9UL
#define MDM_EVTCLR0_SYSTIMEVT1_BM                    0x0200UL
#define RF24_MDM_EVTCLR0_SYSTIMEVT1_M            0x0200UL
// enums for bitfield EVTCLR0_SYSTIMEVT1 (width: 1)UL
#define MDM_EVTCLR0_SYSTIMEVT1_RETAIN                0x0UL
#define MDM_EVTCLR0_SYSTIMEVT1_CLEAR                 0x1UL
// bitfield: EVTCLR0_SYSTIMEVT0
#define MDM_EVTCLR0_SYSTIMEVT0                       8UL
#define RF24_MDM_EVTCLR0_SYSTIMEVT0_S            8UL
#define MDM_EVTCLR0_SYSTIMEVT0_BM                    0x0100UL
#define RF24_MDM_EVTCLR0_SYSTIMEVT0_M            0x0100UL
// enums for bitfield EVTCLR0_SYSTIMEVT0 (width: 1)UL
#define MDM_EVTCLR0_SYSTIMEVT0_RETAIN                0x0UL
#define MDM_EVTCLR0_SYSTIMEVT0_CLEAR                 0x1UL
// bitfield: EVTCLR0_FIFOWR
#define MDM_EVTCLR0_FIFOWR                           7UL
#define RF24_MDM_EVTCLR0_FIFOWR_S                7UL
#define MDM_EVTCLR0_FIFOWR_BM                        0x0080UL
#define RF24_MDM_EVTCLR0_FIFOWR_M                0x0080UL
// enums for bitfield EVTCLR0_FIFOWR (width: 1)UL
#define MDM_EVTCLR0_FIFOWR_RETAIN                    0x0UL
#define MDM_EVTCLR0_FIFOWR_CLEAR                     0x1UL
// bitfield: EVTCLR0_COUNTER
#define MDM_EVTCLR0_COUNTER                          6UL
#define RF24_MDM_EVTCLR0_COUNTER_S               6UL
#define MDM_EVTCLR0_COUNTER_BM                       0x0040UL
#define RF24_MDM_EVTCLR0_COUNTER_M               0x0040UL
// enums for bitfield EVTCLR0_COUNTER (width: 1)UL
#define MDM_EVTCLR0_COUNTER_RETAIN                   0x0UL
#define MDM_EVTCLR0_COUNTER_CLEAR                    0x1UL
// bitfield: EVTCLR0_RFECMD
#define MDM_EVTCLR0_RFECMD                           5UL
#define RF24_MDM_EVTCLR0_RFECMD_S                5UL
#define MDM_EVTCLR0_RFECMD_BM                        0x0020UL
#define RF24_MDM_EVTCLR0_RFECMD_M                0x0020UL
// enums for bitfield EVTCLR0_RFECMD (width: 1)UL
#define MDM_EVTCLR0_RFECMD_RETAIN                    0x0UL
#define MDM_EVTCLR0_RFECMD_CLEAR                     0x1UL
// bitfield: EVTCLR0_FIFOOVFL
#define MDM_EVTCLR0_FIFOOVFL                         4UL
#define RF24_MDM_EVTCLR0_FIFOOVFL_S              4UL
#define MDM_EVTCLR0_FIFOOVFL_BM                      0x0010UL
#define RF24_MDM_EVTCLR0_FIFOOVFL_M              0x0010UL
// enums for bitfield EVTCLR0_FIFOOVFL (width: 1)UL
#define MDM_EVTCLR0_FIFOOVFL_RETAIN                  0x0UL
#define MDM_EVTCLR0_FIFOOVFL_CLEAR                   0x1UL
// bitfield: EVTCLR0_FIFOUNFL
#define MDM_EVTCLR0_FIFOUNFL                         3UL
#define RF24_MDM_EVTCLR0_FIFOUNFL_S              3UL
#define MDM_EVTCLR0_FIFOUNFL_BM                      0x0008UL
#define RF24_MDM_EVTCLR0_FIFOUNFL_M              0x0008UL
// enums for bitfield EVTCLR0_FIFOUNFL (width: 1)UL
#define MDM_EVTCLR0_FIFOUNFL_RETAIN                  0x0UL
#define MDM_EVTCLR0_FIFOUNFL_CLEAR                   0x1UL
// bitfield: EVTCLR0_CLKEN4BAUD
#define MDM_EVTCLR0_CLKEN4BAUD                       2UL
#define RF24_MDM_EVTCLR0_CLKEN4BAUD_S            2UL
#define MDM_EVTCLR0_CLKEN4BAUD_BM                    0x0004UL
#define RF24_MDM_EVTCLR0_CLKEN4BAUD_M            0x0004UL
// enums for bitfield EVTCLR0_CLKEN4BAUD (width: 1)UL
#define MDM_EVTCLR0_CLKEN4BAUD_RETAIN                0x0UL
#define MDM_EVTCLR0_CLKEN4BAUD_CLEAR                 0x1UL
// bitfield: EVTCLR0_TIMER
#define MDM_EVTCLR0_TIMER                            1UL
#define RF24_MDM_EVTCLR0_TIMER_S                 1UL
#define MDM_EVTCLR0_TIMER_BM                         0x0002UL
#define RF24_MDM_EVTCLR0_TIMER_M                 0x0002UL
// enums for bitfield EVTCLR0_TIMER (width: 1)UL
#define MDM_EVTCLR0_TIMER_RETAIN                     0x0UL
#define MDM_EVTCLR0_TIMER_CLEAR                      0x1UL
// bitfield: EVTCLR0_MDMAPI
#define MDM_EVTCLR0_MDMAPI                           0UL
#define RF24_MDM_EVTCLR0_MDMAPI_S                0UL
#define MDM_EVTCLR0_MDMAPI_BM                        0x0001UL
#define RF24_MDM_EVTCLR0_MDMAPI_M                0x0001UL
// enums for bitfield EVTCLR0_MDMAPI (width: 1)UL
#define MDM_EVTCLR0_MDMAPI_RETAIN                    0x0UL
#define MDM_EVTCLR0_MDMAPI_CLEAR                     0x1UL
// --------------------------------------------------------------
// EVTCLR1
// 
#define MDM_EVTCLR1_ADR (MDM_BASE + 0x004CUL)
static volatile unsigned long* const SP_MDM_EVTCLR1 = (unsigned long*) MDM_EVTCLR1_ADR;
#define S_MDM_EVTCLR1 (*SP_MDM_EVTCLR1)
#define RF24_MDM_O_EVTCLR1                       76
// bitfield: EVTCLR1_REFCLK
#define MDM_EVTCLR1_REFCLK                           8UL
#define RF24_MDM_EVTCLR1_REFCLK_S                8UL
#define MDM_EVTCLR1_REFCLK_BM                        0x0100UL
#define RF24_MDM_EVTCLR1_REFCLK_M                0x0100UL
// enums for bitfield EVTCLR1_REFCLK (width: 1)UL
#define MDM_EVTCLR1_REFCLK_RETAIN                    0x0UL
#define MDM_EVTCLR1_REFCLK_CLEAR                     0x1UL
// bitfield: EVTCLR1_S2RSTOP
#define MDM_EVTCLR1_S2RSTOP                          7UL
#define RF24_MDM_EVTCLR1_S2RSTOP_S               7UL
#define MDM_EVTCLR1_S2RSTOP_BM                       0x0080UL
#define RF24_MDM_EVTCLR1_S2RSTOP_M               0x0080UL
// enums for bitfield EVTCLR1_S2RSTOP (width: 1)UL
#define MDM_EVTCLR1_S2RSTOP_RETAIN                   0x0UL
#define MDM_EVTCLR1_S2RSTOP_CLEAR                    0x1UL
// bitfield: EVTCLR1_SWQUFALSESYNC
#define MDM_EVTCLR1_SWQUFALSESYNC                    6UL
#define RF24_MDM_EVTCLR1_SWQUFALSESYNC_S         6UL
#define MDM_EVTCLR1_SWQUFALSESYNC_BM                 0x0040UL
#define RF24_MDM_EVTCLR1_SWQUFALSESYNC_M         0x0040UL
// enums for bitfield EVTCLR1_SWQUFALSESYNC (width: 1)UL
#define MDM_EVTCLR1_SWQUFALSESYNC_RETAIN             0x0UL
#define MDM_EVTCLR1_SWQUFALSESYNC_CLEAR              0x1UL
// bitfield: EVTCLR1_SWQUSYNCED
#define MDM_EVTCLR1_SWQUSYNCED                       5UL
#define RF24_MDM_EVTCLR1_SWQUSYNCED_S            5UL
#define MDM_EVTCLR1_SWQUSYNCED_BM                    0x0020UL
#define RF24_MDM_EVTCLR1_SWQUSYNCED_M            0x0020UL
// enums for bitfield EVTCLR1_SWQUSYNCED (width: 1)UL
#define MDM_EVTCLR1_SWQUSYNCED_RETAIN                0x0UL
#define MDM_EVTCLR1_SWQUSYNCED_CLEAR                 0x1UL
// bitfield: EVTCLR1_CLKENBAUDF
#define MDM_EVTCLR1_CLKENBAUDF                       4UL
#define RF24_MDM_EVTCLR1_CLKENBAUDF_S            4UL
#define MDM_EVTCLR1_CLKENBAUDF_BM                    0x0010UL
#define RF24_MDM_EVTCLR1_CLKENBAUDF_M            0x0010UL
// enums for bitfield EVTCLR1_CLKENBAUDF (width: 1)UL
#define MDM_EVTCLR1_CLKENBAUDF_RETAIN                0x0UL
#define MDM_EVTCLR1_CLKENBAUDF_CLEAR                 0x1UL
// bitfield: EVTCLR1_FIFORVALID
#define MDM_EVTCLR1_FIFORVALID                       3UL
#define RF24_MDM_EVTCLR1_FIFORVALID_S            3UL
#define MDM_EVTCLR1_FIFORVALID_BM                    0x0008UL
#define RF24_MDM_EVTCLR1_FIFORVALID_M            0x0008UL
// enums for bitfield EVTCLR1_FIFORVALID (width: 1)UL
#define MDM_EVTCLR1_FIFORVALID_RETAIN                0x0UL
#define MDM_EVTCLR1_FIFORVALID_CLEAR                 0x1UL
// bitfield: EVTCLR1_FIFOWREADY
#define MDM_EVTCLR1_FIFOWREADY                       2UL
#define RF24_MDM_EVTCLR1_FIFOWREADY_S            2UL
#define MDM_EVTCLR1_FIFOWREADY_BM                    0x0004UL
#define RF24_MDM_EVTCLR1_FIFOWREADY_M            0x0004UL
// enums for bitfield EVTCLR1_FIFOWREADY (width: 1)UL
#define MDM_EVTCLR1_FIFOWREADY_RETAIN                0x0UL
#define MDM_EVTCLR1_FIFOWREADY_CLEAR                 0x1UL
// bitfield: EVTCLR1_CLKENBAUD
#define MDM_EVTCLR1_CLKENBAUD                        1UL
#define RF24_MDM_EVTCLR1_CLKENBAUD_S             1UL
#define MDM_EVTCLR1_CLKENBAUD_BM                     0x0002UL
#define RF24_MDM_EVTCLR1_CLKENBAUD_M             0x0002UL
// enums for bitfield EVTCLR1_CLKENBAUD (width: 1)UL
#define MDM_EVTCLR1_CLKENBAUD_RETAIN                 0x0UL
#define MDM_EVTCLR1_CLKENBAUD_CLEAR                  0x1UL
// bitfield: EVTCLR1_PREAMBLEDONE
#define MDM_EVTCLR1_PREAMBLEDONE                     0UL
#define RF24_MDM_EVTCLR1_PREAMBLEDONE_S          0UL
#define MDM_EVTCLR1_PREAMBLEDONE_BM                  0x0001UL
#define RF24_MDM_EVTCLR1_PREAMBLEDONE_M          0x0001UL
// enums for bitfield EVTCLR1_PREAMBLEDONE (width: 1)UL
#define MDM_EVTCLR1_PREAMBLEDONE_RETAIN              0x0UL
#define MDM_EVTCLR1_PREAMBLEDONE_CLEAR               0x1UL
// --------------------------------------------------------------
// EVTCLR2
// 
#define MDM_EVTCLR2_ADR (MDM_BASE + 0x0050UL)
static volatile unsigned long* const SP_MDM_EVTCLR2 = (unsigned long*) MDM_EVTCLR2_ADR;
#define S_MDM_EVTCLR2 (*SP_MDM_EVTCLR2)
#define RF24_MDM_O_EVTCLR2                       80
// bitfield: EVTCLR2_GPI1
#define MDM_EVTCLR2_GPI1                             15UL
#define RF24_MDM_EVTCLR2_GPI1_S                  15UL
#define MDM_EVTCLR2_GPI1_BM                          0x8000UL
#define RF24_MDM_EVTCLR2_GPI1_M                  0x8000UL
// enums for bitfield EVTCLR2_GPI1 (width: 1)UL
#define MDM_EVTCLR2_GPI1_RETAIN                      0x0UL
#define MDM_EVTCLR2_GPI1_CLEAR                       0x1UL
// bitfield: EVTCLR2_GPI0
#define MDM_EVTCLR2_GPI0                             14UL
#define RF24_MDM_EVTCLR2_GPI0_S                  14UL
#define MDM_EVTCLR2_GPI0_BM                          0x4000UL
#define RF24_MDM_EVTCLR2_GPI0_M                  0x4000UL
// enums for bitfield EVTCLR2_GPI0 (width: 1)UL
#define MDM_EVTCLR2_GPI0_RETAIN                      0x0UL
#define MDM_EVTCLR2_GPI0_CLEAR                       0x1UL
// bitfield: EVTCLR2_C1BEBLOADED
#define MDM_EVTCLR2_C1BEBLOADED                      12UL
#define RF24_MDM_EVTCLR2_C1BEBLOADED_S           12UL
#define MDM_EVTCLR2_C1BEBLOADED_BM                   0x1000UL
#define RF24_MDM_EVTCLR2_C1BEBLOADED_M           0x1000UL
// enums for bitfield EVTCLR2_C1BEBLOADED (width: 1)UL
#define MDM_EVTCLR2_C1BEBLOADED_RETAIN               0x0UL
#define MDM_EVTCLR2_C1BEBLOADED_CLEAR                0x1UL
// bitfield: EVTCLR2_C1BECMBANY
#define MDM_EVTCLR2_C1BECMBANY                       11UL
#define RF24_MDM_EVTCLR2_C1BECMBANY_S            11UL
#define MDM_EVTCLR2_C1BECMBANY_BM                    0x0800UL
#define RF24_MDM_EVTCLR2_C1BECMBANY_M            0x0800UL
// enums for bitfield EVTCLR2_C1BECMBANY (width: 1)UL
#define MDM_EVTCLR2_C1BECMBANY_RETAIN                0x0UL
#define MDM_EVTCLR2_C1BECMBANY_CLEAR                 0x1UL
// bitfield: EVTCLR2_C1BECMBNEG
#define MDM_EVTCLR2_C1BECMBNEG                       10UL
#define RF24_MDM_EVTCLR2_C1BECMBNEG_S            10UL
#define MDM_EVTCLR2_C1BECMBNEG_BM                    0x0400UL
#define RF24_MDM_EVTCLR2_C1BECMBNEG_M            0x0400UL
// enums for bitfield EVTCLR2_C1BECMBNEG (width: 1)UL
#define MDM_EVTCLR2_C1BECMBNEG_RETAIN                0x0UL
#define MDM_EVTCLR2_C1BECMBNEG_CLEAR                 0x1UL
// bitfield: EVTCLR2_C1BECMBPOS
#define MDM_EVTCLR2_C1BECMBPOS                       9UL
#define RF24_MDM_EVTCLR2_C1BECMBPOS_S            9UL
#define MDM_EVTCLR2_C1BECMBPOS_BM                    0x0200UL
#define RF24_MDM_EVTCLR2_C1BECMBPOS_M            0x0200UL
// enums for bitfield EVTCLR2_C1BECMBPOS (width: 1)UL
#define MDM_EVTCLR2_C1BECMBPOS_RETAIN                0x0UL
#define MDM_EVTCLR2_C1BECMBPOS_CLEAR                 0x1UL
// bitfield: EVTCLR2_C1BECANY
#define MDM_EVTCLR2_C1BECANY                         8UL
#define RF24_MDM_EVTCLR2_C1BECANY_S              8UL
#define MDM_EVTCLR2_C1BECANY_BM                      0x0100UL
#define RF24_MDM_EVTCLR2_C1BECANY_M              0x0100UL
// enums for bitfield EVTCLR2_C1BECANY (width: 1)UL
#define MDM_EVTCLR2_C1BECANY_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BECANY_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BECNEG
#define MDM_EVTCLR2_C1BECNEG                         7UL
#define RF24_MDM_EVTCLR2_C1BECNEG_S              7UL
#define MDM_EVTCLR2_C1BECNEG_BM                      0x0080UL
#define RF24_MDM_EVTCLR2_C1BECNEG_M              0x0080UL
// enums for bitfield EVTCLR2_C1BECNEG (width: 1)UL
#define MDM_EVTCLR2_C1BECNEG_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BECNEG_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BECPOS
#define MDM_EVTCLR2_C1BECPOS                         6UL
#define RF24_MDM_EVTCLR2_C1BECPOS_S              6UL
#define MDM_EVTCLR2_C1BECPOS_BM                      0x0040UL
#define RF24_MDM_EVTCLR2_C1BECPOS_M              0x0040UL
// enums for bitfield EVTCLR2_C1BECPOS (width: 1)UL
#define MDM_EVTCLR2_C1BECPOS_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BECPOS_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEBANY
#define MDM_EVTCLR2_C1BEBANY                         5UL
#define RF24_MDM_EVTCLR2_C1BEBANY_S              5UL
#define MDM_EVTCLR2_C1BEBANY_BM                      0x0020UL
#define RF24_MDM_EVTCLR2_C1BEBANY_M              0x0020UL
// enums for bitfield EVTCLR2_C1BEBANY (width: 1)UL
#define MDM_EVTCLR2_C1BEBANY_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BEBANY_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEBNEG
#define MDM_EVTCLR2_C1BEBNEG                         4UL
#define RF24_MDM_EVTCLR2_C1BEBNEG_S              4UL
#define MDM_EVTCLR2_C1BEBNEG_BM                      0x0010UL
#define RF24_MDM_EVTCLR2_C1BEBNEG_M              0x0010UL
// enums for bitfield EVTCLR2_C1BEBNEG (width: 1)UL
#define MDM_EVTCLR2_C1BEBNEG_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BEBNEG_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEBPOS
#define MDM_EVTCLR2_C1BEBPOS                         3UL
#define RF24_MDM_EVTCLR2_C1BEBPOS_S              3UL
#define MDM_EVTCLR2_C1BEBPOS_BM                      0x0008UL
#define RF24_MDM_EVTCLR2_C1BEBPOS_M              0x0008UL
// enums for bitfield EVTCLR2_C1BEBPOS (width: 1)UL
#define MDM_EVTCLR2_C1BEBPOS_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BEBPOS_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEAANY
#define MDM_EVTCLR2_C1BEAANY                         2UL
#define RF24_MDM_EVTCLR2_C1BEAANY_S              2UL
#define MDM_EVTCLR2_C1BEAANY_BM                      0x0004UL
#define RF24_MDM_EVTCLR2_C1BEAANY_M              0x0004UL
// enums for bitfield EVTCLR2_C1BEAANY (width: 1)UL
#define MDM_EVTCLR2_C1BEAANY_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BEAANY_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEANEG
#define MDM_EVTCLR2_C1BEANEG                         1UL
#define RF24_MDM_EVTCLR2_C1BEANEG_S              1UL
#define MDM_EVTCLR2_C1BEANEG_BM                      0x0002UL
#define RF24_MDM_EVTCLR2_C1BEANEG_M              0x0002UL
// enums for bitfield EVTCLR2_C1BEANEG (width: 1)UL
#define MDM_EVTCLR2_C1BEANEG_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BEANEG_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEAPOS
#define MDM_EVTCLR2_C1BEAPOS                         0UL
#define RF24_MDM_EVTCLR2_C1BEAPOS_S              0UL
#define MDM_EVTCLR2_C1BEAPOS_BM                      0x0001UL
#define RF24_MDM_EVTCLR2_C1BEAPOS_M              0x0001UL
// enums for bitfield EVTCLR2_C1BEAPOS (width: 1)UL
#define MDM_EVTCLR2_C1BEAPOS_RETAIN                  0x0UL
#define MDM_EVTCLR2_C1BEAPOS_CLEAR                   0x1UL
// --------------------------------------------------------------
// PDREQ
// 
#define MDM_PDREQ_ADR (MDM_BASE + 0x0058UL)
static volatile unsigned long* const SP_MDM_PDREQ = (unsigned long*) MDM_PDREQ_ADR;
#define S_MDM_PDREQ (*SP_MDM_PDREQ)
#define RF24_MDM_O_PDREQ                         88
// bitfield: PDREQ_TOPSMPDREQ
#define MDM_PDREQ_TOPSMPDREQ                         0UL
#define RF24_MDM_PDREQ_TOPSMPDREQ_S              0UL
#define MDM_PDREQ_TOPSMPDREQ_BM                      0x0001UL
#define RF24_MDM_PDREQ_TOPSMPDREQ_M              0x0001UL
// enums for bitfield PDREQ_TOPSMPDREQ (width: 1)UL
#define MDM_PDREQ_TOPSMPDREQ_OFF                     0x0UL
#define MDM_PDREQ_TOPSMPDREQ_ON                      0x1UL
// --------------------------------------------------------------
// API
// 
#define MDM_API_ADR (MDM_BASE + 0x005CUL)
static volatile unsigned long* const SP_MDM_API = (unsigned long*) MDM_API_ADR;
#define S_MDM_API (*SP_MDM_API)
#define RF24_MDM_O_API                           92
// bitfield: API_PROTOCOLID
#define MDM_API_PROTOCOLID                           4UL
#define RF24_MDM_API_PROTOCOLID_S                4UL
#define MDM_API_PROTOCOLID_BM                        0x00F0UL
#define RF24_MDM_API_PROTOCOLID_M                0x00F0UL
// enums for bitfield API_PROTOCOLID (width: 4)UL
#define MDM_API_PROTOCOLID_ALLZEROS                  0x0UL
#define MDM_API_PROTOCOLID_ALLONES                   0xFUL
// bitfield: API_MDMCMD
#define MDM_API_MDMCMD                               0UL
#define RF24_MDM_API_MDMCMD_S                    0UL
#define MDM_API_MDMCMD_BM                            0x000FUL
#define RF24_MDM_API_MDMCMD_M                    0x000FUL
// enums for bitfield API_MDMCMD (width: 4)UL
#define MDM_API_MDMCMD_ALLZEROS                      0x0UL
#define MDM_API_MDMCMD_ALLONES                       0xFUL
// --------------------------------------------------------------
// CMDPAR0
// 
#define MDM_CMDPAR0_ADR (MDM_BASE + 0x0060UL)
static volatile unsigned long* const SP_MDM_CMDPAR0 = (unsigned long*) MDM_CMDPAR0_ADR;
#define S_MDM_CMDPAR0 (*SP_MDM_CMDPAR0)
#define RF24_MDM_O_CMDPAR0                       96
// bitfield: CMDPAR0_VAL
#define MDM_CMDPAR0_VAL                              0UL
#define RF24_MDM_CMDPAR0_VAL_S                   0UL
#define MDM_CMDPAR0_VAL_BM                           0xFFFFUL
#define RF24_MDM_CMDPAR0_VAL_M                   0xFFFFUL
// enums for bitfield CMDPAR0_VAL (width: 16)UL
#define MDM_CMDPAR0_VAL_ALLZEROS                     0x0000UL
#define MDM_CMDPAR0_VAL_ALLONES                      0xFFFFUL
// --------------------------------------------------------------
// CMDPAR1
// 
#define MDM_CMDPAR1_ADR (MDM_BASE + 0x0064UL)
static volatile unsigned long* const SP_MDM_CMDPAR1 = (unsigned long*) MDM_CMDPAR1_ADR;
#define S_MDM_CMDPAR1 (*SP_MDM_CMDPAR1)
#define RF24_MDM_O_CMDPAR1                       100
// bitfield: CMDPAR1_VAL
#define MDM_CMDPAR1_VAL                              0UL
#define RF24_MDM_CMDPAR1_VAL_S                   0UL
#define MDM_CMDPAR1_VAL_BM                           0xFFFFUL
#define RF24_MDM_CMDPAR1_VAL_M                   0xFFFFUL
// enums for bitfield CMDPAR1_VAL (width: 16)UL
#define MDM_CMDPAR1_VAL_ALLZEROS                     0x0000UL
#define MDM_CMDPAR1_VAL_ALLONES                      0xFFFFUL
// --------------------------------------------------------------
// CMDPAR2
// 
#define MDM_CMDPAR2_ADR (MDM_BASE + 0x0068UL)
static volatile unsigned long* const SP_MDM_CMDPAR2 = (unsigned long*) MDM_CMDPAR2_ADR;
#define S_MDM_CMDPAR2 (*SP_MDM_CMDPAR2)
#define RF24_MDM_O_CMDPAR2                       104
// bitfield: CMDPAR2_VAL
#define MDM_CMDPAR2_VAL                              0UL
#define RF24_MDM_CMDPAR2_VAL_S                   0UL
#define MDM_CMDPAR2_VAL_BM                           0xFFFFUL
#define RF24_MDM_CMDPAR2_VAL_M                   0xFFFFUL
// enums for bitfield CMDPAR2_VAL (width: 16)UL
#define MDM_CMDPAR2_VAL_ALLZEROS                     0x0000UL
#define MDM_CMDPAR2_VAL_ALLONES                      0xFFFFUL
// --------------------------------------------------------------
// MSGBOX
// 
#define MDM_MSGBOX_ADR (MDM_BASE + 0x006CUL)
static volatile unsigned long* const SP_MDM_MSGBOX = (unsigned long*) MDM_MSGBOX_ADR;
#define S_MDM_MSGBOX (*SP_MDM_MSGBOX)
#define RF24_MDM_O_MSGBOX                        108
// bitfield: MSGBOX_VAL
#define MDM_MSGBOX_VAL                               0UL
#define RF24_MDM_MSGBOX_VAL_S                    0UL
#define MDM_MSGBOX_VAL_BM                            0x00FFUL
#define RF24_MDM_MSGBOX_VAL_M                    0x00FFUL
// enums for bitfield MSGBOX_VAL (width: 8)UL
#define MDM_MSGBOX_VAL_ALLZEROS                      0x00UL
#define MDM_MSGBOX_VAL_ALLONES                       0xFFUL
// --------------------------------------------------------------
// FREQ
// 
#define MDM_FREQ_ADR (MDM_BASE + 0x0070UL)
static volatile unsigned long* const SP_MDM_FREQ = (unsigned long*) MDM_FREQ_ADR;
#define S_MDM_FREQ (*SP_MDM_FREQ)
#define RF24_MDM_O_FREQ                          112
// bitfield: FREQ_OFFSET
#define MDM_FREQ_OFFSET                              0UL
#define RF24_MDM_FREQ_OFFSET_S                   0UL
#define MDM_FREQ_OFFSET_BM                           0xFFFFUL
#define RF24_MDM_FREQ_OFFSET_M                   0xFFFFUL
// enums for bitfield FREQ_OFFSET (width: 16)UL
#define MDM_FREQ_OFFSET_ALLZEROS                     0x0000UL
#define MDM_FREQ_OFFSET_ALLONES                      0xFFFFUL
// --------------------------------------------------------------
// FIFOWR
// 
#define MDM_FIFOWR_ADR (MDM_BASE + 0x0074UL)
static volatile unsigned long* const SP_MDM_FIFOWR = (unsigned long*) MDM_FIFOWR_ADR;
#define S_MDM_FIFOWR (*SP_MDM_FIFOWR)
#define RF24_MDM_O_FIFOWR                        116
// bitfield: FIFOWR_PAYLOADIN
#define MDM_FIFOWR_PAYLOADIN                         0UL
#define RF24_MDM_FIFOWR_PAYLOADIN_S              0UL
#define MDM_FIFOWR_PAYLOADIN_BM                      0xFFFFUL
#define RF24_MDM_FIFOWR_PAYLOADIN_M              0xFFFFUL
// enums for bitfield FIFOWR_PAYLOADIN (width: 16)UL
#define MDM_FIFOWR_PAYLOADIN_ALLZEROS                0x0000UL
#define MDM_FIFOWR_PAYLOADIN_ALLONES                 0xFFFFUL
// --------------------------------------------------------------
// FIFORD
// 
#define MDM_FIFORD_ADR (MDM_BASE + 0x0078UL)
static volatile unsigned long* const SP_MDM_FIFORD = (unsigned long*) MDM_FIFORD_ADR;
#define S_MDM_FIFORD (*SP_MDM_FIFORD)
#define RF24_MDM_O_FIFORD                        120
// bitfield: FIFORD_PAYLOADOUT
#define MDM_FIFORD_PAYLOADOUT                        0UL
#define RF24_MDM_FIFORD_PAYLOADOUT_S             0UL
#define MDM_FIFORD_PAYLOADOUT_BM                     0xFFFFUL
#define RF24_MDM_FIFORD_PAYLOADOUT_M             0xFFFFUL
// enums for bitfield FIFORD_PAYLOADOUT (width: 16)UL
#define MDM_FIFORD_PAYLOADOUT_ALLZEROS               0x0000UL
#define MDM_FIFORD_PAYLOADOUT_ALLONES                0xFFFFUL
// --------------------------------------------------------------
// FIFOWRCTRL
// 
#define MDM_FIFOWRCTRL_ADR (MDM_BASE + 0x0080UL)
static volatile unsigned long* const SP_MDM_FIFOWRCTRL = (unsigned long*) MDM_FIFOWRCTRL_ADR;
#define S_MDM_FIFOWRCTRL (*SP_MDM_FIFOWRCTRL)
#define RF24_MDM_O_FIFOWRCTRL                    128
// bitfield: FIFOWRCTRL_FIFOWRPORT
#define MDM_FIFOWRCTRL_FIFOWRPORT                    4UL
#define RF24_MDM_FIFOWRCTRL_FIFOWRPORT_S         4UL
#define MDM_FIFOWRCTRL_FIFOWRPORT_BM                 0x0030UL
#define RF24_MDM_FIFOWRCTRL_FIFOWRPORT_M         0x0030UL
// enums for bitfield FIFOWRCTRL_FIFOWRPORT (width: 2)UL
#define MDM_FIFOWRCTRL_FIFOWRPORT_MDMFIFOWR          0x0UL
#define MDM_FIFOWRCTRL_FIFOWRPORT_MODEM              0x1UL
#define MDM_FIFOWRCTRL_FIFOWRPORT_PBE                0x2UL
// bitfield: FIFOWRCTRL_WORDSZWR
#define MDM_FIFOWRCTRL_WORDSZWR                      0UL
#define RF24_MDM_FIFOWRCTRL_WORDSZWR_S           0UL
#define MDM_FIFOWRCTRL_WORDSZWR_BM                   0x000FUL
#define RF24_MDM_FIFOWRCTRL_WORDSZWR_M           0x000FUL
// enums for bitfield FIFOWRCTRL_WORDSZWR (width: 4)UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS1                0x0UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS2                0x1UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS3                0x2UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS4                0x3UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS5                0x4UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS6                0x5UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS7                0x6UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS8                0x7UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS9                0x8UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS10               0x9UL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS11               0xAUL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS12               0xBUL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS13               0xCUL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS14               0xDUL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS15               0xEUL
#define MDM_FIFOWRCTRL_WORDSZWR_BITS16               0xFUL
// --------------------------------------------------------------
// FIFORDCTRL
// 
#define MDM_FIFORDCTRL_ADR (MDM_BASE + 0x0084UL)
static volatile unsigned long* const SP_MDM_FIFORDCTRL = (unsigned long*) MDM_FIFORDCTRL_ADR;
#define S_MDM_FIFORDCTRL (*SP_MDM_FIFORDCTRL)
#define RF24_MDM_O_FIFORDCTRL                    132
// bitfield: FIFORDCTRL_FIFORDPORT
#define MDM_FIFORDCTRL_FIFORDPORT                    4UL
#define RF24_MDM_FIFORDCTRL_FIFORDPORT_S         4UL
#define MDM_FIFORDCTRL_FIFORDPORT_BM                 0x0030UL
#define RF24_MDM_FIFORDCTRL_FIFORDPORT_M         0x0030UL
// enums for bitfield FIFORDCTRL_FIFORDPORT (width: 2)UL
#define MDM_FIFORDCTRL_FIFORDPORT_MDMFIFORD          0x0UL
#define MDM_FIFORDCTRL_FIFORDPORT_MODEM              0x1UL
#define MDM_FIFORDCTRL_FIFORDPORT_PBE                0x2UL
// bitfield: FIFORDCTRL_WORDSZRD
#define MDM_FIFORDCTRL_WORDSZRD                      0UL
#define RF24_MDM_FIFORDCTRL_WORDSZRD_S           0UL
#define MDM_FIFORDCTRL_WORDSZRD_BM                   0x000FUL
#define RF24_MDM_FIFORDCTRL_WORDSZRD_M           0x000FUL
// enums for bitfield FIFORDCTRL_WORDSZRD (width: 4)UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS1                0x0UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS2                0x1UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS3                0x2UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS4                0x3UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS5                0x4UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS6                0x5UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS7                0x6UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS8                0x7UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS9                0x8UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS10               0x9UL
#define MDM_FIFORDCTRL_WORDSZRD_BITS11               0xAUL
#define MDM_FIFORDCTRL_WORDSZRD_BITS12               0xBUL
#define MDM_FIFORDCTRL_WORDSZRD_BITS13               0xCUL
#define MDM_FIFORDCTRL_WORDSZRD_BITS14               0xDUL
#define MDM_FIFORDCTRL_WORDSZRD_BITS15               0xEUL
#define MDM_FIFORDCTRL_WORDSZRD_BITS16               0xFUL
// --------------------------------------------------------------
// FIFOSTA
// 
#define MDM_FIFOSTA_ADR (MDM_BASE + 0x008CUL)
static volatile unsigned long* const SP_MDM_FIFOSTA = (unsigned long*) MDM_FIFOSTA_ADR;
#define S_MDM_FIFOSTA (*SP_MDM_FIFOSTA)
#define RF24_MDM_O_FIFOSTA                       140
// bitfield: FIFOSTA_OVERFLOW
#define MDM_FIFOSTA_OVERFLOW                         5UL
#define RF24_MDM_FIFOSTA_OVERFLOW_S              5UL
#define MDM_FIFOSTA_OVERFLOW_BM                      0x0020UL
#define RF24_MDM_FIFOSTA_OVERFLOW_M              0x0020UL
// enums for bitfield FIFOSTA_OVERFLOW (width: 1)UL
#define MDM_FIFOSTA_OVERFLOW_ZERO                    0x0UL
#define MDM_FIFOSTA_OVERFLOW_ONE                     0x1UL
// bitfield: FIFOSTA_ALMOSTFULL
#define MDM_FIFOSTA_ALMOSTFULL                       4UL
#define RF24_MDM_FIFOSTA_ALMOSTFULL_S            4UL
#define MDM_FIFOSTA_ALMOSTFULL_BM                    0x0010UL
#define RF24_MDM_FIFOSTA_ALMOSTFULL_M            0x0010UL
// enums for bitfield FIFOSTA_ALMOSTFULL (width: 1)UL
#define MDM_FIFOSTA_ALMOSTFULL_ZERO                  0x0UL
#define MDM_FIFOSTA_ALMOSTFULL_ONE                   0x1UL
// bitfield: FIFOSTA_ALMOSTEMPTY
#define MDM_FIFOSTA_ALMOSTEMPTY                      3UL
#define RF24_MDM_FIFOSTA_ALMOSTEMPTY_S           3UL
#define MDM_FIFOSTA_ALMOSTEMPTY_BM                   0x0008UL
#define RF24_MDM_FIFOSTA_ALMOSTEMPTY_M           0x0008UL
// enums for bitfield FIFOSTA_ALMOSTEMPTY (width: 1)UL
#define MDM_FIFOSTA_ALMOSTEMPTY_ZERO                 0x0UL
#define MDM_FIFOSTA_ALMOSTEMPTY_ONE                  0x1UL
// bitfield: FIFOSTA_UNDERFLOW
#define MDM_FIFOSTA_UNDERFLOW                        2UL
#define RF24_MDM_FIFOSTA_UNDERFLOW_S             2UL
#define MDM_FIFOSTA_UNDERFLOW_BM                     0x0004UL
#define RF24_MDM_FIFOSTA_UNDERFLOW_M             0x0004UL
// enums for bitfield FIFOSTA_UNDERFLOW (width: 1)UL
#define MDM_FIFOSTA_UNDERFLOW_ZERO                   0x0UL
#define MDM_FIFOSTA_UNDERFLOW_ONE                    0x1UL
// bitfield: FIFOSTA_RXVALID
#define MDM_FIFOSTA_RXVALID                          1UL
#define RF24_MDM_FIFOSTA_RXVALID_S               1UL
#define MDM_FIFOSTA_RXVALID_BM                       0x0002UL
#define RF24_MDM_FIFOSTA_RXVALID_M               0x0002UL
// enums for bitfield FIFOSTA_RXVALID (width: 1)UL
#define MDM_FIFOSTA_RXVALID_ZERO                     0x0UL
#define MDM_FIFOSTA_RXVALID_ONE                      0x1UL
// bitfield: FIFOSTA_TXREADY
#define MDM_FIFOSTA_TXREADY                          0UL
#define RF24_MDM_FIFOSTA_TXREADY_S               0UL
#define MDM_FIFOSTA_TXREADY_BM                       0x0001UL
#define RF24_MDM_FIFOSTA_TXREADY_M               0x0001UL
// enums for bitfield FIFOSTA_TXREADY (width: 1)UL
#define MDM_FIFOSTA_TXREADY_ZERO                     0x0UL
#define MDM_FIFOSTA_TXREADY_ONE                      0x1UL
// --------------------------------------------------------------
// RFEDATOUT0
// 
#define MDM_RFEDATOUT0_ADR (MDM_BASE + 0x0090UL)
static volatile unsigned long* const SP_MDM_RFEDATOUT0 = (unsigned long*) MDM_RFEDATOUT0_ADR;
#define S_MDM_RFEDATOUT0 (*SP_MDM_RFEDATOUT0)
#define RF24_MDM_O_RFEDATOUT0                    144
// bitfield: RFEDATOUT0_VAL
#define MDM_RFEDATOUT0_VAL                           0UL
#define RF24_MDM_RFEDATOUT0_VAL_S                0UL
#define MDM_RFEDATOUT0_VAL_BM                        0xFFFFUL
#define RF24_MDM_RFEDATOUT0_VAL_M                0xFFFFUL
// enums for bitfield RFEDATOUT0_VAL (width: 16)UL
#define MDM_RFEDATOUT0_VAL_ALLZEROS                  0x0000UL
#define MDM_RFEDATOUT0_VAL_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// RFEDATIN0
// 
#define MDM_RFEDATIN0_ADR (MDM_BASE + 0x0094UL)
static volatile unsigned long* const SP_MDM_RFEDATIN0 = (unsigned long*) MDM_RFEDATIN0_ADR;
#define S_MDM_RFEDATIN0 (*SP_MDM_RFEDATIN0)
#define RF24_MDM_O_RFEDATIN0                     148
// bitfield: RFEDATIN0_VAL
#define MDM_RFEDATIN0_VAL                            0UL
#define RF24_MDM_RFEDATIN0_VAL_S                 0UL
#define MDM_RFEDATIN0_VAL_BM                         0xFFFFUL
#define RF24_MDM_RFEDATIN0_VAL_M                 0xFFFFUL
// enums for bitfield RFEDATIN0_VAL (width: 16)UL
#define MDM_RFEDATIN0_VAL_ALLZEROS                   0x0000UL
#define MDM_RFEDATIN0_VAL_ALLONES                    0xFFFFUL
// --------------------------------------------------------------
// RFECMDOUT
// 
#define MDM_RFECMDOUT_ADR (MDM_BASE + 0x0098UL)
static volatile unsigned long* const SP_MDM_RFECMDOUT = (unsigned long*) MDM_RFECMDOUT_ADR;
#define S_MDM_RFECMDOUT (*SP_MDM_RFECMDOUT)
#define RF24_MDM_O_RFECMDOUT                     152
// bitfield: RFECMDOUT_VAL
#define MDM_RFECMDOUT_VAL                            0UL
#define RF24_MDM_RFECMDOUT_VAL_S                 0UL
#define MDM_RFECMDOUT_VAL_BM                         0x000FUL
#define RF24_MDM_RFECMDOUT_VAL_M                 0x000FUL
// enums for bitfield RFECMDOUT_VAL (width: 4)UL
#define MDM_RFECMDOUT_VAL_ALLZEROS                   0x0UL
#define MDM_RFECMDOUT_VAL_ALLONES                    0xFUL
// --------------------------------------------------------------
// RFECMDIN
// 
#define MDM_RFECMDIN_ADR (MDM_BASE + 0x009CUL)
static volatile unsigned long* const SP_MDM_RFECMDIN = (unsigned long*) MDM_RFECMDIN_ADR;
#define S_MDM_RFECMDIN (*SP_MDM_RFECMDIN)
#define RF24_MDM_O_RFECMDIN                      156
// bitfield: RFECMDIN_VAL
#define MDM_RFECMDIN_VAL                             0UL
#define RF24_MDM_RFECMDIN_VAL_S                  0UL
#define MDM_RFECMDIN_VAL_BM                          0x000FUL
#define RF24_MDM_RFECMDIN_VAL_M                  0x000FUL
// enums for bitfield RFECMDIN_VAL (width: 4)UL
#define MDM_RFECMDIN_VAL_ALLZEROS                    0x0UL
#define MDM_RFECMDIN_VAL_ALLONES                     0xFUL
// --------------------------------------------------------------
// PBEDATOUT0
// 
#define MDM_PBEDATOUT0_ADR (MDM_BASE + 0x00A0UL)
static volatile unsigned long* const SP_MDM_PBEDATOUT0 = (unsigned long*) MDM_PBEDATOUT0_ADR;
#define S_MDM_PBEDATOUT0 (*SP_MDM_PBEDATOUT0)
#define RF24_MDM_O_PBEDATOUT0                    160
// bitfield: PBEDATOUT0_VAL
#define MDM_PBEDATOUT0_VAL                           0UL
#define RF24_MDM_PBEDATOUT0_VAL_S                0UL
#define MDM_PBEDATOUT0_VAL_BM                        0xFFFFUL
#define RF24_MDM_PBEDATOUT0_VAL_M                0xFFFFUL
// enums for bitfield PBEDATOUT0_VAL (width: 16)UL
#define MDM_PBEDATOUT0_VAL_ALLZEROS                  0x0000UL
#define MDM_PBEDATOUT0_VAL_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// PBEDATIN0
// 
#define MDM_PBEDATIN0_ADR (MDM_BASE + 0x00A4UL)
static volatile unsigned long* const SP_MDM_PBEDATIN0 = (unsigned long*) MDM_PBEDATIN0_ADR;
#define S_MDM_PBEDATIN0 (*SP_MDM_PBEDATIN0)
#define RF24_MDM_O_PBEDATIN0                     164
// bitfield: PBEDATIN0_VAL
#define MDM_PBEDATIN0_VAL                            0UL
#define RF24_MDM_PBEDATIN0_VAL_S                 0UL
#define MDM_PBEDATIN0_VAL_BM                         0xFFFFUL
#define RF24_MDM_PBEDATIN0_VAL_M                 0xFFFFUL
// enums for bitfield PBEDATIN0_VAL (width: 16)UL
#define MDM_PBEDATIN0_VAL_ALLZEROS                   0x0000UL
#define MDM_PBEDATIN0_VAL_ALLONES                    0xFFFFUL
// --------------------------------------------------------------
// PBECMDOUT
// 
#define MDM_PBECMDOUT_ADR (MDM_BASE + 0x00A8UL)
static volatile unsigned long* const SP_MDM_PBECMDOUT = (unsigned long*) MDM_PBECMDOUT_ADR;
#define S_MDM_PBECMDOUT (*SP_MDM_PBECMDOUT)
#define RF24_MDM_O_PBECMDOUT                     168
// bitfield: PBECMDOUT_VAL
#define MDM_PBECMDOUT_VAL                            0UL
#define RF24_MDM_PBECMDOUT_VAL_S                 0UL
#define MDM_PBECMDOUT_VAL_BM                         0x000FUL
#define RF24_MDM_PBECMDOUT_VAL_M                 0x000FUL
// enums for bitfield PBECMDOUT_VAL (width: 4)UL
#define MDM_PBECMDOUT_VAL_ALLZEROS                   0x0UL
#define MDM_PBECMDOUT_VAL_ALLONES                    0xFUL
// --------------------------------------------------------------
// PBECMDIN
// 
#define MDM_PBECMDIN_ADR (MDM_BASE + 0x00ACUL)
static volatile unsigned long* const SP_MDM_PBECMDIN = (unsigned long*) MDM_PBECMDIN_ADR;
#define S_MDM_PBECMDIN (*SP_MDM_PBECMDIN)
#define RF24_MDM_O_PBECMDIN                      172
// bitfield: PBECMDIN_VAL
#define MDM_PBECMDIN_VAL                             0UL
#define RF24_MDM_PBECMDIN_VAL_S                  0UL
#define MDM_PBECMDIN_VAL_BM                          0x000FUL
#define RF24_MDM_PBECMDIN_VAL_M                  0x000FUL
// enums for bitfield PBECMDIN_VAL (width: 4)UL
#define MDM_PBECMDIN_VAL_ALLZEROS                    0x0UL
#define MDM_PBECMDIN_VAL_ALLONES                     0xFUL
// --------------------------------------------------------------
// LQIEST
// 
#define MDM_LQIEST_ADR (MDM_BASE + 0x00B0UL)
static volatile unsigned long* const SP_MDM_LQIEST = (unsigned long*) MDM_LQIEST_ADR;
#define S_MDM_LQIEST (*SP_MDM_LQIEST)
#define RF24_MDM_O_LQIEST                        176
// bitfield: LQIEST_VAL
#define MDM_LQIEST_VAL                               0UL
#define RF24_MDM_LQIEST_VAL_S                    0UL
#define MDM_LQIEST_VAL_BM                            0x00FFUL
#define RF24_MDM_LQIEST_VAL_M                    0x00FFUL
// enums for bitfield LQIEST_VAL (width: 8)UL
#define MDM_LQIEST_VAL_ALLZEROS                      0x00UL
#define MDM_LQIEST_VAL_ALLONES                       0xFFUL
// --------------------------------------------------------------
// PBEEVTMUX
// 
#define MDM_PBEEVTMUX_ADR (MDM_BASE + 0x00B4UL)
static volatile unsigned long* const SP_MDM_PBEEVTMUX = (unsigned long*) MDM_PBEEVTMUX_ADR;
#define S_MDM_PBEEVTMUX (*SP_MDM_PBEEVTMUX)
#define RF24_MDM_O_PBEEVTMUX                     180
// bitfield: PBEEVTMUX_SEL
#define MDM_PBEEVTMUX_SEL                            0UL
#define RF24_MDM_PBEEVTMUX_SEL_S                 0UL
#define MDM_PBEEVTMUX_SEL_BM                         0x003FUL
#define RF24_MDM_PBEEVTMUX_SEL_M                 0x003FUL
// enums for bitfield PBEEVTMUX_SEL (width: 6)UL
#define MDM_PBEEVTMUX_SEL_ALLZEROS                   0x00UL
#define MDM_PBEEVTMUX_SEL_ALLONES                    0x3FUL
// --------------------------------------------------------------
// SYSTIMEVTMUX0
// 
#define MDM_SYSTIMEVTMUX0_ADR (MDM_BASE + 0x00B8UL)
static volatile unsigned long* const SP_MDM_SYSTIMEVTMUX0 = (unsigned long*) MDM_SYSTIMEVTMUX0_ADR;
#define S_MDM_SYSTIMEVTMUX0 (*SP_MDM_SYSTIMEVTMUX0)
#define RF24_MDM_O_SYSTIMEVTMUX0                 184
// bitfield: SYSTIMEVTMUX0_SEL1
#define MDM_SYSTIMEVTMUX0_SEL1                       6UL
#define RF24_MDM_SYSTIMEVTMUX0_SEL1_S            6UL
#define MDM_SYSTIMEVTMUX0_SEL1_BM                    0x0FC0UL
#define RF24_MDM_SYSTIMEVTMUX0_SEL1_M            0x0FC0UL
// enums for bitfield SYSTIMEVTMUX0_SEL1 (width: 6)UL
#define MDM_SYSTIMEVTMUX0_SEL1_ALLZEROS              0x00UL
#define MDM_SYSTIMEVTMUX0_SEL1_ALLONES               0x3FUL
// bitfield: SYSTIMEVTMUX0_SEL0
#define MDM_SYSTIMEVTMUX0_SEL0                       0UL
#define RF24_MDM_SYSTIMEVTMUX0_SEL0_S            0UL
#define MDM_SYSTIMEVTMUX0_SEL0_BM                    0x003FUL
#define RF24_MDM_SYSTIMEVTMUX0_SEL0_M            0x003FUL
// enums for bitfield SYSTIMEVTMUX0_SEL0 (width: 6)UL
#define MDM_SYSTIMEVTMUX0_SEL0_ALLZEROS              0x00UL
#define MDM_SYSTIMEVTMUX0_SEL0_ALLONES               0x3FUL
// --------------------------------------------------------------
// SYSTIMEVTMUX1
// 
#define MDM_SYSTIMEVTMUX1_ADR (MDM_BASE + 0x00BCUL)
static volatile unsigned long* const SP_MDM_SYSTIMEVTMUX1 = (unsigned long*) MDM_SYSTIMEVTMUX1_ADR;
#define S_MDM_SYSTIMEVTMUX1 (*SP_MDM_SYSTIMEVTMUX1)
#define RF24_MDM_O_SYSTIMEVTMUX1                 188
// bitfield: SYSTIMEVTMUX1_SEL2
#define MDM_SYSTIMEVTMUX1_SEL2                       0UL
#define RF24_MDM_SYSTIMEVTMUX1_SEL2_S            0UL
#define MDM_SYSTIMEVTMUX1_SEL2_BM                    0x003FUL
#define RF24_MDM_SYSTIMEVTMUX1_SEL2_M            0x003FUL
// enums for bitfield SYSTIMEVTMUX1_SEL2 (width: 6)UL
#define MDM_SYSTIMEVTMUX1_SEL2_ALLZEROS              0x00UL
#define MDM_SYSTIMEVTMUX1_SEL2_ALLONES               0x3FUL
// --------------------------------------------------------------
// ADCDIGCONF
// 
#define MDM_ADCDIGCONF_ADR (MDM_BASE + 0x00C0UL)
static volatile unsigned long* const SP_MDM_ADCDIGCONF = (unsigned long*) MDM_ADCDIGCONF_ADR;
#define S_MDM_ADCDIGCONF (*SP_MDM_ADCDIGCONF)
#define RF24_MDM_O_ADCDIGCONF                    192
// bitfield: ADCDIGCONF_QBRANCHEN
#define MDM_ADCDIGCONF_QBRANCHEN                     1UL
#define RF24_MDM_ADCDIGCONF_QBRANCHEN_S          1UL
#define MDM_ADCDIGCONF_QBRANCHEN_BM                  0x0002UL
#define RF24_MDM_ADCDIGCONF_QBRANCHEN_M          0x0002UL
// enums for bitfield ADCDIGCONF_QBRANCHEN (width: 1)UL
#define MDM_ADCDIGCONF_QBRANCHEN_OFF                 0x0UL
#define MDM_ADCDIGCONF_QBRANCHEN_ON                  0x1UL
// bitfield: ADCDIGCONF_IBRANCHEN
#define MDM_ADCDIGCONF_IBRANCHEN                     0UL
#define RF24_MDM_ADCDIGCONF_IBRANCHEN_S          0UL
#define MDM_ADCDIGCONF_IBRANCHEN_BM                  0x0001UL
#define RF24_MDM_ADCDIGCONF_IBRANCHEN_M          0x0001UL
// enums for bitfield ADCDIGCONF_IBRANCHEN (width: 1)UL
#define MDM_ADCDIGCONF_IBRANCHEN_OFF                 0x0UL
#define MDM_ADCDIGCONF_IBRANCHEN_ON                  0x1UL
// --------------------------------------------------------------
// MODPRECTRL
// 
#define MDM_MODPRECTRL_ADR (MDM_BASE + 0x00C4UL)
static volatile unsigned long* const SP_MDM_MODPRECTRL = (unsigned long*) MDM_MODPRECTRL_ADR;
#define S_MDM_MODPRECTRL (*SP_MDM_MODPRECTRL)
#define RF24_MDM_O_MODPRECTRL                    196
// bitfield: MODPRECTRL_REPS
#define MDM_MODPRECTRL_REPS                          4UL
#define RF24_MDM_MODPRECTRL_REPS_S               4UL
#define MDM_MODPRECTRL_REPS_BM                       0x00F0UL
#define RF24_MDM_MODPRECTRL_REPS_M               0x00F0UL
// enums for bitfield MODPRECTRL_REPS (width: 4)UL
#define MDM_MODPRECTRL_REPS_REPS1                    0x0UL
#define MDM_MODPRECTRL_REPS_REPS2                    0x1UL
#define MDM_MODPRECTRL_REPS_REPS3                    0x2UL
#define MDM_MODPRECTRL_REPS_REPS4                    0x3UL
#define MDM_MODPRECTRL_REPS_REPS5                    0x4UL
#define MDM_MODPRECTRL_REPS_REPS6                    0x5UL
#define MDM_MODPRECTRL_REPS_REPS7                    0x6UL
#define MDM_MODPRECTRL_REPS_REPS8                    0x7UL
#define MDM_MODPRECTRL_REPS_REPS9                    0x8UL
#define MDM_MODPRECTRL_REPS_REPS10                   0x9UL
#define MDM_MODPRECTRL_REPS_REPS11                   0xAUL
#define MDM_MODPRECTRL_REPS_REPS12                   0xBUL
#define MDM_MODPRECTRL_REPS_REPS13                   0xCUL
#define MDM_MODPRECTRL_REPS_REPS14                   0xDUL
#define MDM_MODPRECTRL_REPS_REPS15                   0xEUL
#define MDM_MODPRECTRL_REPS_REPS16                   0xFUL
// bitfield: MODPRECTRL_SIZE
#define MDM_MODPRECTRL_SIZE                          0UL
#define RF24_MDM_MODPRECTRL_SIZE_S               0UL
#define MDM_MODPRECTRL_SIZE_BM                       0x000FUL
#define RF24_MDM_MODPRECTRL_SIZE_M               0x000FUL
// enums for bitfield MODPRECTRL_SIZE (width: 4)UL
#define MDM_MODPRECTRL_SIZE_BITS4                    0x3UL
#define MDM_MODPRECTRL_SIZE_BITS8                    0x7UL
#define MDM_MODPRECTRL_SIZE_BITS16                   0xFUL
// --------------------------------------------------------------
// MODSYMMAP0
// 
#define MDM_MODSYMMAP0_ADR (MDM_BASE + 0x00C8UL)
static volatile unsigned long* const SP_MDM_MODSYMMAP0 = (unsigned long*) MDM_MODSYMMAP0_ADR;
#define S_MDM_MODSYMMAP0 (*SP_MDM_MODSYMMAP0)
#define RF24_MDM_O_MODSYMMAP0                    200
// bitfield: MODSYMMAP0_SYM3
#define MDM_MODSYMMAP0_SYM3                          12UL
#define RF24_MDM_MODSYMMAP0_SYM3_S               12UL
#define MDM_MODSYMMAP0_SYM3_BM                       0xF000UL
#define RF24_MDM_MODSYMMAP0_SYM3_M               0xF000UL
// enums for bitfield MODSYMMAP0_SYM3 (width: 4)UL
#define MDM_MODSYMMAP0_SYM3_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP0_SYM3_ALLONES                  0xFUL
// bitfield: MODSYMMAP0_SYM2
#define MDM_MODSYMMAP0_SYM2                          8UL
#define RF24_MDM_MODSYMMAP0_SYM2_S               8UL
#define MDM_MODSYMMAP0_SYM2_BM                       0x0F00UL
#define RF24_MDM_MODSYMMAP0_SYM2_M               0x0F00UL
// enums for bitfield MODSYMMAP0_SYM2 (width: 4)UL
#define MDM_MODSYMMAP0_SYM2_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP0_SYM2_ALLONES                  0xFUL
// bitfield: MODSYMMAP0_SYM1
#define MDM_MODSYMMAP0_SYM1                          4UL
#define RF24_MDM_MODSYMMAP0_SYM1_S               4UL
#define MDM_MODSYMMAP0_SYM1_BM                       0x00F0UL
#define RF24_MDM_MODSYMMAP0_SYM1_M               0x00F0UL
// enums for bitfield MODSYMMAP0_SYM1 (width: 4)UL
#define MDM_MODSYMMAP0_SYM1_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP0_SYM1_ALLONES                  0xFUL
// bitfield: MODSYMMAP0_SYM0
#define MDM_MODSYMMAP0_SYM0                          0UL
#define RF24_MDM_MODSYMMAP0_SYM0_S               0UL
#define MDM_MODSYMMAP0_SYM0_BM                       0x000FUL
#define RF24_MDM_MODSYMMAP0_SYM0_M               0x000FUL
// enums for bitfield MODSYMMAP0_SYM0 (width: 4)UL
#define MDM_MODSYMMAP0_SYM0_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP0_SYM0_ALLONES                  0xFUL
// --------------------------------------------------------------
// MODSYMMAP1
// 
#define MDM_MODSYMMAP1_ADR (MDM_BASE + 0x00CCUL)
static volatile unsigned long* const SP_MDM_MODSYMMAP1 = (unsigned long*) MDM_MODSYMMAP1_ADR;
#define S_MDM_MODSYMMAP1 (*SP_MDM_MODSYMMAP1)
#define RF24_MDM_O_MODSYMMAP1                    204
// bitfield: MODSYMMAP1_SYM7
#define MDM_MODSYMMAP1_SYM7                          12UL
#define RF24_MDM_MODSYMMAP1_SYM7_S               12UL
#define MDM_MODSYMMAP1_SYM7_BM                       0xF000UL
#define RF24_MDM_MODSYMMAP1_SYM7_M               0xF000UL
// enums for bitfield MODSYMMAP1_SYM7 (width: 4)UL
#define MDM_MODSYMMAP1_SYM7_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP1_SYM7_ALLONES                  0xFUL
// bitfield: MODSYMMAP1_SYM6
#define MDM_MODSYMMAP1_SYM6                          8UL
#define RF24_MDM_MODSYMMAP1_SYM6_S               8UL
#define MDM_MODSYMMAP1_SYM6_BM                       0x0F00UL
#define RF24_MDM_MODSYMMAP1_SYM6_M               0x0F00UL
// enums for bitfield MODSYMMAP1_SYM6 (width: 4)UL
#define MDM_MODSYMMAP1_SYM6_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP1_SYM6_ALLONES                  0xFUL
// bitfield: MODSYMMAP1_SYM5
#define MDM_MODSYMMAP1_SYM5                          4UL
#define RF24_MDM_MODSYMMAP1_SYM5_S               4UL
#define MDM_MODSYMMAP1_SYM5_BM                       0x00F0UL
#define RF24_MDM_MODSYMMAP1_SYM5_M               0x00F0UL
// enums for bitfield MODSYMMAP1_SYM5 (width: 4)UL
#define MDM_MODSYMMAP1_SYM5_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP1_SYM5_ALLONES                  0xFUL
// bitfield: MODSYMMAP1_SYM4
#define MDM_MODSYMMAP1_SYM4                          0UL
#define RF24_MDM_MODSYMMAP1_SYM4_S               0UL
#define MDM_MODSYMMAP1_SYM4_BM                       0x000FUL
#define RF24_MDM_MODSYMMAP1_SYM4_M               0x000FUL
// enums for bitfield MODSYMMAP1_SYM4 (width: 4)UL
#define MDM_MODSYMMAP1_SYM4_ALLZEROS                 0x0UL
#define MDM_MODSYMMAP1_SYM4_ALLONES                  0xFUL
// --------------------------------------------------------------
// MODSOFTTX
// 
#define MDM_MODSOFTTX_ADR (MDM_BASE + 0x00D0UL)
static volatile unsigned long* const SP_MDM_MODSOFTTX = (unsigned long*) MDM_MODSOFTTX_ADR;
#define S_MDM_MODSOFTTX (*SP_MDM_MODSOFTTX)
#define RF24_MDM_O_MODSOFTTX                     208
// bitfield: MODSOFTTX_SOFTSYMBOL
#define MDM_MODSOFTTX_SOFTSYMBOL                     0UL
#define RF24_MDM_MODSOFTTX_SOFTSYMBOL_S          0UL
#define MDM_MODSOFTTX_SOFTSYMBOL_BM                  0x000FUL
#define RF24_MDM_MODSOFTTX_SOFTSYMBOL_M          0x000FUL
// enums for bitfield MODSOFTTX_SOFTSYMBOL (width: 4)UL
#define MDM_MODSOFTTX_SOFTSYMBOL_ALLZEROS            0x0UL
#define MDM_MODSOFTTX_SOFTSYMBOL_ALLONES             0xFUL
// --------------------------------------------------------------
// BAUD
// 
#define MDM_BAUD_ADR (MDM_BASE + 0x00D4UL)
static volatile unsigned long* const SP_MDM_BAUD = (unsigned long*) MDM_BAUD_ADR;
#define S_MDM_BAUD (*SP_MDM_BAUD)
#define RF24_MDM_O_BAUD                          212
// bitfield: BAUD_RATEWORD
#define MDM_BAUD_RATEWORD                            0UL
#define RF24_MDM_BAUD_RATEWORD_S                 0UL
#define MDM_BAUD_RATEWORD_BM                         0xFFFFUL
#define RF24_MDM_BAUD_RATEWORD_M                 0xFFFFUL
// enums for bitfield BAUD_RATEWORD (width: 16)UL
#define MDM_BAUD_RATEWORD_ALLZEROS                   0x0000UL
#define MDM_BAUD_RATEWORD_ALLONES                    0xFFFFUL
// --------------------------------------------------------------
// BAUDPRE
// 
#define MDM_BAUDPRE_ADR (MDM_BASE + 0x00D8UL)
static volatile unsigned long* const SP_MDM_BAUDPRE = (unsigned long*) MDM_BAUDPRE_ADR;
#define S_MDM_BAUDPRE (*SP_MDM_BAUDPRE)
#define RF24_MDM_O_BAUDPRE                       216
// bitfield: BAUDPRE_ALIGNVALUE
#define MDM_BAUDPRE_ALIGNVALUE                       13UL
#define RF24_MDM_BAUDPRE_ALIGNVALUE_S            13UL
#define MDM_BAUDPRE_ALIGNVALUE_BM                    0xE000UL
#define RF24_MDM_BAUDPRE_ALIGNVALUE_M            0xE000UL
// enums for bitfield BAUDPRE_ALIGNVALUE (width: 3)UL
#define MDM_BAUDPRE_ALIGNVALUE_ALLZEROS              0x0UL
#define MDM_BAUDPRE_ALIGNVALUE_ALLONES               0x7UL
// bitfield: BAUDPRE_EXTRATEWORD
#define MDM_BAUDPRE_EXTRATEWORD                      8UL
#define RF24_MDM_BAUDPRE_EXTRATEWORD_S           8UL
#define MDM_BAUDPRE_EXTRATEWORD_BM                   0x1F00UL
#define RF24_MDM_BAUDPRE_EXTRATEWORD_M           0x1F00UL
// enums for bitfield BAUDPRE_EXTRATEWORD (width: 5)UL
#define MDM_BAUDPRE_EXTRATEWORD_ALLZEROS             0x00UL
#define MDM_BAUDPRE_EXTRATEWORD_ALLONES              0x1FUL
// bitfield: BAUDPRE_PRESCALER
#define MDM_BAUDPRE_PRESCALER                        0UL
#define RF24_MDM_BAUDPRE_PRESCALER_S             0UL
#define MDM_BAUDPRE_PRESCALER_BM                     0x00FFUL
#define RF24_MDM_BAUDPRE_PRESCALER_M             0x00FFUL
// enums for bitfield BAUDPRE_PRESCALER (width: 8)UL
#define MDM_BAUDPRE_PRESCALER_ALLZEROS               0x00UL
#define MDM_BAUDPRE_PRESCALER_ALLONES                0xFFUL
// --------------------------------------------------------------
// MODMAIN
// 
#define MDM_MODMAIN_ADR (MDM_BASE + 0x00DCUL)
static volatile unsigned long* const SP_MDM_MODMAIN = (unsigned long*) MDM_MODMAIN_ADR;
#define S_MDM_MODMAIN (*SP_MDM_MODMAIN)
#define RF24_MDM_O_MODMAIN                       220
// bitfield: MODMAIN_FECSELECT
#define MDM_MODMAIN_FECSELECT                        2UL
#define RF24_MDM_MODMAIN_FECSELECT_S             2UL
#define MDM_MODMAIN_FECSELECT_BM                     0x000CUL
#define RF24_MDM_MODMAIN_FECSELECT_M             0x000CUL
// enums for bitfield MODMAIN_FECSELECT (width: 2)UL
#define MDM_MODMAIN_FECSELECT_NOSEL                  0x0UL
#define MDM_MODMAIN_FECSELECT_IEEE15_4               0x1UL
#define MDM_MODMAIN_FECSELECT_BLR                    0x3UL
#define MDM_MODMAIN_FECSELECT_RESERVED               0x2UL
// bitfield: MODMAIN_MODLEVELS
#define MDM_MODMAIN_MODLEVELS                        0UL
#define RF24_MDM_MODMAIN_MODLEVELS_S             0UL
#define MDM_MODMAIN_MODLEVELS_BM                     0x0003UL
#define RF24_MDM_MODMAIN_MODLEVELS_M             0x0003UL
// enums for bitfield MODMAIN_MODLEVELS (width: 2)UL
#define MDM_MODMAIN_MODLEVELS_LVL2                   0x0UL
#define MDM_MODMAIN_MODLEVELS_LVL4                   0x1UL
#define MDM_MODMAIN_MODLEVELS_LVL8                   0x2UL
// --------------------------------------------------------------
// DEMMISC0
// 
#define MDM_DEMMISC0_ADR (MDM_BASE + 0x00E0UL)
static volatile unsigned long* const SP_MDM_DEMMISC0 = (unsigned long*) MDM_DEMMISC0_ADR;
#define S_MDM_DEMMISC0 (*SP_MDM_DEMMISC0)
#define RF24_MDM_O_DEMMISC0                      224
// bitfield: DEMMISC0_CMIXN
#define MDM_DEMMISC0_CMIXN                           0UL
#define RF24_MDM_DEMMISC0_CMIXN_S                0UL
#define MDM_DEMMISC0_CMIXN_BM                        0x03FFUL
#define RF24_MDM_DEMMISC0_CMIXN_M                0x03FFUL
// enums for bitfield DEMMISC0_CMIXN (width: 10)UL
#define MDM_DEMMISC0_CMIXN_ALLZEROS                  0x000UL
#define MDM_DEMMISC0_CMIXN_ALLONES                   0x3FFUL
// --------------------------------------------------------------
// DEMMISC1
// 
#define MDM_DEMMISC1_ADR (MDM_BASE + 0x00E4UL)
static volatile unsigned long* const SP_MDM_DEMMISC1 = (unsigned long*) MDM_DEMMISC1_ADR;
#define S_MDM_DEMMISC1 (*SP_MDM_DEMMISC1)
#define RF24_MDM_O_DEMMISC1                      228
// bitfield: DEMMISC1_CDCTGAINMA
#define MDM_DEMMISC1_CDCTGAINMA                      8UL
#define RF24_MDM_DEMMISC1_CDCTGAINMA_S           8UL
#define MDM_DEMMISC1_CDCTGAINMA_BM                   0x1F00UL
#define RF24_MDM_DEMMISC1_CDCTGAINMA_M           0x1F00UL
// enums for bitfield DEMMISC1_CDCTGAINMA (width: 5)UL
#define MDM_DEMMISC1_CDCTGAINMA_ALLZEROS             0x00UL
#define MDM_DEMMISC1_CDCTGAINMA_ALLONES              0x1FUL
// bitfield: DEMMISC1_CDCTGAINEX
#define MDM_DEMMISC1_CDCTGAINEX                      5UL
#define RF24_MDM_DEMMISC1_CDCTGAINEX_S           5UL
#define MDM_DEMMISC1_CDCTGAINEX_BM                   0x00E0UL
#define RF24_MDM_DEMMISC1_CDCTGAINEX_M           0x00E0UL
// enums for bitfield DEMMISC1_CDCTGAINEX (width: 3)UL
#define MDM_DEMMISC1_CDCTGAINEX_ALLZEROS             0x0UL
#define MDM_DEMMISC1_CDCTGAINEX_ALLONES              0x7UL
// bitfield: DEMMISC1_CDCCOLRST
#define MDM_DEMMISC1_CDCCOLRST                       4UL
#define RF24_MDM_DEMMISC1_CDCCOLRST_S            4UL
#define MDM_DEMMISC1_CDCCOLRST_BM                    0x0010UL
#define RF24_MDM_DEMMISC1_CDCCOLRST_M            0x0010UL
// enums for bitfield DEMMISC1_CDCCOLRST (width: 1)UL
#define MDM_DEMMISC1_CDCCOLRST_DIS                   0x0UL
#define MDM_DEMMISC1_CDCCOLRST_EN                    0x1UL
// bitfield: DEMMISC1_MGE1SRCSEL
#define MDM_DEMMISC1_MGE1SRCSEL                      2UL
#define RF24_MDM_DEMMISC1_MGE1SRCSEL_S           2UL
#define MDM_DEMMISC1_MGE1SRCSEL_BM                   0x000CUL
#define RF24_MDM_DEMMISC1_MGE1SRCSEL_M           0x000CUL
// enums for bitfield DEMMISC1_MGE1SRCSEL (width: 2)UL
#define MDM_DEMMISC1_MGE1SRCSEL_FIDC                 0x0UL
#define MDM_DEMMISC1_MGE1SRCSEL_FEXB1                0x1UL
#define MDM_DEMMISC1_MGE1SRCSEL_CHFI                 0x2UL
// bitfield: DEMMISC1_CHFIBW
#define MDM_DEMMISC1_CHFIBW                          0UL
#define RF24_MDM_DEMMISC1_CHFIBW_S               0UL
#define MDM_DEMMISC1_CHFIBW_BM                       0x0003UL
#define RF24_MDM_DEMMISC1_CHFIBW_M               0x0003UL
// enums for bitfield DEMMISC1_CHFIBW (width: 2)UL
#define MDM_DEMMISC1_CHFIBW_BW0_5                    0x0UL
#define MDM_DEMMISC1_CHFIBW_BW0_3333                 0x1UL
#define MDM_DEMMISC1_CHFIBW_BW0_41667                0x2UL
#define MDM_DEMMISC1_CHFIBW_BW0_29                   0x3UL
// --------------------------------------------------------------
// DEMMISC2
// 
#define MDM_DEMMISC2_ADR (MDM_BASE + 0x00E8UL)
static volatile unsigned long* const SP_MDM_DEMMISC2 = (unsigned long*) MDM_DEMMISC2_ADR;
#define S_MDM_DEMMISC2 (*SP_MDM_DEMMISC2)
#define RF24_MDM_O_DEMMISC2                      232
// bitfield: DEMMISC2_MLSERUN
#define MDM_DEMMISC2_MLSERUN                         14UL
#define RF24_MDM_DEMMISC2_MLSERUN_S              14UL
#define MDM_DEMMISC2_MLSERUN_BM                      0x4000UL
#define RF24_MDM_DEMMISC2_MLSERUN_M              0x4000UL
// enums for bitfield DEMMISC2_MLSERUN (width: 1)UL
#define MDM_DEMMISC2_MLSERUN_DIS                     0x0UL
#define MDM_DEMMISC2_MLSERUN_EN                      0x1UL
// bitfield: DEMMISC2_MAFCGAIN
#define MDM_DEMMISC2_MAFCGAIN                        12UL
#define RF24_MDM_DEMMISC2_MAFCGAIN_S             12UL
#define MDM_DEMMISC2_MAFCGAIN_BM                     0x3000UL
#define RF24_MDM_DEMMISC2_MAFCGAIN_M             0x3000UL
// enums for bitfield DEMMISC2_MAFCGAIN (width: 2)UL
#define MDM_DEMMISC2_MAFCGAIN_ALLZEROS               0x0UL
#define MDM_DEMMISC2_MAFCGAIN_ALLONES                0x3UL
// bitfield: DEMMISC2_STIMBYPASS
#define MDM_DEMMISC2_STIMBYPASS                      11UL
#define RF24_MDM_DEMMISC2_STIMBYPASS_S           11UL
#define MDM_DEMMISC2_STIMBYPASS_BM                   0x0800UL
#define RF24_MDM_DEMMISC2_STIMBYPASS_M           0x0800UL
// enums for bitfield DEMMISC2_STIMBYPASS (width: 1)UL
#define MDM_DEMMISC2_STIMBYPASS_DIS                  0x0UL
#define MDM_DEMMISC2_STIMBYPASS_EN                   0x1UL
// bitfield: DEMMISC2_STIMESTONLY
#define MDM_DEMMISC2_STIMESTONLY                     10UL
#define RF24_MDM_DEMMISC2_STIMESTONLY_S          10UL
#define MDM_DEMMISC2_STIMESTONLY_BM                  0x0400UL
#define RF24_MDM_DEMMISC2_STIMESTONLY_M          0x0400UL
// enums for bitfield DEMMISC2_STIMESTONLY (width: 1)UL
#define MDM_DEMMISC2_STIMESTONLY_DIS                 0x0UL
#define MDM_DEMMISC2_STIMESTONLY_EN                  0x1UL
// bitfield: DEMMISC2_STIMTEAPERIOD
#define MDM_DEMMISC2_STIMTEAPERIOD                   7UL
#define RF24_MDM_DEMMISC2_STIMTEAPERIOD_S        7UL
#define MDM_DEMMISC2_STIMTEAPERIOD_BM                0x0380UL
#define RF24_MDM_DEMMISC2_STIMTEAPERIOD_M        0x0380UL
// enums for bitfield DEMMISC2_STIMTEAPERIOD (width: 3)UL
#define MDM_DEMMISC2_STIMTEAPERIOD_SYM4              0x0UL
#define MDM_DEMMISC2_STIMTEAPERIOD_SYM8              0x1UL
#define MDM_DEMMISC2_STIMTEAPERIOD_SYM16             0x2UL
#define MDM_DEMMISC2_STIMTEAPERIOD_SYM32             0x3UL
#define MDM_DEMMISC2_STIMTEAPERIOD_SYM64             0x4UL
#define MDM_DEMMISC2_STIMTEAPERIOD_SYM128            0x5UL
// bitfield: DEMMISC2_STIMTEAGAIN
#define MDM_DEMMISC2_STIMTEAGAIN                     4UL
#define RF24_MDM_DEMMISC2_STIMTEAGAIN_S          4UL
#define MDM_DEMMISC2_STIMTEAGAIN_BM                  0x0070UL
#define RF24_MDM_DEMMISC2_STIMTEAGAIN_M          0x0070UL
// enums for bitfield DEMMISC2_STIMTEAGAIN (width: 3)UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV512              0x0UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV256              0x1UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV128              0x2UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV64               0x3UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV32               0x4UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV16               0x5UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV8                0x6UL
#define MDM_DEMMISC2_STIMTEAGAIN_DIV4                0x7UL
// bitfield: DEMMISC2_PDIFLINPREDEN
#define MDM_DEMMISC2_PDIFLINPREDEN                   3UL
#define RF24_MDM_DEMMISC2_PDIFLINPREDEN_S        3UL
#define MDM_DEMMISC2_PDIFLINPREDEN_BM                0x0008UL
#define RF24_MDM_DEMMISC2_PDIFLINPREDEN_M        0x0008UL
// enums for bitfield DEMMISC2_PDIFLINPREDEN (width: 1)UL
#define MDM_DEMMISC2_PDIFLINPREDEN_OFF               0x0UL
#define MDM_DEMMISC2_PDIFLINPREDEN_ON                0x1UL
// bitfield: DEMMISC2_PDIFDESPECK
#define MDM_DEMMISC2_PDIFDESPECK                     2UL
#define RF24_MDM_DEMMISC2_PDIFDESPECK_S          2UL
#define MDM_DEMMISC2_PDIFDESPECK_BM                  0x0004UL
#define RF24_MDM_DEMMISC2_PDIFDESPECK_M          0x0004UL
// enums for bitfield DEMMISC2_PDIFDESPECK (width: 1)UL
#define MDM_DEMMISC2_PDIFDESPECK_DIS                 0x0UL
#define MDM_DEMMISC2_PDIFDESPECK_EN                  0x1UL
// bitfield: DEMMISC2_PDIFIQCONJEN
#define MDM_DEMMISC2_PDIFIQCONJEN                    1UL
#define RF24_MDM_DEMMISC2_PDIFIQCONJEN_S         1UL
#define MDM_DEMMISC2_PDIFIQCONJEN_BM                 0x0002UL
#define RF24_MDM_DEMMISC2_PDIFIQCONJEN_M         0x0002UL
// enums for bitfield DEMMISC2_PDIFIQCONJEN (width: 1)UL
#define MDM_DEMMISC2_PDIFIQCONJEN_OFF                0x0UL
#define MDM_DEMMISC2_PDIFIQCONJEN_ON                 0x1UL
// bitfield: DEMMISC2_PDIFLIMITRANGE
#define MDM_DEMMISC2_PDIFLIMITRANGE                  0UL
#define RF24_MDM_DEMMISC2_PDIFLIMITRANGE_S       0UL
#define MDM_DEMMISC2_PDIFLIMITRANGE_BM               0x0001UL
#define RF24_MDM_DEMMISC2_PDIFLIMITRANGE_M       0x0001UL
// enums for bitfield DEMMISC2_PDIFLIMITRANGE (width: 1)UL
#define MDM_DEMMISC2_PDIFLIMITRANGE_DIS              0x0UL
#define MDM_DEMMISC2_PDIFLIMITRANGE_EN               0x1UL
// --------------------------------------------------------------
// DEMMISC3
// 
#define MDM_DEMMISC3_ADR (MDM_BASE + 0x00ECUL)
static volatile unsigned long* const SP_MDM_DEMMISC3 = (unsigned long*) MDM_DEMMISC3_ADR;
#define S_MDM_DEMMISC3 (*SP_MDM_DEMMISC3)
#define RF24_MDM_O_DEMMISC3                      236
// bitfield: DEMMISC3_BDE2DVGA
#define MDM_DEMMISC3_BDE2DVGA                        13UL
#define RF24_MDM_DEMMISC3_BDE2DVGA_S             13UL
#define MDM_DEMMISC3_BDE2DVGA_BM                     0x6000UL
#define RF24_MDM_DEMMISC3_BDE2DVGA_M             0x6000UL
// enums for bitfield DEMMISC3_BDE2DVGA (width: 2)UL
#define MDM_DEMMISC3_BDE2DVGA_GAIN1                  0x0UL
#define MDM_DEMMISC3_BDE2DVGA_GAIN2                  0x1UL
#define MDM_DEMMISC3_BDE2DVGA_GAIN8                  0x3UL
#define MDM_DEMMISC3_BDE2DVGA_GAIN4                  0x2UL
// bitfield: DEMMISC3_BDE1FILTMODE
#define MDM_DEMMISC3_BDE1FILTMODE                    12UL
#define RF24_MDM_DEMMISC3_BDE1FILTMODE_S         12UL
#define MDM_DEMMISC3_BDE1FILTMODE_BM                 0x1000UL
#define RF24_MDM_DEMMISC3_BDE1FILTMODE_M         0x1000UL
// enums for bitfield DEMMISC3_BDE1FILTMODE (width: 1)UL
#define MDM_DEMMISC3_BDE1FILTMODE_DIV1               0x0UL
#define MDM_DEMMISC3_BDE1FILTMODE_DIV2               0x1UL
// bitfield: DEMMISC3_LQIPERIOD
#define MDM_DEMMISC3_LQIPERIOD                       10UL
#define RF24_MDM_DEMMISC3_LQIPERIOD_S            10UL
#define MDM_DEMMISC3_LQIPERIOD_BM                    0x0C00UL
#define RF24_MDM_DEMMISC3_LQIPERIOD_M            0x0C00UL
// enums for bitfield DEMMISC3_LQIPERIOD (width: 2)UL
#define MDM_DEMMISC3_LQIPERIOD_SYM16                 0x0UL
#define MDM_DEMMISC3_LQIPERIOD_SYM64                 0x1UL
#define MDM_DEMMISC3_LQIPERIOD_SYM256                0x2UL
#define MDM_DEMMISC3_LQIPERIOD_SYM1024               0x3UL
// bitfield: DEMMISC3_BDE1DVGA
#define MDM_DEMMISC3_BDE1DVGA                        8UL
#define RF24_MDM_DEMMISC3_BDE1DVGA_S             8UL
#define MDM_DEMMISC3_BDE1DVGA_BM                     0x0300UL
#define RF24_MDM_DEMMISC3_BDE1DVGA_M             0x0300UL
// enums for bitfield DEMMISC3_BDE1DVGA (width: 2)UL
#define MDM_DEMMISC3_BDE1DVGA_GAIN1                  0x0UL
#define MDM_DEMMISC3_BDE1DVGA_GAIN2                  0x1UL
#define MDM_DEMMISC3_BDE1DVGA_GAIN8                  0x3UL
#define MDM_DEMMISC3_BDE1DVGA_GAIN4                  0x2UL
// bitfield: DEMMISC3_BDE1NUMSTAGES
#define MDM_DEMMISC3_BDE1NUMSTAGES                   7UL
#define RF24_MDM_DEMMISC3_BDE1NUMSTAGES_S        7UL
#define MDM_DEMMISC3_BDE1NUMSTAGES_BM                0x0080UL
#define RF24_MDM_DEMMISC3_BDE1NUMSTAGES_M        0x0080UL
// enums for bitfield DEMMISC3_BDE1NUMSTAGES (width: 1)UL
#define MDM_DEMMISC3_BDE1NUMSTAGES_DIV1              0x0UL
#define MDM_DEMMISC3_BDE1NUMSTAGES_DIV2              0x1UL
// bitfield: DEMMISC3_PDIFDECIM
#define MDM_DEMMISC3_PDIFDECIM                       5UL
#define RF24_MDM_DEMMISC3_PDIFDECIM_S            5UL
#define MDM_DEMMISC3_PDIFDECIM_BM                    0x0060UL
#define RF24_MDM_DEMMISC3_PDIFDECIM_M            0x0060UL
// enums for bitfield DEMMISC3_PDIFDECIM (width: 2)UL
#define MDM_DEMMISC3_PDIFDECIM_DIV1                  0x0UL
#define MDM_DEMMISC3_PDIFDECIM_DIV2                  0x1UL
#define MDM_DEMMISC3_PDIFDECIM_DIV4                  0x2UL
// bitfield: DEMMISC3_BDE2DECRATIO
#define MDM_DEMMISC3_BDE2DECRATIO                    0UL
#define RF24_MDM_DEMMISC3_BDE2DECRATIO_S         0UL
#define MDM_DEMMISC3_BDE2DECRATIO_BM                 0x001FUL
#define RF24_MDM_DEMMISC3_BDE2DECRATIO_M         0x001FUL
// enums for bitfield DEMMISC3_BDE2DECRATIO (width: 5)UL
#define MDM_DEMMISC3_BDE2DECRATIO_DIV1               0x00UL
#define MDM_DEMMISC3_BDE2DECRATIO_DIV2               0x01UL
#define MDM_DEMMISC3_BDE2DECRATIO_DIV4               0x02UL
#define MDM_DEMMISC3_BDE2DECRATIO_DIV8               0x03UL
// --------------------------------------------------------------
// DEMIQMC0
// 
#define MDM_DEMIQMC0_ADR (MDM_BASE + 0x00F0UL)
static volatile unsigned long* const SP_MDM_DEMIQMC0 = (unsigned long*) MDM_DEMIQMC0_ADR;
#define S_MDM_DEMIQMC0 (*SP_MDM_DEMIQMC0)
#define RF24_MDM_O_DEMIQMC0                      240
// bitfield: DEMIQMC0_GAINFACTOR
#define MDM_DEMIQMC0_GAINFACTOR                      8UL
#define RF24_MDM_DEMIQMC0_GAINFACTOR_S           8UL
#define MDM_DEMIQMC0_GAINFACTOR_BM                   0xFF00UL
#define RF24_MDM_DEMIQMC0_GAINFACTOR_M           0xFF00UL
// enums for bitfield DEMIQMC0_GAINFACTOR (width: 8)UL
#define MDM_DEMIQMC0_GAINFACTOR_ALLZEROS             0x00UL
#define MDM_DEMIQMC0_GAINFACTOR_ALLONES              0xFFUL
// bitfield: DEMIQMC0_PHASEFACTOR
#define MDM_DEMIQMC0_PHASEFACTOR                     0UL
#define RF24_MDM_DEMIQMC0_PHASEFACTOR_S          0UL
#define MDM_DEMIQMC0_PHASEFACTOR_BM                  0x00FFUL
#define RF24_MDM_DEMIQMC0_PHASEFACTOR_M          0x00FFUL
// enums for bitfield DEMIQMC0_PHASEFACTOR (width: 8)UL
#define MDM_DEMIQMC0_PHASEFACTOR_ALLZEROS            0x00UL
#define MDM_DEMIQMC0_PHASEFACTOR_ALLONES             0xFFUL
// --------------------------------------------------------------
// DEMDSBU
// 
#define MDM_DEMDSBU_ADR (MDM_BASE + 0x00F4UL)
static volatile unsigned long* const SP_MDM_DEMDSBU = (unsigned long*) MDM_DEMDSBU_ADR;
#define S_MDM_DEMDSBU (*SP_MDM_DEMDSBU)
#define RF24_MDM_O_DEMDSBU                       244
// bitfield: DEMDSBU_DSBUAVGLENGTH
#define MDM_DEMDSBU_DSBUAVGLENGTH                    8UL
#define RF24_MDM_DEMDSBU_DSBUAVGLENGTH_S         8UL
#define MDM_DEMDSBU_DSBUAVGLENGTH_BM                 0xFF00UL
#define RF24_MDM_DEMDSBU_DSBUAVGLENGTH_M         0xFF00UL
// enums for bitfield DEMDSBU_DSBUAVGLENGTH (width: 8)UL
#define MDM_DEMDSBU_DSBUAVGLENGTH_ALLZEROS           0x00UL
#define MDM_DEMDSBU_DSBUAVGLENGTH_ALLONES            0xFFUL
// bitfield: DEMDSBU_DSBUDELAY
#define MDM_DEMDSBU_DSBUDELAY                        0UL
#define RF24_MDM_DEMDSBU_DSBUDELAY_S             0UL
#define MDM_DEMDSBU_DSBUDELAY_BM                     0x00FFUL
#define RF24_MDM_DEMDSBU_DSBUDELAY_M             0x00FFUL
// enums for bitfield DEMDSBU_DSBUDELAY (width: 8)UL
#define MDM_DEMDSBU_DSBUDELAY_ALLZEROS               0x00UL
#define MDM_DEMDSBU_DSBUDELAY_ALLONES                0xFFUL
// --------------------------------------------------------------
// DEMCODC0
// 
#define MDM_DEMCODC0_ADR (MDM_BASE + 0x00F8UL)
static volatile unsigned long* const SP_MDM_DEMCODC0 = (unsigned long*) MDM_DEMCODC0_ADR;
#define S_MDM_DEMCODC0 (*SP_MDM_DEMCODC0)
#define RF24_MDM_O_DEMCODC0                      248
// bitfield: DEMCODC0_ESTSEL
#define MDM_DEMCODC0_ESTSEL                          11UL
#define RF24_MDM_DEMCODC0_ESTSEL_S               11UL
#define MDM_DEMCODC0_ESTSEL_BM                       0x0800UL
#define RF24_MDM_DEMCODC0_ESTSEL_M               0x0800UL
// enums for bitfield DEMCODC0_ESTSEL (width: 1)UL
#define MDM_DEMCODC0_ESTSEL_ACC                      0x0UL
#define MDM_DEMCODC0_ESTSEL_IIR                      0x1UL
// bitfield: DEMCODC0_COMPSEL
#define MDM_DEMCODC0_COMPSEL                         9UL
#define RF24_MDM_DEMCODC0_COMPSEL_S              9UL
#define MDM_DEMCODC0_COMPSEL_BM                      0x0600UL
#define RF24_MDM_DEMCODC0_COMPSEL_M              0x0600UL
// enums for bitfield DEMCODC0_COMPSEL (width: 2)UL
#define MDM_DEMCODC0_COMPSEL_MANUAL                  0x0UL
#define MDM_DEMCODC0_COMPSEL_ACC                     0x2UL
#define MDM_DEMCODC0_COMPSEL_IIR                     0x3UL
// bitfield: DEMCODC0_IIRUSEINITIAL
#define MDM_DEMCODC0_IIRUSEINITIAL                   8UL
#define RF24_MDM_DEMCODC0_IIRUSEINITIAL_S        8UL
#define MDM_DEMCODC0_IIRUSEINITIAL_BM                0x0100UL
#define RF24_MDM_DEMCODC0_IIRUSEINITIAL_M        0x0100UL
// enums for bitfield DEMCODC0_IIRUSEINITIAL (width: 1)UL
#define MDM_DEMCODC0_IIRUSEINITIAL_DIS               0x0UL
#define MDM_DEMCODC0_IIRUSEINITIAL_EN                0x1UL
// bitfield: DEMCODC0_IIRGAIN
#define MDM_DEMCODC0_IIRGAIN                         5UL
#define RF24_MDM_DEMCODC0_IIRGAIN_S              5UL
#define MDM_DEMCODC0_IIRGAIN_BM                      0x00E0UL
#define RF24_MDM_DEMCODC0_IIRGAIN_M              0x00E0UL
// enums for bitfield DEMCODC0_IIRGAIN (width: 3)UL
#define MDM_DEMCODC0_IIRGAIN_OFF                     0x0UL
#define MDM_DEMCODC0_IIRGAIN_DIV16                   0x1UL
#define MDM_DEMCODC0_IIRGAIN_DIV32                   0x2UL
#define MDM_DEMCODC0_IIRGAIN_DIV64                   0x3UL
#define MDM_DEMCODC0_IIRGAIN_DIV128                  0x4UL
#define MDM_DEMCODC0_IIRGAIN_DIV256                  0x5UL
#define MDM_DEMCODC0_IIRGAIN_DIV512                  0x6UL
#define MDM_DEMCODC0_IIRGAIN_DIV1024                 0x7UL
// bitfield: DEMCODC0_IIREN
#define MDM_DEMCODC0_IIREN                           4UL
#define RF24_MDM_DEMCODC0_IIREN_S                4UL
#define MDM_DEMCODC0_IIREN_BM                        0x0010UL
#define RF24_MDM_DEMCODC0_IIREN_M                0x0010UL
// enums for bitfield DEMCODC0_IIREN (width: 1)UL
#define MDM_DEMCODC0_IIREN_OFF                       0x0UL
#define MDM_DEMCODC0_IIREN_ON                        0x1UL
// bitfield: DEMCODC0_ACCMODE
#define MDM_DEMCODC0_ACCMODE                         3UL
#define RF24_MDM_DEMCODC0_ACCMODE_S              3UL
#define MDM_DEMCODC0_ACCMODE_BM                      0x0008UL
#define RF24_MDM_DEMCODC0_ACCMODE_M              0x0008UL
// enums for bitfield DEMCODC0_ACCMODE (width: 1)UL
#define MDM_DEMCODC0_ACCMODE_SINGLE                  0x0UL
#define MDM_DEMCODC0_ACCMODE_CONT                    0x1UL
// bitfield: DEMCODC0_ACCPERIOD
#define MDM_DEMCODC0_ACCPERIOD                       1UL
#define RF24_MDM_DEMCODC0_ACCPERIOD_S            1UL
#define MDM_DEMCODC0_ACCPERIOD_BM                    0x0006UL
#define RF24_MDM_DEMCODC0_ACCPERIOD_M            0x0006UL
// enums for bitfield DEMCODC0_ACCPERIOD (width: 2)UL
#define MDM_DEMCODC0_ACCPERIOD_SMPL8                 0x0UL
#define MDM_DEMCODC0_ACCPERIOD_SMPL32                0x1UL
#define MDM_DEMCODC0_ACCPERIOD_SMPL128               0x2UL
#define MDM_DEMCODC0_ACCPERIOD_SMPL512               0x3UL
// bitfield: DEMCODC0_ACCEN
#define MDM_DEMCODC0_ACCEN                           0UL
#define RF24_MDM_DEMCODC0_ACCEN_S                0UL
#define MDM_DEMCODC0_ACCEN_BM                        0x0001UL
#define RF24_MDM_DEMCODC0_ACCEN_M                0x0001UL
// enums for bitfield DEMCODC0_ACCEN (width: 1)UL
#define MDM_DEMCODC0_ACCEN_OFF                       0x0UL
#define MDM_DEMCODC0_ACCEN_ON                        0x1UL
// --------------------------------------------------------------
// DEMFIDC0
// 
#define MDM_DEMFIDC0_ADR (MDM_BASE + 0x00FCUL)
static volatile unsigned long* const SP_MDM_DEMFIDC0 = (unsigned long*) MDM_DEMFIDC0_ADR;
#define S_MDM_DEMFIDC0 (*SP_MDM_DEMFIDC0)
#define RF24_MDM_O_DEMFIDC0                      252
// bitfield: DEMFIDC0_COMPSEL
#define MDM_DEMFIDC0_COMPSEL                         4UL
#define RF24_MDM_DEMFIDC0_COMPSEL_S              4UL
#define MDM_DEMFIDC0_COMPSEL_BM                      0x0030UL
#define RF24_MDM_DEMFIDC0_COMPSEL_M              0x0030UL
// enums for bitfield DEMFIDC0_COMPSEL (width: 2)UL
#define MDM_DEMFIDC0_COMPSEL_MANUAL                  0x0UL
#define MDM_DEMFIDC0_COMPSEL_ACC                     0x2UL
// bitfield: DEMFIDC0_ACCPERIOD
#define MDM_DEMFIDC0_ACCPERIOD                       2UL
#define RF24_MDM_DEMFIDC0_ACCPERIOD_S            2UL
#define MDM_DEMFIDC0_ACCPERIOD_BM                    0x000CUL
#define RF24_MDM_DEMFIDC0_ACCPERIOD_M            0x000CUL
// enums for bitfield DEMFIDC0_ACCPERIOD (width: 2)UL
#define MDM_DEMFIDC0_ACCPERIOD_SMPL8                 0x0UL
#define MDM_DEMFIDC0_ACCPERIOD_SMPL32                0x1UL
#define MDM_DEMFIDC0_ACCPERIOD_SMPL128               0x2UL
#define MDM_DEMFIDC0_ACCPERIOD_SMPL512               0x3UL
// bitfield: DEMFIDC0_ACCMODE
#define MDM_DEMFIDC0_ACCMODE                         1UL
#define RF24_MDM_DEMFIDC0_ACCMODE_S              1UL
#define MDM_DEMFIDC0_ACCMODE_BM                      0x0002UL
#define RF24_MDM_DEMFIDC0_ACCMODE_M              0x0002UL
// enums for bitfield DEMFIDC0_ACCMODE (width: 1)UL
#define MDM_DEMFIDC0_ACCMODE_SINGLE                  0x0UL
#define MDM_DEMFIDC0_ACCMODE_CONT                    0x1UL
// bitfield: DEMFIDC0_ACCEN
#define MDM_DEMFIDC0_ACCEN                           0UL
#define RF24_MDM_DEMFIDC0_ACCEN_S                0UL
#define MDM_DEMFIDC0_ACCEN_BM                        0x0001UL
#define RF24_MDM_DEMFIDC0_ACCEN_M                0x0001UL
// enums for bitfield DEMFIDC0_ACCEN (width: 1)UL
#define MDM_DEMFIDC0_ACCEN_OFF                       0x0UL
#define MDM_DEMFIDC0_ACCEN_ON                        0x1UL
// --------------------------------------------------------------
// DEMFEXB0
// 
#define MDM_DEMFEXB0_ADR (MDM_BASE + 0x0100UL)
static volatile unsigned long* const SP_MDM_DEMFEXB0 = (unsigned long*) MDM_DEMFEXB0_ADR;
#define S_MDM_DEMFEXB0 (*SP_MDM_DEMFEXB0)
#define RF24_MDM_O_DEMFEXB0                      256
// bitfield: DEMFEXB0_OUT2PASSTHROUGH
#define MDM_DEMFEXB0_OUT2PASSTHROUGH                 13UL
#define RF24_MDM_DEMFEXB0_OUT2PASSTHROUGH_S      13UL
#define MDM_DEMFEXB0_OUT2PASSTHROUGH_BM              0x2000UL
#define RF24_MDM_DEMFEXB0_OUT2PASSTHROUGH_M      0x2000UL
// enums for bitfield DEMFEXB0_OUT2PASSTHROUGH (width: 1)UL
#define MDM_DEMFEXB0_OUT2PASSTHROUGH_ZERO            0x0UL
#define MDM_DEMFEXB0_OUT2PASSTHROUGH_ONE             0x1UL
// bitfield: DEMFEXB0_OUT2SRCSEL
#define MDM_DEMFEXB0_OUT2SRCSEL                      11UL
#define RF24_MDM_DEMFEXB0_OUT2SRCSEL_S           11UL
#define MDM_DEMFEXB0_OUT2SRCSEL_BM                   0x1800UL
#define RF24_MDM_DEMFEXB0_OUT2SRCSEL_M           0x1800UL
// enums for bitfield DEMFEXB0_OUT2SRCSEL (width: 2)UL
#define MDM_DEMFEXB0_OUT2SRCSEL_CODC                 0x0UL
#define MDM_DEMFEXB0_OUT2SRCSEL_CMIX                 0x1UL
#define MDM_DEMFEXB0_OUT2SRCSEL_BDE1                 0x2UL
// bitfield: DEMFEXB0_OUT1PASSTHROUGH
#define MDM_DEMFEXB0_OUT1PASSTHROUGH                 10UL
#define RF24_MDM_DEMFEXB0_OUT1PASSTHROUGH_S      10UL
#define MDM_DEMFEXB0_OUT1PASSTHROUGH_BM              0x0400UL
#define RF24_MDM_DEMFEXB0_OUT1PASSTHROUGH_M      0x0400UL
// enums for bitfield DEMFEXB0_OUT1PASSTHROUGH (width: 1)UL
#define MDM_DEMFEXB0_OUT1PASSTHROUGH_ZERO            0x0UL
#define MDM_DEMFEXB0_OUT1PASSTHROUGH_ONE             0x1UL
// bitfield: DEMFEXB0_OUT1SRCSEL
#define MDM_DEMFEXB0_OUT1SRCSEL                      8UL
#define RF24_MDM_DEMFEXB0_OUT1SRCSEL_S           8UL
#define MDM_DEMFEXB0_OUT1SRCSEL_BM                   0x0300UL
#define RF24_MDM_DEMFEXB0_OUT1SRCSEL_M           0x0300UL
// enums for bitfield DEMFEXB0_OUT1SRCSEL (width: 2)UL
#define MDM_DEMFEXB0_OUT1SRCSEL_CMIX                 0x1UL
#define MDM_DEMFEXB0_OUT1SRCSEL_CODC                 0x0UL
#define MDM_DEMFEXB0_OUT1SRCSEL_BDE1                 0x2UL
// bitfield: DEMFEXB0_B4SRCSEL
#define MDM_DEMFEXB0_B4SRCSEL                        6UL
#define RF24_MDM_DEMFEXB0_B4SRCSEL_S             6UL
#define MDM_DEMFEXB0_B4SRCSEL_BM                     0x00C0UL
#define RF24_MDM_DEMFEXB0_B4SRCSEL_M             0x00C0UL
// enums for bitfield DEMFEXB0_B4SRCSEL (width: 2)UL
#define MDM_DEMFEXB0_B4SRCSEL_ONES                   0x3UL
#define MDM_DEMFEXB0_B4SRCSEL_ZEROS                  0x0UL
// bitfield: DEMFEXB0_B3SRCSEL
#define MDM_DEMFEXB0_B3SRCSEL                        4UL
#define RF24_MDM_DEMFEXB0_B3SRCSEL_S             4UL
#define MDM_DEMFEXB0_B3SRCSEL_BM                     0x0030UL
#define RF24_MDM_DEMFEXB0_B3SRCSEL_M             0x0030UL
// enums for bitfield DEMFEXB0_B3SRCSEL (width: 2)UL
#define MDM_DEMFEXB0_B3SRCSEL_INPUT                  0x0UL
#define MDM_DEMFEXB0_B3SRCSEL_CMIX                   0x2UL
#define MDM_DEMFEXB0_B3SRCSEL_CODC                   0x1UL
// bitfield: DEMFEXB0_B2SRCSEL
#define MDM_DEMFEXB0_B2SRCSEL                        2UL
#define RF24_MDM_DEMFEXB0_B2SRCSEL_S             2UL
#define MDM_DEMFEXB0_B2SRCSEL_BM                     0x000CUL
#define RF24_MDM_DEMFEXB0_B2SRCSEL_M             0x000CUL
// enums for bitfield DEMFEXB0_B2SRCSEL (width: 2)UL
#define MDM_DEMFEXB0_B2SRCSEL_INPUT                  0x0UL
#define MDM_DEMFEXB0_B2SRCSEL_CODC                   0x1UL
#define MDM_DEMFEXB0_B2SRCSEL_BDE1                   0x2UL
// bitfield: DEMFEXB0_B1SRCSEL
#define MDM_DEMFEXB0_B1SRCSEL                        0UL
#define RF24_MDM_DEMFEXB0_B1SRCSEL_S             0UL
#define MDM_DEMFEXB0_B1SRCSEL_BM                     0x0003UL
#define RF24_MDM_DEMFEXB0_B1SRCSEL_M             0x0003UL
// enums for bitfield DEMFEXB0_B1SRCSEL (width: 2)UL
#define MDM_DEMFEXB0_B1SRCSEL_INPUT                  0x0UL
#define MDM_DEMFEXB0_B1SRCSEL_CMIX                   0x1UL
#define MDM_DEMFEXB0_B1SRCSEL_BDE1                   0x2UL
// --------------------------------------------------------------
// DEMDSXB0
// 
#define MDM_DEMDSXB0_ADR (MDM_BASE + 0x0104UL)
static volatile unsigned long* const SP_MDM_DEMDSXB0 = (unsigned long*) MDM_DEMDSXB0_ADR;
#define S_MDM_DEMDSXB0 (*SP_MDM_DEMDSXB0)
#define RF24_MDM_O_DEMDSXB0                      260
// bitfield: DEMDSXB0_OUT2PASSTHROUGH
#define MDM_DEMDSXB0_OUT2PASSTHROUGH                 5UL
#define RF24_MDM_DEMDSXB0_OUT2PASSTHROUGH_S      5UL
#define MDM_DEMDSXB0_OUT2PASSTHROUGH_BM              0x0020UL
#define RF24_MDM_DEMDSXB0_OUT2PASSTHROUGH_M      0x0020UL
// enums for bitfield DEMDSXB0_OUT2PASSTHROUGH (width: 1)UL
#define MDM_DEMDSXB0_OUT2PASSTHROUGH_ZERO            0x0UL
#define MDM_DEMDSXB0_OUT2PASSTHROUGH_ONE             0x1UL
// bitfield: DEMDSXB0_OUT1PASSTHROUGH
#define MDM_DEMDSXB0_OUT1PASSTHROUGH                 4UL
#define RF24_MDM_DEMDSXB0_OUT1PASSTHROUGH_S      4UL
#define MDM_DEMDSXB0_OUT1PASSTHROUGH_BM              0x0010UL
#define RF24_MDM_DEMDSXB0_OUT1PASSTHROUGH_M      0x0010UL
// enums for bitfield DEMDSXB0_OUT1PASSTHROUGH (width: 1)UL
#define MDM_DEMDSXB0_OUT1PASSTHROUGH_ZERO            0x0UL
#define MDM_DEMDSXB0_OUT1PASSTHROUGH_ONE             0x1UL
// bitfield: DEMDSXB0_OUTSRCSEL2
#define MDM_DEMDSXB0_OUTSRCSEL2                      3UL
#define RF24_MDM_DEMDSXB0_OUTSRCSEL2_S           3UL
#define MDM_DEMDSXB0_OUTSRCSEL2_BM                   0x0008UL
#define RF24_MDM_DEMDSXB0_OUTSRCSEL2_M           0x0008UL
// enums for bitfield DEMDSXB0_OUTSRCSEL2 (width: 1)UL
#define MDM_DEMDSXB0_OUTSRCSEL2_FIFE                 0x0UL
#define MDM_DEMDSXB0_OUTSRCSEL2_MAFI                 0x1UL
// bitfield: DEMDSXB0_OUTSRCSEL1
#define MDM_DEMDSXB0_OUTSRCSEL1                      2UL
#define RF24_MDM_DEMDSXB0_OUTSRCSEL1_S           2UL
#define MDM_DEMDSXB0_OUTSRCSEL1_BM                   0x0004UL
#define RF24_MDM_DEMDSXB0_OUTSRCSEL1_M           0x0004UL
// enums for bitfield DEMDSXB0_OUTSRCSEL1 (width: 1)UL
#define MDM_DEMDSXB0_OUTSRCSEL1_FIFE                 0x0UL
#define MDM_DEMDSXB0_OUTSRCSEL1_MAFI                 0x1UL
// bitfield: DEMDSXB0_B2SRCSEL
#define MDM_DEMDSXB0_B2SRCSEL                        1UL
#define RF24_MDM_DEMDSXB0_B2SRCSEL_S             1UL
#define MDM_DEMDSXB0_B2SRCSEL_BM                     0x0002UL
#define RF24_MDM_DEMDSXB0_B2SRCSEL_M             0x0002UL
// enums for bitfield DEMDSXB0_B2SRCSEL (width: 1)UL
#define MDM_DEMDSXB0_B2SRCSEL_INPUT                  0x0UL
#define MDM_DEMDSXB0_B2SRCSEL_FIFE                   0x1UL
// bitfield: DEMDSXB0_B1SRCSEL
#define MDM_DEMDSXB0_B1SRCSEL                        0UL
#define RF24_MDM_DEMDSXB0_B1SRCSEL_S             0UL
#define MDM_DEMDSXB0_B1SRCSEL_BM                     0x0001UL
#define RF24_MDM_DEMDSXB0_B1SRCSEL_M             0x0001UL
// enums for bitfield DEMDSXB0_B1SRCSEL (width: 1)UL
#define MDM_DEMDSXB0_B1SRCSEL_INPUT                  0x0UL
#define MDM_DEMDSXB0_B1SRCSEL_MAFI                   0x1UL
// --------------------------------------------------------------
// DEMFIFE0
// 
#define MDM_DEMFIFE0_ADR (MDM_BASE + 0x0108UL)
static volatile unsigned long* const SP_MDM_DEMFIFE0 = (unsigned long*) MDM_DEMFIFE0_ADR;
#define S_MDM_DEMFIFE0 (*SP_MDM_DEMFIFE0)
#define RF24_MDM_O_DEMFIFE0                      264
// bitfield: DEMFIFE0_FINEFOESEL
#define MDM_DEMFIFE0_FINEFOESEL                      11UL
#define RF24_MDM_DEMFIFE0_FINEFOESEL_S           11UL
#define MDM_DEMFIFE0_FINEFOESEL_BM                   0x0800UL
#define RF24_MDM_DEMFIFE0_FINEFOESEL_M           0x0800UL
// enums for bitfield DEMFIFE0_FINEFOESEL (width: 1)UL
#define MDM_DEMFIFE0_FINEFOESEL_IIR                  0x0UL
#define MDM_DEMFIFE0_FINEFOESEL_ACC                  0x1UL
// bitfield: DEMFIFE0_FOCFFSEL
#define MDM_DEMFIFE0_FOCFFSEL                        9UL
#define RF24_MDM_DEMFIFE0_FOCFFSEL_S             9UL
#define MDM_DEMFIFE0_FOCFFSEL_BM                     0x0600UL
#define RF24_MDM_DEMFIFE0_FOCFFSEL_M             0x0600UL
// enums for bitfield DEMFIFE0_FOCFFSEL (width: 2)UL
#define MDM_DEMFIFE0_FOCFFSEL_IIR                    0x0UL
#define MDM_DEMFIFE0_FOCFFSEL_ACC                    0x1UL
#define MDM_DEMFIFE0_FOCFFSEL_MANUAL                 0x2UL
// bitfield: DEMFIFE0_ACCCNTMODE
#define MDM_DEMFIFE0_ACCCNTMODE                      8UL
#define RF24_MDM_DEMFIFE0_ACCCNTMODE_S           8UL
#define MDM_DEMFIFE0_ACCCNTMODE_BM                   0x0100UL
#define RF24_MDM_DEMFIFE0_ACCCNTMODE_M           0x0100UL
// enums for bitfield DEMFIFE0_ACCCNTMODE (width: 1)UL
#define MDM_DEMFIFE0_ACCCNTMODE_SINGLE               0x0UL
#define MDM_DEMFIFE0_ACCCNTMODE_CONT                 0x1UL
// bitfield: DEMFIFE0_ACCPERIOD
#define MDM_DEMFIFE0_ACCPERIOD                       6UL
#define RF24_MDM_DEMFIFE0_ACCPERIOD_S            6UL
#define MDM_DEMFIFE0_ACCPERIOD_BM                    0x00C0UL
#define RF24_MDM_DEMFIFE0_ACCPERIOD_M            0x00C0UL
// enums for bitfield DEMFIFE0_ACCPERIOD (width: 2)UL
#define MDM_DEMFIFE0_ACCPERIOD_PER64                 0x0UL
#define MDM_DEMFIFE0_ACCPERIOD_PER128                0x1UL
#define MDM_DEMFIFE0_ACCPERIOD_PER256                0x2UL
#define MDM_DEMFIFE0_ACCPERIOD_PER512                0x3UL
// bitfield: DEMFIFE0_ACCEN
#define MDM_DEMFIFE0_ACCEN                           5UL
#define RF24_MDM_DEMFIFE0_ACCEN_S                5UL
#define MDM_DEMFIFE0_ACCEN_BM                        0x0020UL
#define RF24_MDM_DEMFIFE0_ACCEN_M                0x0020UL
// enums for bitfield DEMFIFE0_ACCEN (width: 1)UL
#define MDM_DEMFIFE0_ACCEN_OFF                       0x0UL
#define MDM_DEMFIFE0_ACCEN_ON                        0x1UL
// bitfield: DEMFIFE0_IIRUSEINITIAL
#define MDM_DEMFIFE0_IIRUSEINITIAL                   4UL
#define RF24_MDM_DEMFIFE0_IIRUSEINITIAL_S        4UL
#define MDM_DEMFIFE0_IIRUSEINITIAL_BM                0x0010UL
#define RF24_MDM_DEMFIFE0_IIRUSEINITIAL_M        0x0010UL
// enums for bitfield DEMFIFE0_IIRUSEINITIAL (width: 1)UL
#define MDM_DEMFIFE0_IIRUSEINITIAL_DIS               0x0UL
#define MDM_DEMFIFE0_IIRUSEINITIAL_EN                0x1UL
// bitfield: DEMFIFE0_IIRGAIN
#define MDM_DEMFIFE0_IIRGAIN                         1UL
#define RF24_MDM_DEMFIFE0_IIRGAIN_S              1UL
#define MDM_DEMFIFE0_IIRGAIN_BM                      0x000EUL
#define RF24_MDM_DEMFIFE0_IIRGAIN_M              0x000EUL
// enums for bitfield DEMFIFE0_IIRGAIN (width: 3)UL
#define MDM_DEMFIFE0_IIRGAIN_OFF                     0x0UL
#define MDM_DEMFIFE0_IIRGAIN_DIV16                   0x1UL
#define MDM_DEMFIFE0_IIRGAIN_DIV32                   0x2UL
#define MDM_DEMFIFE0_IIRGAIN_DIV64                   0x3UL
#define MDM_DEMFIFE0_IIRGAIN_DIV128                  0x4UL
#define MDM_DEMFIFE0_IIRGAIN_DIV256                  0x5UL
#define MDM_DEMFIFE0_IIRGAIN_DIV512                  0x6UL
#define MDM_DEMFIFE0_IIRGAIN_DIV1024                 0x7UL
// bitfield: DEMFIFE0_IIREN
#define MDM_DEMFIFE0_IIREN                           0UL
#define RF24_MDM_DEMFIFE0_IIREN_S                0UL
#define MDM_DEMFIFE0_IIREN_BM                        0x0001UL
#define RF24_MDM_DEMFIFE0_IIREN_M                0x0001UL
// enums for bitfield DEMFIFE0_IIREN (width: 1)UL
#define MDM_DEMFIFE0_IIREN_OFF                       0x0UL
#define MDM_DEMFIFE0_IIREN_ON                        0x1UL
// --------------------------------------------------------------
// DEMMAFI0
// 
#define MDM_DEMMAFI0_ADR (MDM_BASE + 0x010CUL)
static volatile unsigned long* const SP_MDM_DEMMAFI0 = (unsigned long*) MDM_DEMMAFI0_ADR;
#define S_MDM_DEMMAFI0 (*SP_MDM_DEMMAFI0)
#define RF24_MDM_O_DEMMAFI0                      268
// bitfield: DEMMAFI0_C1C7
#define MDM_DEMMAFI0_C1C7                            8UL
#define RF24_MDM_DEMMAFI0_C1C7_S                 8UL
#define MDM_DEMMAFI0_C1C7_BM                         0xFF00UL
#define RF24_MDM_DEMMAFI0_C1C7_M                 0xFF00UL
// enums for bitfield DEMMAFI0_C1C7 (width: 8)UL
#define MDM_DEMMAFI0_C1C7_ALLZEROS                   0x00UL
#define MDM_DEMMAFI0_C1C7_ALLONES                    0xFFUL
// bitfield: DEMMAFI0_C0C8
#define MDM_DEMMAFI0_C0C8                            0UL
#define RF24_MDM_DEMMAFI0_C0C8_S                 0UL
#define MDM_DEMMAFI0_C0C8_BM                         0x00FFUL
#define RF24_MDM_DEMMAFI0_C0C8_M                 0x00FFUL
// enums for bitfield DEMMAFI0_C0C8 (width: 8)UL
#define MDM_DEMMAFI0_C0C8_ALLZEROS                   0x00UL
#define MDM_DEMMAFI0_C0C8_ALLONES                    0xFFUL
// --------------------------------------------------------------
// DEMMAFI1
// 
#define MDM_DEMMAFI1_ADR (MDM_BASE + 0x0110UL)
static volatile unsigned long* const SP_MDM_DEMMAFI1 = (unsigned long*) MDM_DEMMAFI1_ADR;
#define S_MDM_DEMMAFI1 (*SP_MDM_DEMMAFI1)
#define RF24_MDM_O_DEMMAFI1                      272
// bitfield: DEMMAFI1_C3C5
#define MDM_DEMMAFI1_C3C5                            8UL
#define RF24_MDM_DEMMAFI1_C3C5_S                 8UL
#define MDM_DEMMAFI1_C3C5_BM                         0xFF00UL
#define RF24_MDM_DEMMAFI1_C3C5_M                 0xFF00UL
// enums for bitfield DEMMAFI1_C3C5 (width: 8)UL
#define MDM_DEMMAFI1_C3C5_ALLZEROS                   0x00UL
#define MDM_DEMMAFI1_C3C5_ALLONES                    0xFFUL
// bitfield: DEMMAFI1_C2C6
#define MDM_DEMMAFI1_C2C6                            0UL
#define RF24_MDM_DEMMAFI1_C2C6_S                 0UL
#define MDM_DEMMAFI1_C2C6_BM                         0x00FFUL
#define RF24_MDM_DEMMAFI1_C2C6_M                 0x00FFUL
// enums for bitfield DEMMAFI1_C2C6 (width: 8)UL
#define MDM_DEMMAFI1_C2C6_ALLZEROS                   0x00UL
#define MDM_DEMMAFI1_C2C6_ALLONES                    0xFFUL
// --------------------------------------------------------------
// DEMMAFI2
// 
#define MDM_DEMMAFI2_ADR (MDM_BASE + 0x0114UL)
static volatile unsigned long* const SP_MDM_DEMMAFI2 = (unsigned long*) MDM_DEMMAFI2_ADR;
#define S_MDM_DEMMAFI2 (*SP_MDM_DEMMAFI2)
#define RF24_MDM_O_DEMMAFI2                      276
// bitfield: DEMMAFI2_C4
#define MDM_DEMMAFI2_C4                              0UL
#define RF24_MDM_DEMMAFI2_C4_S                   0UL
#define MDM_DEMMAFI2_C4_BM                           0x01FFUL
#define RF24_MDM_DEMMAFI2_C4_M                   0x01FFUL
// enums for bitfield DEMMAFI2_C4 (width: 9)UL
#define MDM_DEMMAFI2_C4_ALLZEROS                     0x000UL
#define MDM_DEMMAFI2_C4_ALLONES                      0x1FFUL
// --------------------------------------------------------------
// DEMC1BE0
// 
#define MDM_DEMC1BE0_ADR (MDM_BASE + 0x0118UL)
static volatile unsigned long* const SP_MDM_DEMC1BE0 = (unsigned long*) MDM_DEMC1BE0_ADR;
#define S_MDM_DEMC1BE0 (*SP_MDM_DEMC1BE0)
#define RF24_MDM_O_DEMC1BE0                      280
// bitfield: DEMC1BE0_MASKB
#define MDM_DEMC1BE0_MASKB                           11UL
#define RF24_MDM_DEMC1BE0_MASKB_S                11UL
#define MDM_DEMC1BE0_MASKB_BM                        0xF800UL
#define RF24_MDM_DEMC1BE0_MASKB_M                0xF800UL
// enums for bitfield DEMC1BE0_MASKB (width: 5)UL
#define MDM_DEMC1BE0_MASKB_ALLZEROS                  0x00UL
#define MDM_DEMC1BE0_MASKB_ALLONES                   0x1FUL
// bitfield: DEMC1BE0_MASKA
#define MDM_DEMC1BE0_MASKA                           6UL
#define RF24_MDM_DEMC1BE0_MASKA_S                6UL
#define MDM_DEMC1BE0_MASKA_BM                        0x07C0UL
#define RF24_MDM_DEMC1BE0_MASKA_M                0x07C0UL
// enums for bitfield DEMC1BE0_MASKA (width: 5)UL
#define MDM_DEMC1BE0_MASKA_ALLZEROS                  0x00UL
#define MDM_DEMC1BE0_MASKA_ALLONES                   0x1FUL
// bitfield: DEMC1BE0_CASCCONF
#define MDM_DEMC1BE0_CASCCONF                        4UL
#define RF24_MDM_DEMC1BE0_CASCCONF_S             4UL
#define MDM_DEMC1BE0_CASCCONF_BM                     0x0030UL
#define RF24_MDM_DEMC1BE0_CASCCONF_M             0x0030UL
// enums for bitfield DEMC1BE0_CASCCONF (width: 2)UL
#define MDM_DEMC1BE0_CASCCONF_SINGLE                 0x0UL
#define MDM_DEMC1BE0_CASCCONF_SERIAL                 0x1UL
#define MDM_DEMC1BE0_CASCCONF_PARALLEL               0x2UL
// bitfield: DEMC1BE0_COPYCONF
#define MDM_DEMC1BE0_COPYCONF                        0UL
#define RF24_MDM_DEMC1BE0_COPYCONF_S             0UL
#define MDM_DEMC1BE0_COPYCONF_BM                     0x000FUL
#define RF24_MDM_DEMC1BE0_COPYCONF_M             0x000FUL
// enums for bitfield DEMC1BE0_COPYCONF (width: 4)UL
#define MDM_DEMC1BE0_COPYCONF_ALLZEROS               0x0UL
#define MDM_DEMC1BE0_COPYCONF_ALLONES                0xFUL
// --------------------------------------------------------------
// DEMC1BE1
// 
#define MDM_DEMC1BE1_ADR (MDM_BASE + 0x011CUL)
static volatile unsigned long* const SP_MDM_DEMC1BE1 = (unsigned long*) MDM_DEMC1BE1_ADR;
#define S_MDM_DEMC1BE1 (*SP_MDM_DEMC1BE1)
#define RF24_MDM_O_DEMC1BE1                      284
// bitfield: DEMC1BE1_THRESHOLDB
#define MDM_DEMC1BE1_THRESHOLDB                      8UL
#define RF24_MDM_DEMC1BE1_THRESHOLDB_S           8UL
#define MDM_DEMC1BE1_THRESHOLDB_BM                   0xFF00UL
#define RF24_MDM_DEMC1BE1_THRESHOLDB_M           0xFF00UL
// enums for bitfield DEMC1BE1_THRESHOLDB (width: 8)UL
#define MDM_DEMC1BE1_THRESHOLDB_ALLZEROS             0x00UL
#define MDM_DEMC1BE1_THRESHOLDB_ALLONES              0xFFUL
// bitfield: DEMC1BE1_THRESHOLDA
#define MDM_DEMC1BE1_THRESHOLDA                      0UL
#define RF24_MDM_DEMC1BE1_THRESHOLDA_S           0UL
#define MDM_DEMC1BE1_THRESHOLDA_BM                   0x00FFUL
#define RF24_MDM_DEMC1BE1_THRESHOLDA_M           0x00FFUL
// enums for bitfield DEMC1BE1_THRESHOLDA (width: 8)UL
#define MDM_DEMC1BE1_THRESHOLDA_ALLZEROS             0x00UL
#define MDM_DEMC1BE1_THRESHOLDA_ALLONES              0xFFUL
// --------------------------------------------------------------
// DEMC1BE2
// 
#define MDM_DEMC1BE2_ADR (MDM_BASE + 0x0120UL)
static volatile unsigned long* const SP_MDM_DEMC1BE2 = (unsigned long*) MDM_DEMC1BE2_ADR;
#define S_MDM_DEMC1BE2 (*SP_MDM_DEMC1BE2)
#define RF24_MDM_O_DEMC1BE2                      288
// bitfield: DEMC1BE2_PARLOADCONF
#define MDM_DEMC1BE2_PARLOADCONF                     10UL
#define RF24_MDM_DEMC1BE2_PARLOADCONF_S          10UL
#define MDM_DEMC1BE2_PARLOADCONF_BM                  0x0400UL
#define RF24_MDM_DEMC1BE2_PARLOADCONF_M          0x0400UL
// enums for bitfield DEMC1BE2_PARLOADCONF (width: 1)UL
#define MDM_DEMC1BE2_PARLOADCONF_ATOB                0x0UL
#define MDM_DEMC1BE2_PARLOADCONF_ATOD                0x1UL
// bitfield: DEMC1BE2_PEAKCONF
#define MDM_DEMC1BE2_PEAKCONF                        8UL
#define RF24_MDM_DEMC1BE2_PEAKCONF_S             8UL
#define MDM_DEMC1BE2_PEAKCONF_BM                     0x0300UL
#define RF24_MDM_DEMC1BE2_PEAKCONF_M             0x0300UL
// enums for bitfield DEMC1BE2_PEAKCONF (width: 2)UL
#define MDM_DEMC1BE2_PEAKCONF_THRESH                 0x0UL
#define MDM_DEMC1BE2_PEAKCONF_BEST                   0x1UL
#define MDM_DEMC1BE2_PEAKCONF_BESTAB                 0x2UL
// bitfield: DEMC1BE2_THRESHOLDC
#define MDM_DEMC1BE2_THRESHOLDC                      0UL
#define RF24_MDM_DEMC1BE2_THRESHOLDC_S           0UL
#define MDM_DEMC1BE2_THRESHOLDC_BM                   0x00FFUL
#define RF24_MDM_DEMC1BE2_THRESHOLDC_M           0x00FFUL
// enums for bitfield DEMC1BE2_THRESHOLDC (width: 8)UL
#define MDM_DEMC1BE2_THRESHOLDC_ALLZEROS             0x00UL
#define MDM_DEMC1BE2_THRESHOLDC_ALLONES              0xFFUL
// --------------------------------------------------------------
// SPARE0
// 
#define MDM_SPARE0_ADR (MDM_BASE + 0x0124UL)
static volatile unsigned long* const SP_MDM_SPARE0 = (unsigned long*) MDM_SPARE0_ADR;
#define S_MDM_SPARE0 (*SP_MDM_SPARE0)
#define RF24_MDM_O_SPARE0                        292
// bitfield: SPARE0_VAL
#define MDM_SPARE0_VAL                               0UL
#define RF24_MDM_SPARE0_VAL_S                    0UL
#define MDM_SPARE0_VAL_BM                            0xFFFFUL
#define RF24_MDM_SPARE0_VAL_M                    0xFFFFUL
// enums for bitfield SPARE0_VAL (width: 16)UL
#define MDM_SPARE0_VAL_ALLZEROS                      0x0000UL
#define MDM_SPARE0_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// SPARE1
// 
#define MDM_SPARE1_ADR (MDM_BASE + 0x0128UL)
static volatile unsigned long* const SP_MDM_SPARE1 = (unsigned long*) MDM_SPARE1_ADR;
#define S_MDM_SPARE1 (*SP_MDM_SPARE1)
#define RF24_MDM_O_SPARE1                        296
// bitfield: SPARE1_VAL
#define MDM_SPARE1_VAL                               0UL
#define RF24_MDM_SPARE1_VAL_S                    0UL
#define MDM_SPARE1_VAL_BM                            0xFFFFUL
#define RF24_MDM_SPARE1_VAL_M                    0xFFFFUL
// enums for bitfield SPARE1_VAL (width: 16)UL
#define MDM_SPARE1_VAL_ALLZEROS                      0x0000UL
#define MDM_SPARE1_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// SPARE2
// 
#define MDM_SPARE2_ADR (MDM_BASE + 0x012CUL)
static volatile unsigned long* const SP_MDM_SPARE2 = (unsigned long*) MDM_SPARE2_ADR;
#define S_MDM_SPARE2 (*SP_MDM_SPARE2)
#define RF24_MDM_O_SPARE2                        300
// bitfield: SPARE2_VAL
#define MDM_SPARE2_VAL                               0UL
#define RF24_MDM_SPARE2_VAL_S                    0UL
#define MDM_SPARE2_VAL_BM                            0xFFFFUL
#define RF24_MDM_SPARE2_VAL_M                    0xFFFFUL
// enums for bitfield SPARE2_VAL (width: 16)UL
#define MDM_SPARE2_VAL_ALLZEROS                      0x0000UL
#define MDM_SPARE2_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// SPARE3
// 
#define MDM_SPARE3_ADR (MDM_BASE + 0x0130UL)
static volatile unsigned long* const SP_MDM_SPARE3 = (unsigned long*) MDM_SPARE3_ADR;
#define S_MDM_SPARE3 (*SP_MDM_SPARE3)
#define RF24_MDM_O_SPARE3                        304
// bitfield: SPARE3_VAL
#define MDM_SPARE3_VAL                               0UL
#define RF24_MDM_SPARE3_VAL_S                    0UL
#define MDM_SPARE3_VAL_BM                            0xFFFFUL
#define RF24_MDM_SPARE3_VAL_M                    0xFFFFUL
// enums for bitfield SPARE3_VAL (width: 16)UL
#define MDM_SPARE3_VAL_ALLZEROS                      0x0000UL
#define MDM_SPARE3_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// DEMSWQU0
// 
#define MDM_DEMSWQU0_ADR (MDM_BASE + 0x0134UL)
static volatile unsigned long* const SP_MDM_DEMSWQU0 = (unsigned long*) MDM_DEMSWQU0_ADR;
#define S_MDM_DEMSWQU0 (*SP_MDM_DEMSWQU0)
#define RF24_MDM_O_DEMSWQU0                      308
// bitfield: DEMSWQU0_SYNCMODE
#define MDM_DEMSWQU0_SYNCMODE                        7UL
#define RF24_MDM_DEMSWQU0_SYNCMODE_S             7UL
#define MDM_DEMSWQU0_SYNCMODE_BM                     0x0080UL
#define RF24_MDM_DEMSWQU0_SYNCMODE_M             0x0080UL
// enums for bitfield DEMSWQU0_SYNCMODE (width: 1)UL
#define MDM_DEMSWQU0_SYNCMODE_ZERO                   0x0UL
#define MDM_DEMSWQU0_SYNCMODE_ONE                    0x1UL
// bitfield: DEMSWQU0_AUTOMAFC
#define MDM_DEMSWQU0_AUTOMAFC                        6UL
#define RF24_MDM_DEMSWQU0_AUTOMAFC_S             6UL
#define MDM_DEMSWQU0_AUTOMAFC_BM                     0x0040UL
#define RF24_MDM_DEMSWQU0_AUTOMAFC_M             0x0040UL
// enums for bitfield DEMSWQU0_AUTOMAFC (width: 1)UL
#define MDM_DEMSWQU0_AUTOMAFC_OFF                    0x0UL
#define MDM_DEMSWQU0_AUTOMAFC_ON                     0x1UL
// bitfield: DEMSWQU0_RUN
#define MDM_DEMSWQU0_RUN                             5UL
#define RF24_MDM_DEMSWQU0_RUN_S                  5UL
#define MDM_DEMSWQU0_RUN_BM                          0x0020UL
#define RF24_MDM_DEMSWQU0_RUN_M                  0x0020UL
// enums for bitfield DEMSWQU0_RUN (width: 1)UL
#define MDM_DEMSWQU0_RUN_OFF                         0x0UL
#define MDM_DEMSWQU0_RUN_ON                          0x1UL
// bitfield: DEMSWQU0_REFLEN
#define MDM_DEMSWQU0_REFLEN                          0UL
#define RF24_MDM_DEMSWQU0_REFLEN_S               0UL
#define MDM_DEMSWQU0_REFLEN_BM                       0x001FUL
#define RF24_MDM_DEMSWQU0_REFLEN_M               0x001FUL
// enums for bitfield DEMSWQU0_REFLEN (width: 5)UL
#define MDM_DEMSWQU0_REFLEN_ALLZEROS                 0x00UL
#define MDM_DEMSWQU0_REFLEN_ALLONES                  0x1FUL
// --------------------------------------------------------------
// DEMC1BEREF0
// 
#define MDM_DEMC1BEREF0_ADR (MDM_BASE + 0x0138UL)
static volatile unsigned long* const SP_MDM_DEMC1BEREF0 = (unsigned long*) MDM_DEMC1BEREF0_ADR;
#define S_MDM_DEMC1BEREF0 (*SP_MDM_DEMC1BEREF0)
#define RF24_MDM_O_DEMC1BEREF0                   312
// bitfield: DEMC1BEREF0_CAR15C0
#define MDM_DEMC1BEREF0_CAR15C0                      0UL
#define RF24_MDM_DEMC1BEREF0_CAR15C0_S           0UL
#define MDM_DEMC1BEREF0_CAR15C0_BM                   0xFFFFUL
#define RF24_MDM_DEMC1BEREF0_CAR15C0_M           0xFFFFUL
// enums for bitfield DEMC1BEREF0_CAR15C0 (width: 16)UL
#define MDM_DEMC1BEREF0_CAR15C0_ALLZEROS             0x0000UL
#define MDM_DEMC1BEREF0_CAR15C0_ALLONES              0xFFFFUL
// --------------------------------------------------------------
// DEMC1BEREF1
// 
#define MDM_DEMC1BEREF1_ADR (MDM_BASE + 0x013CUL)
static volatile unsigned long* const SP_MDM_DEMC1BEREF1 = (unsigned long*) MDM_DEMC1BEREF1_ADR;
#define S_MDM_DEMC1BEREF1 (*SP_MDM_DEMC1BEREF1)
#define RF24_MDM_O_DEMC1BEREF1                   316
// bitfield: DEMC1BEREF1_CAR31C16
#define MDM_DEMC1BEREF1_CAR31C16                     0UL
#define RF24_MDM_DEMC1BEREF1_CAR31C16_S          0UL
#define MDM_DEMC1BEREF1_CAR31C16_BM                  0xFFFFUL
#define RF24_MDM_DEMC1BEREF1_CAR31C16_M          0xFFFFUL
// enums for bitfield DEMC1BEREF1_CAR31C16 (width: 16)UL
#define MDM_DEMC1BEREF1_CAR31C16_ALLZEROS            0x0000UL
#define MDM_DEMC1BEREF1_CAR31C16_ALLONES             0xFFFFUL
// --------------------------------------------------------------
// DEMC1BEREF2
// 
#define MDM_DEMC1BEREF2_ADR (MDM_BASE + 0x0140UL)
static volatile unsigned long* const SP_MDM_DEMC1BEREF2 = (unsigned long*) MDM_DEMC1BEREF2_ADR;
#define S_MDM_DEMC1BEREF2 (*SP_MDM_DEMC1BEREF2)
#define RF24_MDM_O_DEMC1BEREF2                   320
// bitfield: DEMC1BEREF2_CBR15C0
#define MDM_DEMC1BEREF2_CBR15C0                      0UL
#define RF24_MDM_DEMC1BEREF2_CBR15C0_S           0UL
#define MDM_DEMC1BEREF2_CBR15C0_BM                   0xFFFFUL
#define RF24_MDM_DEMC1BEREF2_CBR15C0_M           0xFFFFUL
// enums for bitfield DEMC1BEREF2_CBR15C0 (width: 16)UL
#define MDM_DEMC1BEREF2_CBR15C0_ALLZEROS             0x0000UL
#define MDM_DEMC1BEREF2_CBR15C0_ALLONES              0xFFFFUL
// --------------------------------------------------------------
// DEMC1BEREF3
// 
#define MDM_DEMC1BEREF3_ADR (MDM_BASE + 0x0144UL)
static volatile unsigned long* const SP_MDM_DEMC1BEREF3 = (unsigned long*) MDM_DEMC1BEREF3_ADR;
#define S_MDM_DEMC1BEREF3 (*SP_MDM_DEMC1BEREF3)
#define RF24_MDM_O_DEMC1BEREF3                   324
// bitfield: DEMC1BEREF3_CBR31C16
#define MDM_DEMC1BEREF3_CBR31C16                     0UL
#define RF24_MDM_DEMC1BEREF3_CBR31C16_S          0UL
#define MDM_DEMC1BEREF3_CBR31C16_BM                  0xFFFFUL
#define RF24_MDM_DEMC1BEREF3_CBR31C16_M          0xFFFFUL
// enums for bitfield DEMC1BEREF3_CBR31C16 (width: 16)UL
#define MDM_DEMC1BEREF3_CBR31C16_ALLZEROS            0x0000UL
#define MDM_DEMC1BEREF3_CBR31C16_ALLONES             0xFFFFUL
// --------------------------------------------------------------
// MODCTRL
// 
#define MDM_MODCTRL_ADR (MDM_BASE + 0x0148UL)
static volatile unsigned long* const SP_MDM_MODCTRL = (unsigned long*) MDM_MODCTRL_ADR;
#define S_MDM_MODCTRL (*SP_MDM_MODCTRL)
#define RF24_MDM_O_MODCTRL                       328
// bitfield: MODCTRL_DSBUSEL
#define MDM_MODCTRL_DSBUSEL                          11UL
#define RF24_MDM_MODCTRL_DSBUSEL_S               11UL
#define MDM_MODCTRL_DSBUSEL_BM                       0x0800UL
#define RF24_MDM_MODCTRL_DSBUSEL_M               0x0800UL
// enums for bitfield MODCTRL_DSBUSEL (width: 1)UL
#define MDM_MODCTRL_DSBUSEL_ZERO                     0x0UL
#define MDM_MODCTRL_DSBUSEL_ONE                      0x1UL
// bitfield: MODCTRL_HDISMODE
#define MDM_MODCTRL_HDISMODE                         10UL
#define RF24_MDM_MODCTRL_HDISMODE_S              10UL
#define MDM_MODCTRL_HDISMODE_BM                      0x0400UL
#define RF24_MDM_MODCTRL_HDISMODE_M              0x0400UL
// enums for bitfield MODCTRL_HDISMODE (width: 1)UL
#define MDM_MODCTRL_HDISMODE_DIS                     0x0UL
#define MDM_MODCTRL_HDISMODE_EN                      0x1UL
// bitfield: MODCTRL_PARBITQUALEN
#define MDM_MODCTRL_PARBITQUALEN                     9UL
#define RF24_MDM_MODCTRL_PARBITQUALEN_S          9UL
#define MDM_MODCTRL_PARBITQUALEN_BM                  0x0200UL
#define RF24_MDM_MODCTRL_PARBITQUALEN_M          0x0200UL
// enums for bitfield MODCTRL_PARBITQUALEN (width: 1)UL
#define MDM_MODCTRL_PARBITQUALEN_OFF                 0x0UL
#define MDM_MODCTRL_PARBITQUALEN_ON                  0x1UL
// bitfield: MODCTRL_STIMMODE
#define MDM_MODCTRL_STIMMODE                         7UL
#define RF24_MDM_MODCTRL_STIMMODE_S              7UL
#define MDM_MODCTRL_STIMMODE_BM                      0x0180UL
#define RF24_MDM_MODCTRL_STIMMODE_M              0x0180UL
// enums for bitfield MODCTRL_STIMMODE (width: 2)UL
#define MDM_MODCTRL_STIMMODE_NORMAL                  0x0UL
#define MDM_MODCTRL_STIMMODE_LATE                    0x1UL
#define MDM_MODCTRL_STIMMODE_EARLY                   0x2UL
// bitfield: MODCTRL_C1BEMODE
#define MDM_MODCTRL_C1BEMODE                         6UL
#define RF24_MDM_MODCTRL_C1BEMODE_S              6UL
#define MDM_MODCTRL_C1BEMODE_BM                      0x0040UL
#define RF24_MDM_MODCTRL_C1BEMODE_M              0x0040UL
// enums for bitfield MODCTRL_C1BEMODE (width: 1)UL
#define MDM_MODCTRL_C1BEMODE_NORMAL                  0x0UL
#define MDM_MODCTRL_C1BEMODE_EARLYLATE               0x1UL
// bitfield: MODCTRL_SOFTPDIFFMODE
#define MDM_MODCTRL_SOFTPDIFFMODE                    5UL
#define RF24_MDM_MODCTRL_SOFTPDIFFMODE_S         5UL
#define MDM_MODCTRL_SOFTPDIFFMODE_BM                 0x0020UL
#define RF24_MDM_MODCTRL_SOFTPDIFFMODE_M         0x0020UL
// enums for bitfield MODCTRL_SOFTPDIFFMODE (width: 1)UL
#define MDM_MODCTRL_SOFTPDIFFMODE_DIS                0x0UL
#define MDM_MODCTRL_SOFTPDIFFMODE_EN                 0x1UL
// bitfield: MODCTRL_SOFTTXENABLE
#define MDM_MODCTRL_SOFTTXENABLE                     4UL
#define RF24_MDM_MODCTRL_SOFTTXENABLE_S          4UL
#define MDM_MODCTRL_SOFTTXENABLE_BM                  0x0010UL
#define RF24_MDM_MODCTRL_SOFTTXENABLE_M          0x0010UL
// enums for bitfield MODCTRL_SOFTTXENABLE (width: 1)UL
#define MDM_MODCTRL_SOFTTXENABLE_OFF                 0x0UL
#define MDM_MODCTRL_SOFTTXENABLE_ON                  0x1UL
// bitfield: MODCTRL_FECENABLE
#define MDM_MODCTRL_FECENABLE                        3UL
#define RF24_MDM_MODCTRL_FECENABLE_S             3UL
#define MDM_MODCTRL_FECENABLE_BM                     0x0008UL
#define RF24_MDM_MODCTRL_FECENABLE_M             0x0008UL
// enums for bitfield MODCTRL_FECENABLE (width: 1)UL
#define MDM_MODCTRL_FECENABLE_OFF                    0x0UL
#define MDM_MODCTRL_FECENABLE_ON                     0x1UL
// bitfield: MODCTRL_FEC5TERMINATE
#define MDM_MODCTRL_FEC5TERMINATE                    2UL
#define RF24_MDM_MODCTRL_FEC5TERMINATE_S         2UL
#define MDM_MODCTRL_FEC5TERMINATE_BM                 0x0004UL
#define RF24_MDM_MODCTRL_FEC5TERMINATE_M         0x0004UL
// enums for bitfield MODCTRL_FEC5TERMINATE (width: 1)UL
#define MDM_MODCTRL_FEC5TERMINATE_OFF                0x0UL
#define MDM_MODCTRL_FEC5TERMINATE_ON                 0x1UL
// bitfield: MODCTRL_TONEINSERT
#define MDM_MODCTRL_TONEINSERT                       1UL
#define RF24_MDM_MODCTRL_TONEINSERT_S            1UL
#define MDM_MODCTRL_TONEINSERT_BM                    0x0002UL
#define RF24_MDM_MODCTRL_TONEINSERT_M            0x0002UL
// enums for bitfield MODCTRL_TONEINSERT (width: 1)UL
#define MDM_MODCTRL_TONEINSERT_DIS                   0x0UL
#define MDM_MODCTRL_TONEINSERT_EN                    0x1UL
// bitfield: MODCTRL_PREAMBLEINSERT
#define MDM_MODCTRL_PREAMBLEINSERT                   0UL
#define RF24_MDM_MODCTRL_PREAMBLEINSERT_S        0UL
#define MDM_MODCTRL_PREAMBLEINSERT_BM                0x0001UL
#define RF24_MDM_MODCTRL_PREAMBLEINSERT_M        0x0001UL
// enums for bitfield MODCTRL_PREAMBLEINSERT (width: 1)UL
#define MDM_MODCTRL_PREAMBLEINSERT_DIS               0x0UL
#define MDM_MODCTRL_PREAMBLEINSERT_EN                0x1UL
// --------------------------------------------------------------
// MODPREAMBLE
// 
#define MDM_MODPREAMBLE_ADR (MDM_BASE + 0x014CUL)
static volatile unsigned long* const SP_MDM_MODPREAMBLE = (unsigned long*) MDM_MODPREAMBLE_ADR;
#define S_MDM_MODPREAMBLE (*SP_MDM_MODPREAMBLE)
#define RF24_MDM_O_MODPREAMBLE                   332
// bitfield: MODPREAMBLE_WORD
#define MDM_MODPREAMBLE_WORD                         0UL
#define RF24_MDM_MODPREAMBLE_WORD_S              0UL
#define MDM_MODPREAMBLE_WORD_BM                      0xFFFFUL
#define RF24_MDM_MODPREAMBLE_WORD_M              0xFFFFUL
// enums for bitfield MODPREAMBLE_WORD (width: 16)UL
#define MDM_MODPREAMBLE_WORD_ALLZEROS                0x0000UL
#define MDM_MODPREAMBLE_WORD_ALLONES                 0xFFFFUL
// --------------------------------------------------------------
// DEMFRAC0
// 
#define MDM_DEMFRAC0_ADR (MDM_BASE + 0x0150UL)
static volatile unsigned long* const SP_MDM_DEMFRAC0 = (unsigned long*) MDM_DEMFRAC0_ADR;
#define S_MDM_DEMFRAC0 (*SP_MDM_DEMFRAC0)
#define RF24_MDM_O_DEMFRAC0                      336
// bitfield: DEMFRAC0_P15C0
#define MDM_DEMFRAC0_P15C0                           0UL
#define RF24_MDM_DEMFRAC0_P15C0_S                0UL
#define MDM_DEMFRAC0_P15C0_BM                        0xFFFFUL
#define RF24_MDM_DEMFRAC0_P15C0_M                0xFFFFUL
// enums for bitfield DEMFRAC0_P15C0 (width: 16)UL
#define MDM_DEMFRAC0_P15C0_ALLZEROS                  0x0000UL
#define MDM_DEMFRAC0_P15C0_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// DEMFRAC1
// 
#define MDM_DEMFRAC1_ADR (MDM_BASE + 0x0154UL)
static volatile unsigned long* const SP_MDM_DEMFRAC1 = (unsigned long*) MDM_DEMFRAC1_ADR;
#define S_MDM_DEMFRAC1 (*SP_MDM_DEMFRAC1)
#define RF24_MDM_O_DEMFRAC1                      340
// bitfield: DEMFRAC1_P27C16
#define MDM_DEMFRAC1_P27C16                          0UL
#define RF24_MDM_DEMFRAC1_P27C16_S               0UL
#define MDM_DEMFRAC1_P27C16_BM                       0x0FFFUL
#define RF24_MDM_DEMFRAC1_P27C16_M               0x0FFFUL
// enums for bitfield DEMFRAC1_P27C16 (width: 12)UL
#define MDM_DEMFRAC1_P27C16_ALLZEROS                 0x000UL
#define MDM_DEMFRAC1_P27C16_ALLONES                  0xFFFUL
// --------------------------------------------------------------
// DEMFRAC2
// 
#define MDM_DEMFRAC2_ADR (MDM_BASE + 0x0158UL)
static volatile unsigned long* const SP_MDM_DEMFRAC2 = (unsigned long*) MDM_DEMFRAC2_ADR;
#define S_MDM_DEMFRAC2 (*SP_MDM_DEMFRAC2)
#define RF24_MDM_O_DEMFRAC2                      344
// bitfield: DEMFRAC2_Q15C0
#define MDM_DEMFRAC2_Q15C0                           0UL
#define RF24_MDM_DEMFRAC2_Q15C0_S                0UL
#define MDM_DEMFRAC2_Q15C0_BM                        0xFFFFUL
#define RF24_MDM_DEMFRAC2_Q15C0_M                0xFFFFUL
// enums for bitfield DEMFRAC2_Q15C0 (width: 16)UL
#define MDM_DEMFRAC2_Q15C0_ALLZEROS                  0x0000UL
#define MDM_DEMFRAC2_Q15C0_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// DEMFRAC3
// 
#define MDM_DEMFRAC3_ADR (MDM_BASE + 0x015CUL)
static volatile unsigned long* const SP_MDM_DEMFRAC3 = (unsigned long*) MDM_DEMFRAC3_ADR;
#define S_MDM_DEMFRAC3 (*SP_MDM_DEMFRAC3)
#define RF24_MDM_O_DEMFRAC3                      348
// bitfield: DEMFRAC3_Q27C16
#define MDM_DEMFRAC3_Q27C16                          0UL
#define RF24_MDM_DEMFRAC3_Q27C16_S               0UL
#define MDM_DEMFRAC3_Q27C16_BM                       0x0FFFUL
#define RF24_MDM_DEMFRAC3_Q27C16_M               0x0FFFUL
// enums for bitfield DEMFRAC3_Q27C16 (width: 12)UL
#define MDM_DEMFRAC3_Q27C16_ALLZEROS                 0x000UL
#define MDM_DEMFRAC3_Q27C16_ALLONES                  0xFFFUL
// --------------------------------------------------------------
// DEMCODC1
// 
#define MDM_DEMCODC1_ADR (MDM_BASE + 0x0160UL)
static volatile unsigned long* const SP_MDM_DEMCODC1 = (unsigned long*) MDM_DEMCODC1_ADR;
#define S_MDM_DEMCODC1 (*SP_MDM_DEMCODC1)
#define RF24_MDM_O_DEMCODC1                      352
// bitfield: DEMCODC1_COMPIVAL
#define MDM_DEMCODC1_COMPIVAL                        0UL
#define RF24_MDM_DEMCODC1_COMPIVAL_S             0UL
#define MDM_DEMCODC1_COMPIVAL_BM                     0x1FFFUL
#define RF24_MDM_DEMCODC1_COMPIVAL_M             0x1FFFUL
// enums for bitfield DEMCODC1_COMPIVAL (width: 13)UL
#define MDM_DEMCODC1_COMPIVAL_ALLZEROS               0x0000UL
#define MDM_DEMCODC1_COMPIVAL_ALLONES                0x1FFFUL
// --------------------------------------------------------------
// DEMCODC2
// 
#define MDM_DEMCODC2_ADR (MDM_BASE + 0x0164UL)
static volatile unsigned long* const SP_MDM_DEMCODC2 = (unsigned long*) MDM_DEMCODC2_ADR;
#define S_MDM_DEMCODC2 (*SP_MDM_DEMCODC2)
#define RF24_MDM_O_DEMCODC2                      356
// bitfield: DEMCODC2_COMPQVAL
#define MDM_DEMCODC2_COMPQVAL                        0UL
#define RF24_MDM_DEMCODC2_COMPQVAL_S             0UL
#define MDM_DEMCODC2_COMPQVAL_BM                     0x1FFFUL
#define RF24_MDM_DEMCODC2_COMPQVAL_M             0x1FFFUL
// enums for bitfield DEMCODC2_COMPQVAL (width: 13)UL
#define MDM_DEMCODC2_COMPQVAL_ALLZEROS               0x0000UL
#define MDM_DEMCODC2_COMPQVAL_ALLONES                0x1FFFUL
// --------------------------------------------------------------
// DEMFIDC1
// 
#define MDM_DEMFIDC1_ADR (MDM_BASE + 0x0168UL)
static volatile unsigned long* const SP_MDM_DEMFIDC1 = (unsigned long*) MDM_DEMFIDC1_ADR;
#define S_MDM_DEMFIDC1 (*SP_MDM_DEMFIDC1)
#define RF24_MDM_O_DEMFIDC1                      360
// bitfield: DEMFIDC1_COMPIVAL
#define MDM_DEMFIDC1_COMPIVAL                        0UL
#define RF24_MDM_DEMFIDC1_COMPIVAL_S             0UL
#define MDM_DEMFIDC1_COMPIVAL_BM                     0x1FFFUL
#define RF24_MDM_DEMFIDC1_COMPIVAL_M             0x1FFFUL
// enums for bitfield DEMFIDC1_COMPIVAL (width: 13)UL
#define MDM_DEMFIDC1_COMPIVAL_ALLZEROS               0x0000UL
#define MDM_DEMFIDC1_COMPIVAL_ALLONES                0x1FFFUL
// --------------------------------------------------------------
// DEMFIDC2
// 
#define MDM_DEMFIDC2_ADR (MDM_BASE + 0x016CUL)
static volatile unsigned long* const SP_MDM_DEMFIDC2 = (unsigned long*) MDM_DEMFIDC2_ADR;
#define S_MDM_DEMFIDC2 (*SP_MDM_DEMFIDC2)
#define RF24_MDM_O_DEMFIDC2                      364
// bitfield: DEMFIDC2_COMPQVAL
#define MDM_DEMFIDC2_COMPQVAL                        0UL
#define RF24_MDM_DEMFIDC2_COMPQVAL_S             0UL
#define MDM_DEMFIDC2_COMPQVAL_BM                     0x1FFFUL
#define RF24_MDM_DEMFIDC2_COMPQVAL_M             0x1FFFUL
// enums for bitfield DEMFIDC2_COMPQVAL (width: 13)UL
#define MDM_DEMFIDC2_COMPQVAL_ALLZEROS               0x0000UL
#define MDM_DEMFIDC2_COMPQVAL_ALLONES                0x1FFFUL
// --------------------------------------------------------------
// DEMFIFE1
// 
#define MDM_DEMFIFE1_ADR (MDM_BASE + 0x0170UL)
static volatile unsigned long* const SP_MDM_DEMFIFE1 = (unsigned long*) MDM_DEMFIFE1_ADR;
#define S_MDM_DEMFIFE1 (*SP_MDM_DEMFIFE1)
#define RF24_MDM_O_DEMFIFE1                      368
// bitfield: DEMFIFE1_FOCFBREGVAL
#define MDM_DEMFIFE1_FOCFBREGVAL                     0UL
#define RF24_MDM_DEMFIFE1_FOCFBREGVAL_S          0UL
#define MDM_DEMFIFE1_FOCFBREGVAL_BM                  0x00FFUL
#define RF24_MDM_DEMFIFE1_FOCFBREGVAL_M          0x00FFUL
// enums for bitfield DEMFIFE1_FOCFBREGVAL (width: 8)UL
#define MDM_DEMFIFE1_FOCFBREGVAL_ALLZEROS            0x00UL
#define MDM_DEMFIFE1_FOCFBREGVAL_ALLONES             0xFFUL
// --------------------------------------------------------------
// DEMMAFC0
// 
#define MDM_DEMMAFC0_ADR (MDM_BASE + 0x0174UL)
static volatile unsigned long* const SP_MDM_DEMMAFC0 = (unsigned long*) MDM_DEMMAFC0_ADR;
#define S_MDM_DEMMAFC0 (*SP_MDM_DEMMAFC0)
#define RF24_MDM_O_DEMMAFC0                      372
// bitfield: DEMMAFC0_COMPVAL
#define MDM_DEMMAFC0_COMPVAL                         0UL
#define RF24_MDM_DEMMAFC0_COMPVAL_S              0UL
#define MDM_DEMMAFC0_COMPVAL_BM                      0x00FFUL
#define RF24_MDM_DEMMAFC0_COMPVAL_M              0x00FFUL
// enums for bitfield DEMMAFC0_COMPVAL (width: 8)UL
#define MDM_DEMMAFC0_COMPVAL_ALLZEROS                0x00UL
#define MDM_DEMMAFC0_COMPVAL_ALLONES                 0xFFUL
// --------------------------------------------------------------
// DEMMAFI4
// 
#define MDM_DEMMAFI4_ADR (MDM_BASE + 0x0178UL)
static volatile unsigned long* const SP_MDM_DEMMAFI4 = (unsigned long*) MDM_DEMMAFI4_ADR;
#define S_MDM_DEMMAFI4 (*SP_MDM_DEMMAFI4)
#define RF24_MDM_O_DEMMAFI4                      376
// bitfield: DEMMAFI4_TERMVAL
#define MDM_DEMMAFI4_TERMVAL                         0UL
#define RF24_MDM_DEMMAFI4_TERMVAL_S              0UL
#define MDM_DEMMAFI4_TERMVAL_BM                      0x00FFUL
#define RF24_MDM_DEMMAFI4_TERMVAL_M              0x00FFUL
// enums for bitfield DEMMAFI4_TERMVAL (width: 8)UL
#define MDM_DEMMAFI4_TERMVAL_ALLZEROS                0x00UL
#define MDM_DEMMAFI4_TERMVAL_ALLONES                 0xFFUL
// --------------------------------------------------------------
// DEMSWIMBAL
// 
#define MDM_DEMSWIMBAL_ADR (MDM_BASE + 0x017CUL)
static volatile unsigned long* const SP_MDM_DEMSWIMBAL = (unsigned long*) MDM_DEMSWIMBAL_ADR;
#define S_MDM_DEMSWIMBAL (*SP_MDM_DEMSWIMBAL)
#define RF24_MDM_O_DEMSWIMBAL                    380
// bitfield: DEMSWIMBAL_IMBALB
#define MDM_DEMSWIMBAL_IMBALB                        8UL
#define RF24_MDM_DEMSWIMBAL_IMBALB_S             8UL
#define MDM_DEMSWIMBAL_IMBALB_BM                     0xFF00UL
#define RF24_MDM_DEMSWIMBAL_IMBALB_M             0xFF00UL
// enums for bitfield DEMSWIMBAL_IMBALB (width: 8)UL
#define MDM_DEMSWIMBAL_IMBALB_ALLZEROS               0x00UL
#define MDM_DEMSWIMBAL_IMBALB_ALLONES                0xFFUL
// bitfield: DEMSWIMBAL_IMBALA
#define MDM_DEMSWIMBAL_IMBALA                        0UL
#define RF24_MDM_DEMSWIMBAL_IMBALA_S             0UL
#define MDM_DEMSWIMBAL_IMBALA_BM                     0x00FFUL
#define RF24_MDM_DEMSWIMBAL_IMBALA_M             0x00FFUL
// enums for bitfield DEMSWIMBAL_IMBALA (width: 8)UL
#define MDM_DEMSWIMBAL_IMBALA_ALLZEROS               0x00UL
#define MDM_DEMSWIMBAL_IMBALA_ALLONES                0xFFUL
// --------------------------------------------------------------
// DEMSOFTPDIFF
// 
#define MDM_DEMSOFTPDIFF_ADR (MDM_BASE + 0x0180UL)
static volatile unsigned long* const SP_MDM_DEMSOFTPDIFF = (unsigned long*) MDM_DEMSOFTPDIFF_ADR;
#define S_MDM_DEMSOFTPDIFF (*SP_MDM_DEMSOFTPDIFF)
#define RF24_MDM_O_DEMSOFTPDIFF                  384
// bitfield: DEMSOFTPDIFF_VAL
#define MDM_DEMSOFTPDIFF_VAL                         0UL
#define RF24_MDM_DEMSOFTPDIFF_VAL_S              0UL
#define MDM_DEMSOFTPDIFF_VAL_BM                      0x00FFUL
#define RF24_MDM_DEMSOFTPDIFF_VAL_M              0x00FFUL
// enums for bitfield DEMSOFTPDIFF_VAL (width: 8)UL
#define MDM_DEMSOFTPDIFF_VAL_ALLZEROS                0x00UL
#define MDM_DEMSOFTPDIFF_VAL_ALLONES                 0xFFUL
// --------------------------------------------------------------
// DEMDEBUG
// 
#define MDM_DEMDEBUG_ADR (MDM_BASE + 0x0184UL)
static volatile unsigned long* const SP_MDM_DEMDEBUG = (unsigned long*) MDM_DEMDEBUG_ADR;
#define S_MDM_DEMDEBUG (*SP_MDM_DEMDEBUG)
#define RF24_MDM_O_DEMDEBUG                      388
// bitfield: DEMDEBUG_LOOPBACKPIN
#define MDM_DEMDEBUG_LOOPBACKPIN                     9UL
#define RF24_MDM_DEMDEBUG_LOOPBACKPIN_S          9UL
#define MDM_DEMDEBUG_LOOPBACKPIN_BM                  0x0E00UL
#define RF24_MDM_DEMDEBUG_LOOPBACKPIN_M          0x0E00UL
// enums for bitfield DEMDEBUG_LOOPBACKPIN (width: 3)UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI0                0x0UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI7                0x7UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI1                0x1UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI2                0x2UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI3                0x3UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI4                0x4UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI5                0x5UL
#define MDM_DEMDEBUG_LOOPBACKPIN_GPI6                0x6UL
// bitfield: DEMDEBUG_DECSTAGETRIGGER
#define MDM_DEMDEBUG_DECSTAGETRIGGER                 8UL
#define RF24_MDM_DEMDEBUG_DECSTAGETRIGGER_S      8UL
#define MDM_DEMDEBUG_DECSTAGETRIGGER_BM              0x0100UL
#define RF24_MDM_DEMDEBUG_DECSTAGETRIGGER_M      0x0100UL
// enums for bitfield DEMDEBUG_DECSTAGETRIGGER (width: 1)UL
#define MDM_DEMDEBUG_DECSTAGETRIGGER_ZERO            0x0UL
#define MDM_DEMDEBUG_DECSTAGETRIGGER_ONE             0x1UL
// bitfield: DEMDEBUG_DECSTAGEDEBUG
#define MDM_DEMDEBUG_DECSTAGEDEBUG                   5UL
#define RF24_MDM_DEMDEBUG_DECSTAGEDEBUG_S        5UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_BM                0x00E0UL
#define RF24_MDM_DEMDEBUG_DECSTAGEDEBUG_M        0x00E0UL
// enums for bitfield DEMDEBUG_DECSTAGEDEBUG (width: 3)UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_NOSEL             0x0UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_PDIF              0x1UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_MAFI              0x3UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_STIM              0x6UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_MAFC              0x5UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_C1BE              0x4UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_SOFD              0x7UL
#define MDM_DEMDEBUG_DECSTAGEDEBUG_FIFE              0x2UL
// bitfield: DEMDEBUG_FRONTENDTRIGGER
#define MDM_DEMDEBUG_FRONTENDTRIGGER                 4UL
#define RF24_MDM_DEMDEBUG_FRONTENDTRIGGER_S      4UL
#define MDM_DEMDEBUG_FRONTENDTRIGGER_BM              0x0010UL
#define RF24_MDM_DEMDEBUG_FRONTENDTRIGGER_M      0x0010UL
// enums for bitfield DEMDEBUG_FRONTENDTRIGGER (width: 1)UL
#define MDM_DEMDEBUG_FRONTENDTRIGGER_ZERO            0x0UL
#define MDM_DEMDEBUG_FRONTENDTRIGGER_ONE             0x1UL
// bitfield: DEMDEBUG_FRONTENDDEBUG
#define MDM_DEMDEBUG_FRONTENDDEBUG                   1UL
#define RF24_MDM_DEMDEBUG_FRONTENDDEBUG_S        1UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_BM                0x000EUL
#define RF24_MDM_DEMDEBUG_FRONTENDDEBUG_M        0x000EUL
// enums for bitfield DEMDEBUG_FRONTENDDEBUG (width: 3)UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_NOSEL             0x0UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_IQMC              0x1UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_BDE1              0x2UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_FEXB2             0x3UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_BDE2              0x4UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_CHFI              0x5UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_FRAC              0x6UL
#define MDM_DEMDEBUG_FRONTENDDEBUG_FIDC              0x7UL
// bitfield: DEMDEBUG_LOOPBACKMODE
#define MDM_DEMDEBUG_LOOPBACKMODE                    0UL
#define RF24_MDM_DEMDEBUG_LOOPBACKMODE_S         0UL
#define MDM_DEMDEBUG_LOOPBACKMODE_BM                 0x0001UL
#define RF24_MDM_DEMDEBUG_LOOPBACKMODE_M         0x0001UL
// enums for bitfield DEMDEBUG_LOOPBACKMODE (width: 1)UL
#define MDM_DEMDEBUG_LOOPBACKMODE_ZERO               0x0UL
#define MDM_DEMDEBUG_LOOPBACKMODE_ONE                0x1UL
// --------------------------------------------------------------
// VITCTRL
// 
#define MDM_VITCTRL_ADR (MDM_BASE + 0x0188UL)
static volatile unsigned long* const SP_MDM_VITCTRL = (unsigned long*) MDM_VITCTRL_ADR;
#define S_MDM_VITCTRL (*SP_MDM_VITCTRL)
#define RF24_MDM_O_VITCTRL                       392
// bitfield: VITCTRL_METRSEL
#define MDM_VITCTRL_METRSEL                          6UL
#define RF24_MDM_VITCTRL_METRSEL_S               6UL
#define MDM_VITCTRL_METRSEL_BM                       0x00C0UL
#define RF24_MDM_VITCTRL_METRSEL_M               0x00C0UL
// enums for bitfield VITCTRL_METRSEL (width: 2)UL
#define MDM_VITCTRL_METRSEL_MET5M                    0x0UL
#define MDM_VITCTRL_METRSEL_PHAC                     0x1UL
#define MDM_VITCTRL_METRSEL_SOFD                     0x2UL
#define MDM_VITCTRL_METRSEL_MLSE                     0x3UL
// bitfield: VITCTRL_APMRDBACKSEL
#define MDM_VITCTRL_APMRDBACKSEL                     2UL
#define RF24_MDM_VITCTRL_APMRDBACKSEL_S          2UL
#define MDM_VITCTRL_APMRDBACKSEL_BM                  0x003CUL
#define RF24_MDM_VITCTRL_APMRDBACKSEL_M          0x003CUL
// enums for bitfield VITCTRL_APMRDBACKSEL (width: 4)UL
#define MDM_VITCTRL_APMRDBACKSEL_NOSEL               0x0UL
#define MDM_VITCTRL_APMRDBACKSEL_APM0                0x8UL
#define MDM_VITCTRL_APMRDBACKSEL_APM1                0x9UL
#define MDM_VITCTRL_APMRDBACKSEL_APM2                0xAUL
#define MDM_VITCTRL_APMRDBACKSEL_APM3                0xBUL
#define MDM_VITCTRL_APMRDBACKSEL_APM4                0xCUL
#define MDM_VITCTRL_APMRDBACKSEL_APM5                0xDUL
#define MDM_VITCTRL_APMRDBACKSEL_APM6                0xEUL
#define MDM_VITCTRL_APMRDBACKSEL_APM7                0xFUL
// bitfield: VITCTRL_ACSITERATIONS
#define MDM_VITCTRL_ACSITERATIONS                    1UL
#define RF24_MDM_VITCTRL_ACSITERATIONS_S         1UL
#define MDM_VITCTRL_ACSITERATIONS_BM                 0x0002UL
#define RF24_MDM_VITCTRL_ACSITERATIONS_M         0x0002UL
// enums for bitfield VITCTRL_ACSITERATIONS (width: 1)UL
#define MDM_VITCTRL_ACSITERATIONS_CODE23             0x1UL
#define MDM_VITCTRL_ACSITERATIONS_CODE12             0x0UL
// bitfield: VITCTRL_METRICS
#define MDM_VITCTRL_METRICS                          0UL
#define RF24_MDM_VITCTRL_METRICS_S               0UL
#define MDM_VITCTRL_METRICS_BM                       0x0001UL
#define RF24_MDM_VITCTRL_METRICS_M               0x0001UL
// enums for bitfield VITCTRL_METRICS (width: 1)UL
#define MDM_VITCTRL_METRICS_SOFT                     0x1UL
#define MDM_VITCTRL_METRICS_HW                       0x0UL
// --------------------------------------------------------------
// VITCOMPUTE
// 
#define MDM_VITCOMPUTE_ADR (MDM_BASE + 0x018CUL)
static volatile unsigned long* const SP_MDM_VITCOMPUTE = (unsigned long*) MDM_VITCOMPUTE_ADR;
#define S_MDM_VITCOMPUTE (*SP_MDM_VITCOMPUTE)
#define RF24_MDM_O_VITCOMPUTE                    396
// bitfield: VITCOMPUTE_START
#define MDM_VITCOMPUTE_START                         0UL
#define RF24_MDM_VITCOMPUTE_START_S              0UL
#define MDM_VITCOMPUTE_START_BM                      0x0001UL
#define RF24_MDM_VITCOMPUTE_START_M              0x0001UL
// enums for bitfield VITCOMPUTE_START (width: 1)UL
#define MDM_VITCOMPUTE_START_ZERO                    0x0UL
#define MDM_VITCOMPUTE_START_ONE                     0x1UL
// --------------------------------------------------------------
// VITAPMRDBACK
// 
#define MDM_VITAPMRDBACK_ADR (MDM_BASE + 0x0190UL)
static volatile unsigned long* const SP_MDM_VITAPMRDBACK = (unsigned long*) MDM_VITAPMRDBACK_ADR;
#define S_MDM_VITAPMRDBACK (*SP_MDM_VITAPMRDBACK)
#define RF24_MDM_O_VITAPMRDBACK                  400
// bitfield: VITAPMRDBACK_VALUE
#define MDM_VITAPMRDBACK_VALUE                       0UL
#define RF24_MDM_VITAPMRDBACK_VALUE_S            0UL
#define MDM_VITAPMRDBACK_VALUE_BM                    0x03FFUL
#define RF24_MDM_VITAPMRDBACK_VALUE_M            0x03FFUL
// enums for bitfield VITAPMRDBACK_VALUE (width: 10)UL
#define MDM_VITAPMRDBACK_VALUE_ALLZEROS              0x000UL
#define MDM_VITAPMRDBACK_VALUE_ALLONES               0x3FFUL
// --------------------------------------------------------------
// VITSTATE
// 
#define MDM_VITSTATE_ADR (MDM_BASE + 0x0194UL)
static volatile unsigned long* const SP_MDM_VITSTATE = (unsigned long*) MDM_VITSTATE_ADR;
#define S_MDM_VITSTATE (*SP_MDM_VITSTATE)
#define RF24_MDM_O_VITSTATE                      404
// bitfield: VITSTATE_VALUE
#define MDM_VITSTATE_VALUE                           0UL
#define RF24_MDM_VITSTATE_VALUE_S                0UL
#define MDM_VITSTATE_VALUE_BM                        0x0007UL
#define RF24_MDM_VITSTATE_VALUE_M                0x0007UL
// enums for bitfield VITSTATE_VALUE (width: 3)UL
#define MDM_VITSTATE_VALUE_ALLZEROS                  0x0UL
#define MDM_VITSTATE_VALUE_ALLONES                   0x7UL
// --------------------------------------------------------------
// VITBRMETRIC10
// 
#define MDM_VITBRMETRIC10_ADR (MDM_BASE + 0x0198UL)
static volatile unsigned long* const SP_MDM_VITBRMETRIC10 = (unsigned long*) MDM_VITBRMETRIC10_ADR;
#define S_MDM_VITBRMETRIC10 (*SP_MDM_VITBRMETRIC10)
#define RF24_MDM_O_VITBRMETRIC10                 408
// bitfield: VITBRMETRIC10_MET1
#define MDM_VITBRMETRIC10_MET1                       8UL
#define RF24_MDM_VITBRMETRIC10_MET1_S            8UL
#define MDM_VITBRMETRIC10_MET1_BM                    0xFF00UL
#define RF24_MDM_VITBRMETRIC10_MET1_M            0xFF00UL
// enums for bitfield VITBRMETRIC10_MET1 (width: 8)UL
#define MDM_VITBRMETRIC10_MET1_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC10_MET1_ALLONES               0xFFUL
// bitfield: VITBRMETRIC10_MET0
#define MDM_VITBRMETRIC10_MET0                       0UL
#define RF24_MDM_VITBRMETRIC10_MET0_S            0UL
#define MDM_VITBRMETRIC10_MET0_BM                    0x00FFUL
#define RF24_MDM_VITBRMETRIC10_MET0_M            0x00FFUL
// enums for bitfield VITBRMETRIC10_MET0 (width: 8)UL
#define MDM_VITBRMETRIC10_MET0_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC10_MET0_ALLONES               0xFFUL
// --------------------------------------------------------------
// VITBRMETRIC32
// 
#define MDM_VITBRMETRIC32_ADR (MDM_BASE + 0x019CUL)
static volatile unsigned long* const SP_MDM_VITBRMETRIC32 = (unsigned long*) MDM_VITBRMETRIC32_ADR;
#define S_MDM_VITBRMETRIC32 (*SP_MDM_VITBRMETRIC32)
#define RF24_MDM_O_VITBRMETRIC32                 412
// bitfield: VITBRMETRIC32_MET3
#define MDM_VITBRMETRIC32_MET3                       8UL
#define RF24_MDM_VITBRMETRIC32_MET3_S            8UL
#define MDM_VITBRMETRIC32_MET3_BM                    0xFF00UL
#define RF24_MDM_VITBRMETRIC32_MET3_M            0xFF00UL
// enums for bitfield VITBRMETRIC32_MET3 (width: 8)UL
#define MDM_VITBRMETRIC32_MET3_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC32_MET3_ALLONES               0xFFUL
// bitfield: VITBRMETRIC32_MET2
#define MDM_VITBRMETRIC32_MET2                       0UL
#define RF24_MDM_VITBRMETRIC32_MET2_S            0UL
#define MDM_VITBRMETRIC32_MET2_BM                    0x00FFUL
#define RF24_MDM_VITBRMETRIC32_MET2_M            0x00FFUL
// enums for bitfield VITBRMETRIC32_MET2 (width: 8)UL
#define MDM_VITBRMETRIC32_MET2_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC32_MET2_ALLONES               0xFFUL
// --------------------------------------------------------------
// VITBRMETRIC54
// 
#define MDM_VITBRMETRIC54_ADR (MDM_BASE + 0x01A0UL)
static volatile unsigned long* const SP_MDM_VITBRMETRIC54 = (unsigned long*) MDM_VITBRMETRIC54_ADR;
#define S_MDM_VITBRMETRIC54 (*SP_MDM_VITBRMETRIC54)
#define RF24_MDM_O_VITBRMETRIC54                 416
// bitfield: VITBRMETRIC54_MET5
#define MDM_VITBRMETRIC54_MET5                       8UL
#define RF24_MDM_VITBRMETRIC54_MET5_S            8UL
#define MDM_VITBRMETRIC54_MET5_BM                    0xFF00UL
#define RF24_MDM_VITBRMETRIC54_MET5_M            0xFF00UL
// enums for bitfield VITBRMETRIC54_MET5 (width: 8)UL
#define MDM_VITBRMETRIC54_MET5_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC54_MET5_ALLONES               0xFFUL
// bitfield: VITBRMETRIC54_MET4
#define MDM_VITBRMETRIC54_MET4                       0UL
#define RF24_MDM_VITBRMETRIC54_MET4_S            0UL
#define MDM_VITBRMETRIC54_MET4_BM                    0x00FFUL
#define RF24_MDM_VITBRMETRIC54_MET4_M            0x00FFUL
// enums for bitfield VITBRMETRIC54_MET4 (width: 8)UL
#define MDM_VITBRMETRIC54_MET4_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC54_MET4_ALLONES               0xFFUL
// --------------------------------------------------------------
// VITBRMETRIC76
// 
#define MDM_VITBRMETRIC76_ADR (MDM_BASE + 0x01A4UL)
static volatile unsigned long* const SP_MDM_VITBRMETRIC76 = (unsigned long*) MDM_VITBRMETRIC76_ADR;
#define S_MDM_VITBRMETRIC76 (*SP_MDM_VITBRMETRIC76)
#define RF24_MDM_O_VITBRMETRIC76                 420
// bitfield: VITBRMETRIC76_MET7
#define MDM_VITBRMETRIC76_MET7                       8UL
#define RF24_MDM_VITBRMETRIC76_MET7_S            8UL
#define MDM_VITBRMETRIC76_MET7_BM                    0xFF00UL
#define RF24_MDM_VITBRMETRIC76_MET7_M            0xFF00UL
// enums for bitfield VITBRMETRIC76_MET7 (width: 8)UL
#define MDM_VITBRMETRIC76_MET7_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC76_MET7_ALLONES               0xFFUL
// bitfield: VITBRMETRIC76_MET6
#define MDM_VITBRMETRIC76_MET6                       0UL
#define RF24_MDM_VITBRMETRIC76_MET6_S            0UL
#define MDM_VITBRMETRIC76_MET6_BM                    0x00FFUL
#define RF24_MDM_VITBRMETRIC76_MET6_M            0x00FFUL
// enums for bitfield VITBRMETRIC76_MET6 (width: 8)UL
#define MDM_VITBRMETRIC76_MET6_ALLZEROS              0x00UL
#define MDM_VITBRMETRIC76_MET6_ALLONES               0xFFUL
// --------------------------------------------------------------
// TIMCTL
// 
#define MDM_TIMCTL_ADR (MDM_BASE + 0x01E4UL)
static volatile unsigned long* const SP_MDM_TIMCTL = (unsigned long*) MDM_TIMCTL_ADR;
#define S_MDM_TIMCTL (*SP_MDM_TIMCTL)
#define RF24_MDM_O_TIMCTL                        484
// bitfield: TIMCTL_CPTSRC
#define MDM_TIMCTL_CPTSRC                            8UL
#define RF24_MDM_TIMCTL_CPTSRC_S                 8UL
#define MDM_TIMCTL_CPTSRC_BM                         0x3F00UL
#define RF24_MDM_TIMCTL_CPTSRC_M                 0x3F00UL
// enums for bitfield TIMCTL_CPTSRC (width: 6)UL
#define MDM_TIMCTL_CPTSRC_ALLZEROS                   0x00UL
#define MDM_TIMCTL_CPTSRC_ALLONES                    0x3FUL
// bitfield: TIMCTL_CPTCTL
#define MDM_TIMCTL_CPTCTL                            7UL
#define RF24_MDM_TIMCTL_CPTCTL_S                 7UL
#define MDM_TIMCTL_CPTCTL_BM                         0x0080UL
#define RF24_MDM_TIMCTL_CPTCTL_M                 0x0080UL
// enums for bitfield TIMCTL_CPTCTL (width: 1)UL
#define MDM_TIMCTL_CPTCTL_DIS                        0x0UL
#define MDM_TIMCTL_CPTCTL_EN                         0x1UL
// bitfield: TIMCTL_CNTRSRC
#define MDM_TIMCTL_CNTRSRC                           5UL
#define RF24_MDM_TIMCTL_CNTRSRC_S                5UL
#define MDM_TIMCTL_CNTRSRC_BM                        0x0060UL
#define RF24_MDM_TIMCTL_CNTRSRC_M                0x0060UL
// enums for bitfield TIMCTL_CNTRSRC (width: 2)UL
#define MDM_TIMCTL_CNTRSRC_CLK                       0x0UL
#define MDM_TIMCTL_CNTRSRC_CLKBAUD                   0x1UL
#define MDM_TIMCTL_CNTRSRC_CLK4BAUD                  0x2UL
#define MDM_TIMCTL_CNTRSRC_CLK4BAUDF                 0x3UL
// bitfield: TIMCTL_CNTRCLR
#define MDM_TIMCTL_CNTRCLR                           4UL
#define RF24_MDM_TIMCTL_CNTRCLR_S                4UL
#define MDM_TIMCTL_CNTRCLR_BM                        0x0010UL
#define RF24_MDM_TIMCTL_CNTRCLR_M                0x0010UL
// enums for bitfield TIMCTL_CNTRCLR (width: 1)UL
#define MDM_TIMCTL_CNTRCLR_ZERO                      0x0UL
#define MDM_TIMCTL_CNTRCLR_ONE                       0x1UL
// bitfield: TIMCTL_CNTRCTL
#define MDM_TIMCTL_CNTRCTL                           3UL
#define RF24_MDM_TIMCTL_CNTRCTL_S                3UL
#define MDM_TIMCTL_CNTRCTL_BM                        0x0008UL
#define RF24_MDM_TIMCTL_CNTRCTL_M                0x0008UL
// enums for bitfield TIMCTL_CNTRCTL (width: 1)UL
#define MDM_TIMCTL_CNTRCTL_ZERO                      0x0UL
#define MDM_TIMCTL_CNTRCTL_ONE                       0x1UL
// bitfield: TIMCTL_TIMSRC
#define MDM_TIMCTL_TIMSRC                            1UL
#define RF24_MDM_TIMCTL_TIMSRC_S                 1UL
#define MDM_TIMCTL_TIMSRC_BM                         0x0006UL
#define RF24_MDM_TIMCTL_TIMSRC_M                 0x0006UL
// enums for bitfield TIMCTL_TIMSRC (width: 2)UL
#define MDM_TIMCTL_TIMSRC_CLK                        0x0UL
#define MDM_TIMCTL_TIMSRC_CLKBAUD                    0x1UL
#define MDM_TIMCTL_TIMSRC_CLK4BAUD                   0x2UL
#define MDM_TIMCTL_TIMSRC_CLK4BAUDF                  0x3UL
// bitfield: TIMCTL_TIMCTL
#define MDM_TIMCTL_TIMCTL                            0UL
#define RF24_MDM_TIMCTL_TIMCTL_S                 0UL
#define MDM_TIMCTL_TIMCTL_BM                         0x0001UL
#define RF24_MDM_TIMCTL_TIMCTL_M                 0x0001UL
// enums for bitfield TIMCTL_TIMCTL (width: 1)UL
#define MDM_TIMCTL_TIMCTL_DIS                        0x0UL
#define MDM_TIMCTL_TIMCTL_EN                         0x1UL
// --------------------------------------------------------------
// TIMINC
// 
#define MDM_TIMINC_ADR (MDM_BASE + 0x01E8UL)
static volatile unsigned long* const SP_MDM_TIMINC = (unsigned long*) MDM_TIMINC_ADR;
#define S_MDM_TIMINC (*SP_MDM_TIMINC)
#define RF24_MDM_O_TIMINC                        488
// bitfield: TIMINC_VAL
#define MDM_TIMINC_VAL                               0UL
#define RF24_MDM_TIMINC_VAL_S                    0UL
#define MDM_TIMINC_VAL_BM                            0xFFFFUL
#define RF24_MDM_TIMINC_VAL_M                    0xFFFFUL
// enums for bitfield TIMINC_VAL (width: 16)UL
#define MDM_TIMINC_VAL_ALLZEROS                      0x0000UL
#define MDM_TIMINC_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// TIMPER
// 
#define MDM_TIMPER_ADR (MDM_BASE + 0x01ECUL)
static volatile unsigned long* const SP_MDM_TIMPER = (unsigned long*) MDM_TIMPER_ADR;
#define S_MDM_TIMPER (*SP_MDM_TIMPER)
#define RF24_MDM_O_TIMPER                        492
// bitfield: TIMPER_VAL
#define MDM_TIMPER_VAL                               0UL
#define RF24_MDM_TIMPER_VAL_S                    0UL
#define MDM_TIMPER_VAL_BM                            0xFFFFUL
#define RF24_MDM_TIMPER_VAL_M                    0xFFFFUL
// enums for bitfield TIMPER_VAL (width: 16)UL
#define MDM_TIMPER_VAL_ALLZEROS                      0x0000UL
#define MDM_TIMPER_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// TIMCNT
// 
#define MDM_TIMCNT_ADR (MDM_BASE + 0x01F0UL)
static volatile unsigned long* const SP_MDM_TIMCNT = (unsigned long*) MDM_TIMCNT_ADR;
#define S_MDM_TIMCNT (*SP_MDM_TIMCNT)
#define RF24_MDM_O_TIMCNT                        496
// bitfield: TIMCNT_VAL
#define MDM_TIMCNT_VAL                               0UL
#define RF24_MDM_TIMCNT_VAL_S                    0UL
#define MDM_TIMCNT_VAL_BM                            0xFFFFUL
#define RF24_MDM_TIMCNT_VAL_M                    0xFFFFUL
// enums for bitfield TIMCNT_VAL (width: 16)UL
#define MDM_TIMCNT_VAL_ALLZEROS                      0x0000UL
#define MDM_TIMCNT_VAL_ALLONES                       0xFFFFUL
// --------------------------------------------------------------
// TIMCAPT
// 
#define MDM_TIMCAPT_ADR (MDM_BASE + 0x01F4UL)
static volatile unsigned long* const SP_MDM_TIMCAPT = (unsigned long*) MDM_TIMCAPT_ADR;
#define S_MDM_TIMCAPT (*SP_MDM_TIMCAPT)
#define RF24_MDM_O_TIMCAPT                       500
// bitfield: TIMCAPT_VALUE
#define MDM_TIMCAPT_VALUE                            0UL
#define RF24_MDM_TIMCAPT_VALUE_S                 0UL
#define MDM_TIMCAPT_VALUE_BM                         0xFFFFUL
#define RF24_MDM_TIMCAPT_VALUE_M                 0xFFFFUL
// enums for bitfield TIMCAPT_VALUE (width: 16)UL
#define MDM_TIMCAPT_VALUE_ALLZEROS                   0x0000UL
#define MDM_TIMCAPT_VALUE_ALLONES                    0xFFFFUL
// --------------------------------------------------------------
// TIMEBASE
// 
#define MDM_TIMEBASE_ADR (MDM_BASE + 0x01F8UL)
static volatile unsigned long* const SP_MDM_TIMEBASE = (unsigned long*) MDM_TIMEBASE_ADR;
#define S_MDM_TIMEBASE (*SP_MDM_TIMEBASE)
#define RF24_MDM_O_TIMEBASE                      504
// bitfield: TIMEBASE_FLUSH
#define MDM_TIMEBASE_FLUSH                           0UL
#define RF24_MDM_TIMEBASE_FLUSH_S                0UL
#define MDM_TIMEBASE_FLUSH_BM                        0x0001UL
#define RF24_MDM_TIMEBASE_FLUSH_M                0x0001UL
// enums for bitfield TIMEBASE_FLUSH (width: 1)UL
#define MDM_TIMEBASE_FLUSH_ZERO                      0x0UL
#define MDM_TIMEBASE_FLUSH_ONE                       0x1UL
// --------------------------------------------------------------
// COUNT1IN
// 
#define MDM_COUNT1IN_ADR (MDM_BASE + 0x01FCUL)
static volatile unsigned long* const SP_MDM_COUNT1IN = (unsigned long*) MDM_COUNT1IN_ADR;
#define S_MDM_COUNT1IN (*SP_MDM_COUNT1IN)
#define RF24_MDM_O_COUNT1IN                      508
// bitfield: COUNT1IN_VAL
#define MDM_COUNT1IN_VAL                             0UL
#define RF24_MDM_COUNT1IN_VAL_S                  0UL
#define MDM_COUNT1IN_VAL_BM                          0xFFFFUL
#define RF24_MDM_COUNT1IN_VAL_M                  0xFFFFUL
// enums for bitfield COUNT1IN_VAL (width: 16)UL
#define MDM_COUNT1IN_VAL_ALLZEROS                    0x0000UL
#define MDM_COUNT1IN_VAL_ALLONES                     0xFFFFUL
// --------------------------------------------------------------
// COUNT1RES
// 
#define MDM_COUNT1RES_ADR (MDM_BASE + 0x0200UL)
static volatile unsigned long* const SP_MDM_COUNT1RES = (unsigned long*) MDM_COUNT1RES_ADR;
#define S_MDM_COUNT1RES (*SP_MDM_COUNT1RES)
#define RF24_MDM_O_COUNT1RES                     512
// bitfield: COUNT1RES_VAL
#define MDM_COUNT1RES_VAL                            0UL
#define RF24_MDM_COUNT1RES_VAL_S                 0UL
#define MDM_COUNT1RES_VAL_BM                         0x001FUL
#define RF24_MDM_COUNT1RES_VAL_M                 0x001FUL
// enums for bitfield COUNT1RES_VAL (width: 5)UL
#define MDM_COUNT1RES_VAL_ALLZEROS                   0x00UL
#define MDM_COUNT1RES_VAL_ALLONES                    0x1FUL
// --------------------------------------------------------------
// BRMACC1
// 
#define MDM_BRMACC1_ADR (MDM_BASE + 0x0208UL)
static volatile unsigned long* const SP_MDM_BRMACC1 = (unsigned long*) MDM_BRMACC1_ADR;
#define S_MDM_BRMACC1 (*SP_MDM_BRMACC1)
#define RF24_MDM_O_BRMACC1                       520
// bitfield: BRMACC1_METRIC01
#define MDM_BRMACC1_METRIC01                         8UL
#define RF24_MDM_BRMACC1_METRIC01_S              8UL
#define MDM_BRMACC1_METRIC01_BM                      0xFF00UL
#define RF24_MDM_BRMACC1_METRIC01_M              0xFF00UL
// enums for bitfield BRMACC1_METRIC01 (width: 8)UL
#define MDM_BRMACC1_METRIC01_ALLZEROS                0x00UL
#define MDM_BRMACC1_METRIC01_ALLONES                 0xFFUL
// bitfield: BRMACC1_METRIC00
#define MDM_BRMACC1_METRIC00                         0UL
#define RF24_MDM_BRMACC1_METRIC00_S              0UL
#define MDM_BRMACC1_METRIC00_BM                      0x00FFUL
#define RF24_MDM_BRMACC1_METRIC00_M              0x00FFUL
// enums for bitfield BRMACC1_METRIC00 (width: 8)UL
#define MDM_BRMACC1_METRIC00_ALLZEROS                0x00UL
#define MDM_BRMACC1_METRIC00_ALLONES                 0xFFUL
// --------------------------------------------------------------
// BRMACC2
// 
#define MDM_BRMACC2_ADR (MDM_BASE + 0x020CUL)
static volatile unsigned long* const SP_MDM_BRMACC2 = (unsigned long*) MDM_BRMACC2_ADR;
#define S_MDM_BRMACC2 (*SP_MDM_BRMACC2)
#define RF24_MDM_O_BRMACC2                       524
// bitfield: BRMACC2_METRIC11
#define MDM_BRMACC2_METRIC11                         8UL
#define RF24_MDM_BRMACC2_METRIC11_S              8UL
#define MDM_BRMACC2_METRIC11_BM                      0xFF00UL
#define RF24_MDM_BRMACC2_METRIC11_M              0xFF00UL
// enums for bitfield BRMACC2_METRIC11 (width: 8)UL
#define MDM_BRMACC2_METRIC11_ALLZEROS                0x00UL
#define MDM_BRMACC2_METRIC11_ALLONES                 0xFFUL
// bitfield: BRMACC2_METRIC10
#define MDM_BRMACC2_METRIC10                         0UL
#define RF24_MDM_BRMACC2_METRIC10_S              0UL
#define MDM_BRMACC2_METRIC10_BM                      0x00FFUL
#define RF24_MDM_BRMACC2_METRIC10_M              0x00FFUL
// enums for bitfield BRMACC2_METRIC10 (width: 8)UL
#define MDM_BRMACC2_METRIC10_ALLZEROS                0x00UL
#define MDM_BRMACC2_METRIC10_ALLONES                 0xFFUL
// --------------------------------------------------------------
// MCETRCCTRL
// 
#define MDM_MCETRCCTRL_ADR (MDM_BASE + 0x0210UL)
static volatile unsigned long* const SP_MDM_MCETRCCTRL = (unsigned long*) MDM_MCETRCCTRL_ADR;
#define S_MDM_MCETRCCTRL (*SP_MDM_MCETRCCTRL)
#define RF24_MDM_O_MCETRCCTRL                    528
// bitfield: MCETRCCTRL_SEND
#define MDM_MCETRCCTRL_SEND                          0UL
#define RF24_MDM_MCETRCCTRL_SEND_S               0UL
#define MDM_MCETRCCTRL_SEND_BM                       0x0001UL
#define RF24_MDM_MCETRCCTRL_SEND_M               0x0001UL
// enums for bitfield MCETRCCTRL_SEND (width: 1)UL
#define MDM_MCETRCCTRL_SEND_ZERO                     0x0UL
#define MDM_MCETRCCTRL_SEND_ONE                      0x1UL
// --------------------------------------------------------------
// MCETRCSTAT
// 
#define MDM_MCETRCSTAT_ADR (MDM_BASE + 0x0214UL)
static volatile unsigned long* const SP_MDM_MCETRCSTAT = (unsigned long*) MDM_MCETRCSTAT_ADR;
#define S_MDM_MCETRCSTAT (*SP_MDM_MCETRCSTAT)
#define RF24_MDM_O_MCETRCSTAT                    532
// bitfield: MCETRCSTAT_BUSY
#define MDM_MCETRCSTAT_BUSY                          0UL
#define RF24_MDM_MCETRCSTAT_BUSY_S               0UL
#define MDM_MCETRCSTAT_BUSY_BM                       0x0001UL
#define RF24_MDM_MCETRCSTAT_BUSY_M               0x0001UL
// enums for bitfield MCETRCSTAT_BUSY (width: 1)UL
#define MDM_MCETRCSTAT_BUSY_ZERO                     0x0UL
#define MDM_MCETRCSTAT_BUSY_ONE                      0x1UL
// --------------------------------------------------------------
// MCETRCCMD
// 
#define MDM_MCETRCCMD_ADR (MDM_BASE + 0x0218UL)
static volatile unsigned long* const SP_MDM_MCETRCCMD = (unsigned long*) MDM_MCETRCCMD_ADR;
#define S_MDM_MCETRCCMD (*SP_MDM_MCETRCCMD)
#define RF24_MDM_O_MCETRCCMD                     536
// bitfield: MCETRCCMD_PARCNT
#define MDM_MCETRCCMD_PARCNT                         8UL
#define RF24_MDM_MCETRCCMD_PARCNT_S              8UL
#define MDM_MCETRCCMD_PARCNT_BM                      0x0300UL
#define RF24_MDM_MCETRCCMD_PARCNT_M              0x0300UL
// enums for bitfield MCETRCCMD_PARCNT (width: 2)UL
#define MDM_MCETRCCMD_PARCNT_ALLZEROS                0x0UL
#define MDM_MCETRCCMD_PARCNT_ALLONES                 0x3UL
// bitfield: MCETRCCMD_PKTHDR
#define MDM_MCETRCCMD_PKTHDR                         0UL
#define RF24_MDM_MCETRCCMD_PKTHDR_S              0UL
#define MDM_MCETRCCMD_PKTHDR_BM                      0x00FFUL
#define RF24_MDM_MCETRCCMD_PKTHDR_M              0x00FFUL
// enums for bitfield MCETRCCMD_PKTHDR (width: 8)UL
#define MDM_MCETRCCMD_PKTHDR_ALLZEROS                0x00UL
#define MDM_MCETRCCMD_PKTHDR_ALLONES                 0xFFUL
// --------------------------------------------------------------
// MCETRCPAR0
// 
#define MDM_MCETRCPAR0_ADR (MDM_BASE + 0x021CUL)
static volatile unsigned long* const SP_MDM_MCETRCPAR0 = (unsigned long*) MDM_MCETRCPAR0_ADR;
#define S_MDM_MCETRCPAR0 (*SP_MDM_MCETRCPAR0)
#define RF24_MDM_O_MCETRCPAR0                    540
// bitfield: MCETRCPAR0_VAL
#define MDM_MCETRCPAR0_VAL                           0UL
#define RF24_MDM_MCETRCPAR0_VAL_S                0UL
#define MDM_MCETRCPAR0_VAL_BM                        0xFFFFUL
#define RF24_MDM_MCETRCPAR0_VAL_M                0xFFFFUL
// enums for bitfield MCETRCPAR0_VAL (width: 16)UL
#define MDM_MCETRCPAR0_VAL_ALLZEROS                  0x0000UL
#define MDM_MCETRCPAR0_VAL_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// MCETRCPAR1
// 
#define MDM_MCETRCPAR1_ADR (MDM_BASE + 0x0220UL)
static volatile unsigned long* const SP_MDM_MCETRCPAR1 = (unsigned long*) MDM_MCETRCPAR1_ADR;
#define S_MDM_MCETRCPAR1 (*SP_MDM_MCETRCPAR1)
#define RF24_MDM_O_MCETRCPAR1                    544
// bitfield: MCETRCPAR1_VAL
#define MDM_MCETRCPAR1_VAL                           0UL
#define RF24_MDM_MCETRCPAR1_VAL_S                0UL
#define MDM_MCETRCPAR1_VAL_BM                        0xFFFFUL
#define RF24_MDM_MCETRCPAR1_VAL_M                0xFFFFUL
// enums for bitfield MCETRCPAR1_VAL (width: 16)UL
#define MDM_MCETRCPAR1_VAL_ALLZEROS                  0x0000UL
#define MDM_MCETRCPAR1_VAL_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// RDCAPT0
// 
#define MDM_RDCAPT0_ADR (MDM_BASE + 0x0224UL)
static volatile unsigned long* const SP_MDM_RDCAPT0 = (unsigned long*) MDM_RDCAPT0_ADR;
#define S_MDM_RDCAPT0 (*SP_MDM_RDCAPT0)
#define RF24_MDM_O_RDCAPT0                       548
// bitfield: RDCAPT0_CHFI
#define MDM_RDCAPT0_CHFI                             5UL
#define RF24_MDM_RDCAPT0_CHFI_S                  5UL
#define MDM_RDCAPT0_CHFI_BM                          0x0020UL
#define RF24_MDM_RDCAPT0_CHFI_M                  0x0020UL
// enums for bitfield RDCAPT0_CHFI (width: 1)UL
#define MDM_RDCAPT0_CHFI_ZERO                        0x0UL
#define MDM_RDCAPT0_CHFI_ONE                         0x1UL
// bitfield: RDCAPT0_BDE2
#define MDM_RDCAPT0_BDE2                             4UL
#define RF24_MDM_RDCAPT0_BDE2_S                  4UL
#define MDM_RDCAPT0_BDE2_BM                          0x0010UL
#define RF24_MDM_RDCAPT0_BDE2_M                  0x0010UL
// enums for bitfield RDCAPT0_BDE2 (width: 1)UL
#define MDM_RDCAPT0_BDE2_ZERO                        0x0UL
#define MDM_RDCAPT0_BDE2_ONE                         0x1UL
// bitfield: RDCAPT0_FIDC
#define MDM_RDCAPT0_FIDC                             3UL
#define RF24_MDM_RDCAPT0_FIDC_S                  3UL
#define MDM_RDCAPT0_FIDC_BM                          0x0008UL
#define RF24_MDM_RDCAPT0_FIDC_M                  0x0008UL
// enums for bitfield RDCAPT0_FIDC (width: 1)UL
#define MDM_RDCAPT0_FIDC_ZERO                        0x0UL
#define MDM_RDCAPT0_FIDC_ONE                         0x1UL
// bitfield: RDCAPT0_FRAC
#define MDM_RDCAPT0_FRAC                             2UL
#define RF24_MDM_RDCAPT0_FRAC_S                  2UL
#define MDM_RDCAPT0_FRAC_BM                          0x0004UL
#define RF24_MDM_RDCAPT0_FRAC_M                  0x0004UL
// enums for bitfield RDCAPT0_FRAC (width: 1)UL
#define MDM_RDCAPT0_FRAC_ZERO                        0x0UL
#define MDM_RDCAPT0_FRAC_ONE                         0x1UL
// bitfield: RDCAPT0_MGEX
#define MDM_RDCAPT0_MGEX                             1UL
#define RF24_MDM_RDCAPT0_MGEX_S                  1UL
#define MDM_RDCAPT0_MGEX_BM                          0x0002UL
#define RF24_MDM_RDCAPT0_MGEX_M                  0x0002UL
// enums for bitfield RDCAPT0_MGEX (width: 1)UL
#define MDM_RDCAPT0_MGEX_ZERO                        0x0UL
#define MDM_RDCAPT0_MGEX_ONE                         0x1UL
// bitfield: RDCAPT0_CODC
#define MDM_RDCAPT0_CODC                             0UL
#define RF24_MDM_RDCAPT0_CODC_S                  0UL
#define MDM_RDCAPT0_CODC_BM                          0x0001UL
#define RF24_MDM_RDCAPT0_CODC_M                  0x0001UL
// enums for bitfield RDCAPT0_CODC (width: 1)UL
#define MDM_RDCAPT0_CODC_ZERO                        0x0UL
#define MDM_RDCAPT0_CODC_ONE                         0x1UL
// --------------------------------------------------------------
// RDCAPT1
// 
#define MDM_RDCAPT1_ADR (MDM_BASE + 0x0228UL)
static volatile unsigned long* const SP_MDM_RDCAPT1 = (unsigned long*) MDM_RDCAPT1_ADR;
#define S_MDM_RDCAPT1 (*SP_MDM_RDCAPT1)
#define RF24_MDM_O_RDCAPT1                       552
// bitfield: RDCAPT1_C1BEX2
#define MDM_RDCAPT1_C1BEX2                           11UL
#define RF24_MDM_RDCAPT1_C1BEX2_S                11UL
#define MDM_RDCAPT1_C1BEX2_BM                        0x0800UL
#define RF24_MDM_RDCAPT1_C1BEX2_M                0x0800UL
// enums for bitfield RDCAPT1_C1BEX2 (width: 1)UL
#define MDM_RDCAPT1_C1BEX2_ZERO                      0x0UL
#define MDM_RDCAPT1_C1BEX2_ONE                       0x1UL
// bitfield: RDCAPT1_C1BEX1
#define MDM_RDCAPT1_C1BEX1                           10UL
#define RF24_MDM_RDCAPT1_C1BEX1_S                10UL
#define MDM_RDCAPT1_C1BEX1_BM                        0x0400UL
#define RF24_MDM_RDCAPT1_C1BEX1_M                0x0400UL
// enums for bitfield RDCAPT1_C1BEX1 (width: 1)UL
#define MDM_RDCAPT1_C1BEX1_ZERO                      0x0UL
#define MDM_RDCAPT1_C1BEX1_ONE                       0x1UL
// bitfield: RDCAPT1_C1BEX0
#define MDM_RDCAPT1_C1BEX0                           9UL
#define RF24_MDM_RDCAPT1_C1BEX0_S                9UL
#define MDM_RDCAPT1_C1BEX0_BM                        0x0200UL
#define RF24_MDM_RDCAPT1_C1BEX0_M                0x0200UL
// enums for bitfield RDCAPT1_C1BEX0 (width: 1)UL
#define MDM_RDCAPT1_C1BEX0_ZERO                      0x0UL
#define MDM_RDCAPT1_C1BEX0_ONE                       0x1UL
// bitfield: RDCAPT1_SOFD
#define MDM_RDCAPT1_SOFD                             8UL
#define RF24_MDM_RDCAPT1_SOFD_S                  8UL
#define MDM_RDCAPT1_SOFD_BM                          0x0100UL
#define RF24_MDM_RDCAPT1_SOFD_M                  0x0100UL
// enums for bitfield RDCAPT1_SOFD (width: 1)UL
#define MDM_RDCAPT1_SOFD_ZERO                        0x0UL
#define MDM_RDCAPT1_SOFD_ONE                         0x1UL
// bitfield: RDCAPT1_LQIE
#define MDM_RDCAPT1_LQIE                             7UL
#define RF24_MDM_RDCAPT1_LQIE_S                  7UL
#define MDM_RDCAPT1_LQIE_BM                          0x0080UL
#define RF24_MDM_RDCAPT1_LQIE_M                  0x0080UL
// enums for bitfield RDCAPT1_LQIE (width: 1)UL
#define MDM_RDCAPT1_LQIE_ZERO                        0x0UL
#define MDM_RDCAPT1_LQIE_ONE                         0x1UL
// bitfield: RDCAPT1_STIM
#define MDM_RDCAPT1_STIM                             6UL
#define RF24_MDM_RDCAPT1_STIM_S                  6UL
#define MDM_RDCAPT1_STIM_BM                          0x0040UL
#define RF24_MDM_RDCAPT1_STIM_M                  0x0040UL
// enums for bitfield RDCAPT1_STIM (width: 1)UL
#define MDM_RDCAPT1_STIM_ZERO                        0x0UL
#define MDM_RDCAPT1_STIM_ONE                         0x1UL
// bitfield: RDCAPT1_FIFE
#define MDM_RDCAPT1_FIFE                             5UL
#define RF24_MDM_RDCAPT1_FIFE_S                  5UL
#define MDM_RDCAPT1_FIFE_BM                          0x0020UL
#define RF24_MDM_RDCAPT1_FIFE_M                  0x0020UL
// enums for bitfield RDCAPT1_FIFE (width: 1)UL
#define MDM_RDCAPT1_FIFE_ZERO                        0x0UL
#define MDM_RDCAPT1_FIFE_ONE                         0x1UL
// bitfield: RDCAPT1_PDIF
#define MDM_RDCAPT1_PDIF                             4UL
#define RF24_MDM_RDCAPT1_PDIF_S                  4UL
#define MDM_RDCAPT1_PDIF_BM                          0x0010UL
#define RF24_MDM_RDCAPT1_PDIF_M                  0x0010UL
// enums for bitfield RDCAPT1_PDIF (width: 1)UL
#define MDM_RDCAPT1_PDIF_ZERO                        0x0UL
#define MDM_RDCAPT1_PDIF_ONE                         0x1UL
// bitfield: RDCAPT1_CA2P
#define MDM_RDCAPT1_CA2P                             3UL
#define RF24_MDM_RDCAPT1_CA2P_S                  3UL
#define MDM_RDCAPT1_CA2P_BM                          0x0008UL
#define RF24_MDM_RDCAPT1_CA2P_M                  0x0008UL
// enums for bitfield RDCAPT1_CA2P (width: 1)UL
#define MDM_RDCAPT1_CA2P_ZERO                        0x0UL
#define MDM_RDCAPT1_CA2P_ONE                         0x1UL
// bitfield: RDCAPT1_MAFI
#define MDM_RDCAPT1_MAFI                             2UL
#define RF24_MDM_RDCAPT1_MAFI_S                  2UL
#define MDM_RDCAPT1_MAFI_BM                          0x0004UL
#define RF24_MDM_RDCAPT1_MAFI_M                  0x0004UL
// enums for bitfield RDCAPT1_MAFI (width: 1)UL
#define MDM_RDCAPT1_MAFI_ZERO                        0x0UL
#define MDM_RDCAPT1_MAFI_ONE                         0x1UL
// bitfield: RDCAPT1_DSBU
#define MDM_RDCAPT1_DSBU                             1UL
#define RF24_MDM_RDCAPT1_DSBU_S                  1UL
#define MDM_RDCAPT1_DSBU_BM                          0x0002UL
#define RF24_MDM_RDCAPT1_DSBU_M                  0x0002UL
// enums for bitfield RDCAPT1_DSBU (width: 1)UL
#define MDM_RDCAPT1_DSBU_ZERO                        0x0UL
#define MDM_RDCAPT1_DSBU_ONE                         0x1UL
// bitfield: RDCAPT1_MLSEBIT
#define MDM_RDCAPT1_MLSEBIT                          0UL
#define RF24_MDM_RDCAPT1_MLSEBIT_S               0UL
#define MDM_RDCAPT1_MLSEBIT_BM                       0x0001UL
#define RF24_MDM_RDCAPT1_MLSEBIT_M               0x0001UL
// enums for bitfield RDCAPT1_MLSEBIT (width: 1)UL
#define MDM_RDCAPT1_MLSEBIT_ZERO                     0x0UL
#define MDM_RDCAPT1_MLSEBIT_ONE                      0x1UL
// --------------------------------------------------------------
// FECAPT0
// 
#define MDM_FECAPT0_ADR (MDM_BASE + 0x022CUL)
static volatile unsigned long* const SP_MDM_FECAPT0 = (unsigned long*) MDM_FECAPT0_ADR;
#define S_MDM_FECAPT0 (*SP_MDM_FECAPT0)
#define RF24_MDM_O_FECAPT0                       556
// bitfield: FECAPT0_VAL
#define MDM_FECAPT0_VAL                              0UL
#define RF24_MDM_FECAPT0_VAL_S                   0UL
#define MDM_FECAPT0_VAL_BM                           0x1FFFUL
#define RF24_MDM_FECAPT0_VAL_M                   0x1FFFUL
// enums for bitfield FECAPT0_VAL (width: 13)UL
#define MDM_FECAPT0_VAL_ALLZEROS                     0x0000UL
#define MDM_FECAPT0_VAL_ALLONES                      0x1FFFUL
// --------------------------------------------------------------
// FECAPT1
// 
#define MDM_FECAPT1_ADR (MDM_BASE + 0x0230UL)
static volatile unsigned long* const SP_MDM_FECAPT1 = (unsigned long*) MDM_FECAPT1_ADR;
#define S_MDM_FECAPT1 (*SP_MDM_FECAPT1)
#define RF24_MDM_O_FECAPT1                       560
// bitfield: FECAPT1_VAL
#define MDM_FECAPT1_VAL                              0UL
#define RF24_MDM_FECAPT1_VAL_S                   0UL
#define MDM_FECAPT1_VAL_BM                           0x1FFFUL
#define RF24_MDM_FECAPT1_VAL_M                   0x1FFFUL
// enums for bitfield FECAPT1_VAL (width: 13)UL
#define MDM_FECAPT1_VAL_ALLZEROS                     0x0000UL
#define MDM_FECAPT1_VAL_ALLONES                      0x1FFFUL
// --------------------------------------------------------------
// DSCAPT0
// 
#define MDM_DSCAPT0_ADR (MDM_BASE + 0x0234UL)
static volatile unsigned long* const SP_MDM_DSCAPT0 = (unsigned long*) MDM_DSCAPT0_ADR;
#define S_MDM_DSCAPT0 (*SP_MDM_DSCAPT0)
#define RF24_MDM_O_DSCAPT0                       564
// bitfield: DSCAPT0_VAL
#define MDM_DSCAPT0_VAL                              0UL
#define RF24_MDM_DSCAPT0_VAL_S                   0UL
#define MDM_DSCAPT0_VAL_BM                           0x00FFUL
#define RF24_MDM_DSCAPT0_VAL_M                   0x00FFUL
// enums for bitfield DSCAPT0_VAL (width: 8)UL
#define MDM_DSCAPT0_VAL_ALLZEROS                     0x00UL
#define MDM_DSCAPT0_VAL_ALLONES                      0xFFUL
// --------------------------------------------------------------
// DSCAPT1
// 
#define MDM_DSCAPT1_ADR (MDM_BASE + 0x0238UL)
static volatile unsigned long* const SP_MDM_DSCAPT1 = (unsigned long*) MDM_DSCAPT1_ADR;
#define S_MDM_DSCAPT1 (*SP_MDM_DSCAPT1)
#define RF24_MDM_O_DSCAPT1                       568
// bitfield: DSCAPT1_VAL
#define MDM_DSCAPT1_VAL                              0UL
#define RF24_MDM_DSCAPT1_VAL_S                   0UL
#define MDM_DSCAPT1_VAL_BM                           0x00FFUL
#define RF24_MDM_DSCAPT1_VAL_M                   0x00FFUL
// enums for bitfield DSCAPT1_VAL (width: 8)UL
#define MDM_DSCAPT1_VAL_ALLZEROS                     0x00UL
#define MDM_DSCAPT1_VAL_ALLONES                      0xFFUL
// --------------------------------------------------------------
// DSCAPT2
// 
#define MDM_DSCAPT2_ADR (MDM_BASE + 0x023CUL)
static volatile unsigned long* const SP_MDM_DSCAPT2 = (unsigned long*) MDM_DSCAPT2_ADR;
#define S_MDM_DSCAPT2 (*SP_MDM_DSCAPT2)
#define RF24_MDM_O_DSCAPT2                       572
// bitfield: DSCAPT2_VAL
#define MDM_DSCAPT2_VAL                              0UL
#define RF24_MDM_DSCAPT2_VAL_S                   0UL
#define MDM_DSCAPT2_VAL_BM                           0x00FFUL
#define RF24_MDM_DSCAPT2_VAL_M                   0x00FFUL
// enums for bitfield DSCAPT2_VAL (width: 8)UL
#define MDM_DSCAPT2_VAL_ALLZEROS                     0x00UL
#define MDM_DSCAPT2_VAL_ALLONES                      0xFFUL
// --------------------------------------------------------------
// DSCAPT3
// 
#define MDM_DSCAPT3_ADR (MDM_BASE + 0x0240UL)
static volatile unsigned long* const SP_MDM_DSCAPT3 = (unsigned long*) MDM_DSCAPT3_ADR;
#define S_MDM_DSCAPT3 (*SP_MDM_DSCAPT3)
#define RF24_MDM_O_DSCAPT3                       576
// bitfield: DSCAPT3_VAL
#define MDM_DSCAPT3_VAL                              0UL
#define RF24_MDM_DSCAPT3_VAL_S                   0UL
#define MDM_DSCAPT3_VAL_BM                           0x00FFUL
#define RF24_MDM_DSCAPT3_VAL_M                   0x00FFUL
// enums for bitfield DSCAPT3_VAL (width: 8)UL
#define MDM_DSCAPT3_VAL_ALLZEROS                     0x00UL
#define MDM_DSCAPT3_VAL_ALLONES                      0xFFUL
// --------------------------------------------------------------
// DEMSWQU1
// 
#define MDM_DEMSWQU1_ADR (MDM_BASE + 0x0244UL)
static volatile unsigned long* const SP_MDM_DEMSWQU1 = (unsigned long*) MDM_DEMSWQU1_ADR;
#define S_MDM_DEMSWQU1 (*SP_MDM_DEMSWQU1)
#define RF24_MDM_O_DEMSWQU1                      580
// bitfield: DEMSWQU1_MAFCCOMPVAL
#define MDM_DEMSWQU1_MAFCCOMPVAL                     2UL
#define RF24_MDM_DEMSWQU1_MAFCCOMPVAL_S          2UL
#define MDM_DEMSWQU1_MAFCCOMPVAL_BM                  0x03FCUL
#define RF24_MDM_DEMSWQU1_MAFCCOMPVAL_M          0x03FCUL
// enums for bitfield DEMSWQU1_MAFCCOMPVAL (width: 8)UL
#define MDM_DEMSWQU1_MAFCCOMPVAL_ALLZEROS            0x00UL
#define MDM_DEMSWQU1_MAFCCOMPVAL_ALLONES             0xFFUL
// bitfield: DEMSWQU1_SWSEL
#define MDM_DEMSWQU1_SWSEL                           1UL
#define RF24_MDM_DEMSWQU1_SWSEL_S                1UL
#define MDM_DEMSWQU1_SWSEL_BM                        0x0002UL
#define RF24_MDM_DEMSWQU1_SWSEL_M                0x0002UL
// enums for bitfield DEMSWQU1_SWSEL (width: 1)UL
#define MDM_DEMSWQU1_SWSEL_A                         0x0UL
#define MDM_DEMSWQU1_SWSEL_B                         0x1UL
// bitfield: DEMSWQU1_SYNCED
#define MDM_DEMSWQU1_SYNCED                          0UL
#define RF24_MDM_DEMSWQU1_SYNCED_S               0UL
#define MDM_DEMSWQU1_SYNCED_BM                       0x0001UL
#define RF24_MDM_DEMSWQU1_SYNCED_M               0x0001UL
// enums for bitfield DEMSWQU1_SYNCED (width: 1)UL
#define MDM_DEMSWQU1_SYNCED_ZERO                     0x0UL
#define MDM_DEMSWQU1_SYNCED_ONE                      0x1UL
// --------------------------------------------------------------
// GPOCTRL0
// 
#define MDM_GPOCTRL0_ADR (MDM_BASE + 0x0248UL)
static volatile unsigned long* const SP_MDM_GPOCTRL0 = (unsigned long*) MDM_GPOCTRL0_ADR;
#define S_MDM_GPOCTRL0 (*SP_MDM_GPOCTRL0)
#define RF24_MDM_O_GPOCTRL0                      584
// bitfield: GPOCTRL0_GPO7
#define MDM_GPOCTRL0_GPO7                            14UL
#define RF24_MDM_GPOCTRL0_GPO7_S                 14UL
#define MDM_GPOCTRL0_GPO7_BM                         0xC000UL
#define RF24_MDM_GPOCTRL0_GPO7_M                 0xC000UL
// enums for bitfield GPOCTRL0_GPO7 (width: 2)UL
#define MDM_GPOCTRL0_GPO7_SW7                        0x0UL
#define MDM_GPOCTRL0_GPO7_TOPSM_WAIT                 0x1UL
#define MDM_GPOCTRL0_GPO7_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO7_THREE                      0x3UL
// bitfield: GPOCTRL0_GPO6
#define MDM_GPOCTRL0_GPO6                            12UL
#define RF24_MDM_GPOCTRL0_GPO6_S                 12UL
#define MDM_GPOCTRL0_GPO6_BM                         0x3000UL
#define RF24_MDM_GPOCTRL0_GPO6_M                 0x3000UL
// enums for bitfield GPOCTRL0_GPO6 (width: 2)UL
#define MDM_GPOCTRL0_GPO6_TRANSPARENT_OUT            0x1UL
#define MDM_GPOCTRL0_GPO6_SW6                        0x0UL
#define MDM_GPOCTRL0_GPO6_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO6_THREE                      0x3UL
// bitfield: GPOCTRL0_GPO5
#define MDM_GPOCTRL0_GPO5                            10UL
#define RF24_MDM_GPOCTRL0_GPO5_S                 10UL
#define MDM_GPOCTRL0_GPO5_BM                         0x0C00UL
#define RF24_MDM_GPOCTRL0_GPO5_M                 0x0C00UL
// enums for bitfield GPOCTRL0_GPO5 (width: 2)UL
#define MDM_GPOCTRL0_GPO5_SW5                        0x0UL
#define MDM_GPOCTRL0_GPO5_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO5_THREE                      0x3UL
#define MDM_GPOCTRL0_GPO5_DEM_OUT_WORD               0x1UL
// bitfield: GPOCTRL0_GPO4
#define MDM_GPOCTRL0_GPO4                            8UL
#define RF24_MDM_GPOCTRL0_GPO4_S                 8UL
#define MDM_GPOCTRL0_GPO4_BM                         0x0300UL
#define RF24_MDM_GPOCTRL0_GPO4_M                 0x0300UL
// enums for bitfield GPOCTRL0_GPO4 (width: 2)UL
#define MDM_GPOCTRL0_GPO4_CORR_PEAK_C                0x1UL
#define MDM_GPOCTRL0_GPO4_SW4                        0x0UL
#define MDM_GPOCTRL0_GPO4_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO4_THREE                      0x3UL
// bitfield: GPOCTRL0_GPO3
#define MDM_GPOCTRL0_GPO3                            6UL
#define RF24_MDM_GPOCTRL0_GPO3_S                 6UL
#define MDM_GPOCTRL0_GPO3_BM                         0x00C0UL
#define RF24_MDM_GPOCTRL0_GPO3_M                 0x00C0UL
// enums for bitfield GPOCTRL0_GPO3 (width: 2)UL
#define MDM_GPOCTRL0_GPO3_CORR_PEAK_B                0x1UL
#define MDM_GPOCTRL0_GPO3_SW3                        0x0UL
#define MDM_GPOCTRL0_GPO3_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO3_THREE                      0x3UL
// bitfield: GPOCTRL0_GPO2
#define MDM_GPOCTRL0_GPO2                            4UL
#define RF24_MDM_GPOCTRL0_GPO2_S                 4UL
#define MDM_GPOCTRL0_GPO2_BM                         0x0030UL
#define RF24_MDM_GPOCTRL0_GPO2_M                 0x0030UL
// enums for bitfield GPOCTRL0_GPO2 (width: 2)UL
#define MDM_GPOCTRL0_GPO2_CORR_PEAK_A                0x1UL
#define MDM_GPOCTRL0_GPO2_SW2                        0x0UL
#define MDM_GPOCTRL0_GPO2_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO2_THREE                      0x3UL
// bitfield: GPOCTRL0_GPO1
#define MDM_GPOCTRL0_GPO1                            2UL
#define RF24_MDM_GPOCTRL0_GPO1_S                 2UL
#define MDM_GPOCTRL0_GPO1_BM                         0x000CUL
#define RF24_MDM_GPOCTRL0_GPO1_M                 0x000CUL
// enums for bitfield GPOCTRL0_GPO1 (width: 2)UL
#define MDM_GPOCTRL0_GPO1_HWCLK1                     0x1UL
#define MDM_GPOCTRL0_GPO1_SW1                        0x0UL
#define MDM_GPOCTRL0_GPO1_TWO                        0x2UL
#define MDM_GPOCTRL0_GPO1_THREE                      0x3UL
// bitfield: GPOCTRL0_GPO0
#define MDM_GPOCTRL0_GPO0                            0UL
#define RF24_MDM_GPOCTRL0_GPO0_S                 0UL
#define MDM_GPOCTRL0_GPO0_BM                         0x0003UL
#define RF24_MDM_GPOCTRL0_GPO0_M                 0x0003UL
// enums for bitfield GPOCTRL0_GPO0 (width: 2)UL
#define MDM_GPOCTRL0_GPO0_SW0                        0x0UL
#define MDM_GPOCTRL0_GPO0_HWCLK0                     0x1UL
#define MDM_GPOCTRL0_GPO0_LOOPBACK                   0x2UL
#define MDM_GPOCTRL0_GPO0_THREE                      0x3UL
// --------------------------------------------------------------
// GPOCTRL1
// 
#define MDM_GPOCTRL1_ADR (MDM_BASE + 0x024CUL)
static volatile unsigned long* const SP_MDM_GPOCTRL1 = (unsigned long*) MDM_GPOCTRL1_ADR;
#define S_MDM_GPOCTRL1 (*SP_MDM_GPOCTRL1)
#define RF24_MDM_O_GPOCTRL1                      588
// bitfield: GPOCTRL1_HWCLKSTRETCH
#define MDM_GPOCTRL1_HWCLKSTRETCH                    14UL
#define RF24_MDM_GPOCTRL1_HWCLKSTRETCH_S         14UL
#define MDM_GPOCTRL1_HWCLKSTRETCH_BM                 0xC000UL
#define RF24_MDM_GPOCTRL1_HWCLKSTRETCH_M         0xC000UL
// enums for bitfield GPOCTRL1_HWCLKSTRETCH (width: 2)UL
#define MDM_GPOCTRL1_HWCLKSTRETCH_ZERO               0x0UL
#define MDM_GPOCTRL1_HWCLKSTRETCH_ONE                0x1UL
// bitfield: GPOCTRL1_HWCLKMUX1
#define MDM_GPOCTRL1_HWCLKMUX1                       11UL
#define RF24_MDM_GPOCTRL1_HWCLKMUX1_S            11UL
#define MDM_GPOCTRL1_HWCLKMUX1_BM                    0x3800UL
#define RF24_MDM_GPOCTRL1_HWCLKMUX1_M            0x3800UL
// enums for bitfield GPOCTRL1_HWCLKMUX1 (width: 3)UL
#define MDM_GPOCTRL1_HWCLKMUX1_ZERO                  0x0UL
#define MDM_GPOCTRL1_HWCLKMUX1_ONE                   0x1UL
// bitfield: GPOCTRL1_HWCLKMUX0
#define MDM_GPOCTRL1_HWCLKMUX0                       8UL
#define RF24_MDM_GPOCTRL1_HWCLKMUX0_S            8UL
#define MDM_GPOCTRL1_HWCLKMUX0_BM                    0x0700UL
#define RF24_MDM_GPOCTRL1_HWCLKMUX0_M            0x0700UL
// enums for bitfield GPOCTRL1_HWCLKMUX0 (width: 3)UL
#define MDM_GPOCTRL1_HWCLKMUX0_ZERO                  0x0UL
#define MDM_GPOCTRL1_HWCLKMUX0_ONE                   0x1UL
// bitfield: GPOCTRL1_SW
#define MDM_GPOCTRL1_SW                              0UL
#define RF24_MDM_GPOCTRL1_SW_S                   0UL
#define MDM_GPOCTRL1_SW_BM                           0x00FFUL
#define RF24_MDM_GPOCTRL1_SW_M                   0x00FFUL
// enums for bitfield GPOCTRL1_SW (width: 8)UL
#define MDM_GPOCTRL1_SW_ZERO                         0x00UL
#define MDM_GPOCTRL1_SW_ONE                          0x01UL
// --------------------------------------------------------------
// RFERSSI
// 
#define MDM_RFERSSI_ADR (MDM_BASE + 0x0250UL)
static volatile unsigned long* const SP_MDM_RFERSSI = (unsigned long*) MDM_RFERSSI_ADR;
#define S_MDM_RFERSSI (*SP_MDM_RFERSSI)
#define RF24_MDM_O_RFERSSI                       592
// bitfield: RFERSSI_VAL
#define MDM_RFERSSI_VAL                              0UL
#define RF24_MDM_RFERSSI_VAL_S                   0UL
#define MDM_RFERSSI_VAL_BM                           0x00FFUL
#define RF24_MDM_RFERSSI_VAL_M                   0x00FFUL
// enums for bitfield RFERSSI_VAL (width: 8)UL
#define MDM_RFERSSI_VAL_ALLZEROS                     0x00UL
#define MDM_RFERSSI_VAL_ALLONES                      0xFFUL
// --------------------------------------------------------------
// RFEMAXRSSI
// 
#define MDM_RFEMAXRSSI_ADR (MDM_BASE + 0x0254UL)
static volatile unsigned long* const SP_MDM_RFEMAXRSSI = (unsigned long*) MDM_RFEMAXRSSI_ADR;
#define S_MDM_RFEMAXRSSI (*SP_MDM_RFEMAXRSSI)
#define RF24_MDM_O_RFEMAXRSSI                    596
// bitfield: RFEMAXRSSI_VAL
#define MDM_RFEMAXRSSI_VAL                           0UL
#define RF24_MDM_RFEMAXRSSI_VAL_S                0UL
#define MDM_RFEMAXRSSI_VAL_BM                        0x00FFUL
#define RF24_MDM_RFEMAXRSSI_VAL_M                0x00FFUL
// enums for bitfield RFEMAXRSSI_VAL (width: 8)UL
#define MDM_RFEMAXRSSI_VAL_ALLZEROS                  0x00UL
#define MDM_RFEMAXRSSI_VAL_ALLONES                   0xFFUL
// --------------------------------------------------------------
// RFEDBGAIN
// 
#define MDM_RFEDBGAIN_ADR (MDM_BASE + 0x0258UL)
static volatile unsigned long* const SP_MDM_RFEDBGAIN = (unsigned long*) MDM_RFEDBGAIN_ADR;
#define S_MDM_RFEDBGAIN (*SP_MDM_RFEDBGAIN)
#define RF24_MDM_O_RFEDBGAIN                     600
// bitfield: RFEDBGAIN_VAL
#define MDM_RFEDBGAIN_VAL                            0UL
#define RF24_MDM_RFEDBGAIN_VAL_S                 0UL
#define MDM_RFEDBGAIN_VAL_BM                         0x00FFUL
#define RF24_MDM_RFEDBGAIN_VAL_M                 0x00FFUL
// enums for bitfield RFEDBGAIN_VAL (width: 8)UL
#define MDM_RFEDBGAIN_VAL_ALLZEROS                   0x00UL
#define MDM_RFEDBGAIN_VAL_ALLONES                    0xFFUL
// --------------------------------------------------------------
// SYNC0
// 
#define MDM_SYNC0_ADR (MDM_BASE + 0x025CUL)
static volatile unsigned long* const SP_MDM_SYNC0 = (unsigned long*) MDM_SYNC0_ADR;
#define S_MDM_SYNC0 (*SP_MDM_SYNC0)
#define RF24_MDM_O_SYNC0                         604
// bitfield: SYNC0_SWA15C0
#define MDM_SYNC0_SWA15C0                            0UL
#define RF24_MDM_SYNC0_SWA15C0_S                 0UL
#define MDM_SYNC0_SWA15C0_BM                         0xFFFFUL
#define RF24_MDM_SYNC0_SWA15C0_M                 0xFFFFUL
// enums for bitfield SYNC0_SWA15C0 (width: 16)UL
#define MDM_SYNC0_SWA15C0_ALLZEROS                   0x0000UL
#define MDM_SYNC0_SWA15C0_ALLONES                    0xFFFFUL
// --------------------------------------------------------------
// SYNC1
// 
#define MDM_SYNC1_ADR (MDM_BASE + 0x0260UL)
static volatile unsigned long* const SP_MDM_SYNC1 = (unsigned long*) MDM_SYNC1_ADR;
#define S_MDM_SYNC1 (*SP_MDM_SYNC1)
#define RF24_MDM_O_SYNC1                         608
// bitfield: SYNC1_SWA31C16
#define MDM_SYNC1_SWA31C16                           0UL
#define RF24_MDM_SYNC1_SWA31C16_S                0UL
#define MDM_SYNC1_SWA31C16_BM                        0xFFFFUL
#define RF24_MDM_SYNC1_SWA31C16_M                0xFFFFUL
// enums for bitfield SYNC1_SWA31C16 (width: 16)UL
#define MDM_SYNC1_SWA31C16_ALLZEROS                  0x0000UL
#define MDM_SYNC1_SWA31C16_ALLONES                   0xFFFFUL
// --------------------------------------------------------------
// SYNC2
// 
#define MDM_SYNC2_ADR (MDM_BASE + 0x0264UL)
static volatile unsigned long* const SP_MDM_SYNC2 = (unsigned long*) MDM_SYNC2_ADR;
#define S_MDM_SYNC2 (*SP_MDM_SYNC2)
#define RF24_MDM_O_SYNC2                         612
// bitfield: SYNC2_SWB15C0
#define MDM_SYNC2_SWB15C0                            0UL
#define RF24_MDM_SYNC2_SWB15C0_S                 0UL
#define MDM_SYNC2_SWB15C0_BM                         0xFFFFUL
#define RF24_MDM_SYNC2_SWB15C0_M                 0xFFFFUL
// enums for bitfield SYNC2_SWB15C0 (width: 16)UL
#define MDM_SYNC2_SWB15C0_ALLZEROS                   0x0000UL
#define MDM_SYNC2_SWB15C0_ALLONES                    0xFFFFUL
// --------------------------------------------------------------
// SYNC3
// 
#define MDM_SYNC3_ADR (MDM_BASE + 0x0268UL)
static volatile unsigned long* const SP_MDM_SYNC3 = (unsigned long*) MDM_SYNC3_ADR;
#define S_MDM_SYNC3 (*SP_MDM_SYNC3)
#define RF24_MDM_O_SYNC3                         616
// bitfield: SYNC3_SWB31C16
#define MDM_SYNC3_SWB31C16                           0UL
#define RF24_MDM_SYNC3_SWB31C16_S                0UL
#define MDM_SYNC3_SWB31C16_BM                        0xFFFFUL
#define RF24_MDM_SYNC3_SWB31C16_M                0xFFFFUL
// enums for bitfield SYNC3_SWB31C16 (width: 16)UL
#define MDM_SYNC3_SWB31C16_ALLZEROS                  0x0000UL
#define MDM_SYNC3_SWB31C16_ALLONES                   0xFFFFUL

#endif
