============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  11:40:10 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6366 ps) Setup Check with Pin u_counter/out_index_reg[14]/CK->D
          Group: reg2reg
     Startpoint: (R) u_counter/out_index_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) u_counter/out_index_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     128                  
       Uncertainty:-      50                  
     Required Time:=    9822                  
      Launch Clock:-       0                  
         Data Path:-    3456                  
             Slack:=    6366                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  u_counter/out_index_reg[11]/CK -       -     R     (arrival)            15     0     0       0 
  u_counter/out_index_reg[11]/Q  -       CK->Q F     DFFRPQ_X1M_A9TL       2    89   317     317 
  u_counter/g423__5526/Y         -       D->Y  F     AND4_X0P5M_A9TL       1    90   200     517 
  u_counter/g421__4319/Y         -       D->Y  F     AND4_X0P5M_A9TL       1    90   200     717 
  u_counter/g420__6260/Y         -       A->Y  R     NAND3_X1A_A9TL        3   295   195     913 
  u_counter/g791__6131/Y         -       B->Y  R     AND2_X1M_A9TL         1   100   201    1114 
  u_counter/g787__8246/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   158    1272 
  u_counter/g784__1705/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    1429 
  u_counter/g781__1617/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    1586 
  u_counter/g778__6783/CO        -       B->CO R     ADDH_X1M_A9TL         2   126   174    1760 
  u_counter/g777__5526/Y         -       B->Y  R     AND2_X1M_A9TL         1    79   147    1908 
  u_counter/g773__6260/Y         -       B->Y  R     AND2_X1M_A9TL         1    97   147    2055 
  u_counter/g768__6417/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    2212 
  u_counter/g764__1666/CO        -       B->CO R     ADDH_X1M_A9TL         2   128   175    2387 
  u_counter/g763__2346/Y         -       A->Y  R     AND3_X1M_A9TL         1    95   159    2546 
  u_counter/g759__9315/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    2703 
  u_counter/g752__1881/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    2860 
  u_counter/g748__7098/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    3017 
  u_counter/g745__5122/CO        -       B->CO R     ADDH_X1M_A9TL         1    97   157    3174 
  u_counter/g744__1705/Y         -       A->Y  R     XNOR2_X0P7M_A9TL      1   226   124    3298 
  u_counter/g741__1617/Y         -       C->Y  F     NOR3_X1M_A9TL         1   137   158    3456 
  u_counter/out_index_reg[14]/D  -       -     F     DFFRPQ_X1M_A9TL       1     -     0    3456 
#------------------------------------------------------------------------------------------------

