# Generated by vmake version 2.2

# Define path to each library
LIB_XILINXCORELIB = /opt/modelsim10.0c/xilinxlibs_13.2/xilinxcorelib
LIB_STD = /opt/modelsim10.0c/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modelsim10.0c/modeltech/linux_x86_64/../ieee
LIB_WORK = work

# Define path to each design unit
XILINXCORELIB__fifo_generator_v7_2 = $(LIB_XILINXCORELIB)/fifo_generator_v7_2/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
WORK__tx_delay_proc_unit__arch = $(LIB_WORK)/tx_delay_proc_unit/arch.dat
WORK__tx_delay_proc_unit = $(LIB_WORK)/tx_delay_proc_unit/_primary.dat
WORK__testbench__behavioral = $(LIB_WORK)/testbench/behavioral.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__math_pack__body = $(LIB_WORK)/math_pack/body.dat
WORK__math_pack = $(LIB_WORK)/math_pack/_primary.dat
WORK__cdc_fifo__arch = $(LIB_WORK)/cdc_fifo/arch.dat
WORK__cdc_fifo = $(LIB_WORK)/cdc_fifo/_primary.dat
WORK__asfifo_lut_9__asfifo_lut_9_a = $(LIB_WORK)/asfifo_lut_9/asfifo_lut_9_a.dat
WORK__asfifo_lut_9 = $(LIB_WORK)/asfifo_lut_9/_primary.dat
WORK__asfifo_lut_8__asfifo_lut_8_a = $(LIB_WORK)/asfifo_lut_8/asfifo_lut_8_a.dat
WORK__asfifo_lut_8 = $(LIB_WORK)/asfifo_lut_8/_primary.dat
WORK__asfifo_lut_73__asfifo_lut_73_a = $(LIB_WORK)/asfifo_lut_73/asfifo_lut_73_a.dat
WORK__asfifo_lut_73 = $(LIB_WORK)/asfifo_lut_73/_primary.dat
WORK__asfifo_lut_71__asfifo_lut_71_a = $(LIB_WORK)/asfifo_lut_71/asfifo_lut_71_a.dat
WORK__asfifo_lut_71 = $(LIB_WORK)/asfifo_lut_71/_primary.dat
WORK__asfifo_lut_16__asfifo_lut_16_a = $(LIB_WORK)/asfifo_lut_16/asfifo_lut_16_a.dat
WORK__asfifo_lut_16 = $(LIB_WORK)/asfifo_lut_16/_primary.dat
WORK__asfifo_lut_144__asfifo_lut_144_a = $(LIB_WORK)/asfifo_lut_144/asfifo_lut_144_a.dat
WORK__asfifo_lut_144 = $(LIB_WORK)/asfifo_lut_144/_primary.dat
WORK__asfifo_lut_136__asfifo_lut_136_a = $(LIB_WORK)/asfifo_lut_136/asfifo_lut_136_a.dat
WORK__asfifo_lut_136 = $(LIB_WORK)/asfifo_lut_136/_primary.dat
WORK__asfifo_lut_1__asfifo_lut_1_a = $(LIB_WORK)/asfifo_lut_1/asfifo_lut_1_a.dat
WORK__asfifo_lut_1 = $(LIB_WORK)/asfifo_lut_1/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__tx_delay_proc_unit__arch) \
    $(WORK__tx_delay_proc_unit) \
    $(WORK__testbench__behavioral) \
    $(WORK__testbench) \
    $(WORK__math_pack__body) \
    $(WORK__math_pack) \
    $(WORK__cdc_fifo__arch) \
    $(WORK__cdc_fifo) \
    $(WORK__asfifo_lut_9__asfifo_lut_9_a) \
    $(WORK__asfifo_lut_9) \
    $(WORK__asfifo_lut_8__asfifo_lut_8_a) \
    $(WORK__asfifo_lut_8) \
    $(WORK__asfifo_lut_73__asfifo_lut_73_a) \
    $(WORK__asfifo_lut_73) \
    $(WORK__asfifo_lut_71__asfifo_lut_71_a) \
    $(WORK__asfifo_lut_71) \
    $(WORK__asfifo_lut_16__asfifo_lut_16_a) \
    $(WORK__asfifo_lut_16) \
    $(WORK__asfifo_lut_144__asfifo_lut_144_a) \
    $(WORK__asfifo_lut_144) \
    $(WORK__asfifo_lut_136__asfifo_lut_136_a) \
    $(WORK__asfifo_lut_136) \
    $(WORK__asfifo_lut_1__asfifo_lut_1_a) \
    $(WORK__asfifo_lut_1)

$(WORK__asfifo_lut_1) \
$(WORK__asfifo_lut_1__asfifo_lut_1_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_1.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_1.vhd

$(WORK__asfifo_lut_136) \
$(WORK__asfifo_lut_136__asfifo_lut_136_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_136.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_136.vhd

$(WORK__asfifo_lut_144) \
$(WORK__asfifo_lut_144__asfifo_lut_144_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_144.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_144.vhd

$(WORK__asfifo_lut_16) \
$(WORK__asfifo_lut_16__asfifo_lut_16_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_16.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_16.vhd

$(WORK__asfifo_lut_71) \
$(WORK__asfifo_lut_71__asfifo_lut_71_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_71.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_71.vhd

$(WORK__asfifo_lut_73) \
$(WORK__asfifo_lut_73__asfifo_lut_73_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_73.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_73.vhd

$(WORK__asfifo_lut_8) \
$(WORK__asfifo_lut_8__asfifo_lut_8_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_8.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_8.vhd

$(WORK__asfifo_lut_9) \
$(WORK__asfifo_lut_9__asfifo_lut_9_a) : /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_9.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(XILINXCORELIB__fifo_generator_v7_2) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/xilinx_fifos/asfifo_lut_9.vhd

$(WORK__cdc_fifo) \
$(WORK__cdc_fifo__arch) : /home/simkova/haven-git/combov2/comp/cdc_fifo/cdc_fifo.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/cdc_fifo/cdc_fifo.vhd

$(WORK__math_pack) \
$(WORK__math_pack__body) : /home/simkova/haven-git/combov2/comp/base/pkg/math_pack.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/base/pkg/math_pack.vhd

$(WORK__testbench) \
$(WORK__testbench__behavioral) : ../../../../comp/hw_ver/tx_delay_proc_unit/sim/tx_delay_proc_unit_tb.vhd \
		$(WORK__tx_delay_proc_unit) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../comp/hw_ver/tx_delay_proc_unit/sim/tx_delay_proc_unit_tb.vhd

$(WORK__tx_delay_proc_unit) \
$(WORK__tx_delay_proc_unit__arch) : /home/simkova/haven-git/combov2/comp/hw_ver/tx_delay_proc_unit/tx_delay_proc_unit.vhd \
		$(WORK__math_pack) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/simkova/haven-git/combov2/comp/hw_ver/tx_delay_proc_unit/tx_delay_proc_unit.vhd

