// Seed: 3448456690
module module_0;
  wire id_2;
  assign id_2 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri1 id_4
);
  tri id_6 = ~1 == id_4;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    output tri id_9,
    output supply1 id_10,
    output wire id_11,
    input wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    input wand id_17,
    output tri id_18,
    input wand id_19,
    input wire id_20,
    output wor id_21
);
  assign id_7 = id_12;
  module_0();
endmodule
