
Load_Balancer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7b8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b10  0800f8f8  0800f8f8  000108f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010408  08010408  00012254  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010408  08010408  00011408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010410  08010410  00012254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010410  08010410  00011410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010414  08010414  00011414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  08010418  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009478  20000258  0801066c  00012258  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200096d0  0801066c  000126d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00012254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004943f  00000000  00000000  0001227e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b2f1  00000000  00000000  0005b6bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000195c9  00000000  00000000  000669ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000029a8  00000000  00000000  0007ff78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002c12  00000000  00000000  00082920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026487  00000000  00000000  00085532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00044bb7  00000000  00000000  000ab9b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb82f  00000000  00000000  000f0570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001bbd9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008410  00000000  00000000  001bbde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  001c41f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000258 	.word	0x20000258
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f8e0 	.word	0x0800f8e0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000025c 	.word	0x2000025c
 800017c:	0800f8e0 	.word	0x0800f8e0

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr
	...

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	@ 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_d2f>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b80:	bf24      	itt	cs
 8000b82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b8a:	d90d      	bls.n	8000ba8 <__aeabi_d2f+0x30>
 8000b8c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b98:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bac:	d121      	bne.n	8000bf2 <__aeabi_d2f+0x7a>
 8000bae:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bb2:	bfbc      	itt	lt
 8000bb4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	4770      	bxlt	lr
 8000bba:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bbe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc2:	f1c2 0218 	rsb	r2, r2, #24
 8000bc6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bce:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	f040 0001 	orrne.w	r0, r0, #1
 8000bd8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bdc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be4:	ea40 000c 	orr.w	r0, r0, ip
 8000be8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf0:	e7cc      	b.n	8000b8c <__aeabi_d2f+0x14>
 8000bf2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf6:	d107      	bne.n	8000c08 <__aeabi_d2f+0x90>
 8000bf8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bfc:	bf1e      	ittt	ne
 8000bfe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c02:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c06:	4770      	bxne	lr
 8000c08:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_frsub>:
 8000c18:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c1c:	e002      	b.n	8000c24 <__addsf3>
 8000c1e:	bf00      	nop

08000c20 <__aeabi_fsub>:
 8000c20:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c24 <__addsf3>:
 8000c24:	0042      	lsls	r2, r0, #1
 8000c26:	bf1f      	itttt	ne
 8000c28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c2c:	ea92 0f03 	teqne	r2, r3
 8000c30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c38:	d06a      	beq.n	8000d10 <__addsf3+0xec>
 8000c3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c42:	bfc1      	itttt	gt
 8000c44:	18d2      	addgt	r2, r2, r3
 8000c46:	4041      	eorgt	r1, r0
 8000c48:	4048      	eorgt	r0, r1
 8000c4a:	4041      	eorgt	r1, r0
 8000c4c:	bfb8      	it	lt
 8000c4e:	425b      	neglt	r3, r3
 8000c50:	2b19      	cmp	r3, #25
 8000c52:	bf88      	it	hi
 8000c54:	4770      	bxhi	lr
 8000c56:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c5e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c6a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c6e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c72:	bf18      	it	ne
 8000c74:	4249      	negne	r1, r1
 8000c76:	ea92 0f03 	teq	r2, r3
 8000c7a:	d03f      	beq.n	8000cfc <__addsf3+0xd8>
 8000c7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c80:	fa41 fc03 	asr.w	ip, r1, r3
 8000c84:	eb10 000c 	adds.w	r0, r0, ip
 8000c88:	f1c3 0320 	rsb	r3, r3, #32
 8000c8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c90:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c94:	d502      	bpl.n	8000c9c <__addsf3+0x78>
 8000c96:	4249      	negs	r1, r1
 8000c98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c9c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ca0:	d313      	bcc.n	8000cca <__addsf3+0xa6>
 8000ca2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ca6:	d306      	bcc.n	8000cb6 <__addsf3+0x92>
 8000ca8:	0840      	lsrs	r0, r0, #1
 8000caa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cae:	f102 0201 	add.w	r2, r2, #1
 8000cb2:	2afe      	cmp	r2, #254	@ 0xfe
 8000cb4:	d251      	bcs.n	8000d5a <__addsf3+0x136>
 8000cb6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cbe:	bf08      	it	eq
 8000cc0:	f020 0001 	biceq.w	r0, r0, #1
 8000cc4:	ea40 0003 	orr.w	r0, r0, r3
 8000cc8:	4770      	bx	lr
 8000cca:	0049      	lsls	r1, r1, #1
 8000ccc:	eb40 0000 	adc.w	r0, r0, r0
 8000cd0:	3a01      	subs	r2, #1
 8000cd2:	bf28      	it	cs
 8000cd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cd8:	d2ed      	bcs.n	8000cb6 <__addsf3+0x92>
 8000cda:	fab0 fc80 	clz	ip, r0
 8000cde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ce2:	ebb2 020c 	subs.w	r2, r2, ip
 8000ce6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cea:	bfaa      	itet	ge
 8000cec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cf0:	4252      	neglt	r2, r2
 8000cf2:	4318      	orrge	r0, r3
 8000cf4:	bfbc      	itt	lt
 8000cf6:	40d0      	lsrlt	r0, r2
 8000cf8:	4318      	orrlt	r0, r3
 8000cfa:	4770      	bx	lr
 8000cfc:	f092 0f00 	teq	r2, #0
 8000d00:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d04:	bf06      	itte	eq
 8000d06:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d0a:	3201      	addeq	r2, #1
 8000d0c:	3b01      	subne	r3, #1
 8000d0e:	e7b5      	b.n	8000c7c <__addsf3+0x58>
 8000d10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d18:	bf18      	it	ne
 8000d1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d1e:	d021      	beq.n	8000d64 <__addsf3+0x140>
 8000d20:	ea92 0f03 	teq	r2, r3
 8000d24:	d004      	beq.n	8000d30 <__addsf3+0x10c>
 8000d26:	f092 0f00 	teq	r2, #0
 8000d2a:	bf08      	it	eq
 8000d2c:	4608      	moveq	r0, r1
 8000d2e:	4770      	bx	lr
 8000d30:	ea90 0f01 	teq	r0, r1
 8000d34:	bf1c      	itt	ne
 8000d36:	2000      	movne	r0, #0
 8000d38:	4770      	bxne	lr
 8000d3a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d3e:	d104      	bne.n	8000d4a <__addsf3+0x126>
 8000d40:	0040      	lsls	r0, r0, #1
 8000d42:	bf28      	it	cs
 8000d44:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d48:	4770      	bx	lr
 8000d4a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d4e:	bf3c      	itt	cc
 8000d50:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d54:	4770      	bxcc	lr
 8000d56:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d5a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d62:	4770      	bx	lr
 8000d64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d68:	bf16      	itet	ne
 8000d6a:	4608      	movne	r0, r1
 8000d6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d70:	4601      	movne	r1, r0
 8000d72:	0242      	lsls	r2, r0, #9
 8000d74:	bf06      	itte	eq
 8000d76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d7a:	ea90 0f01 	teqeq	r0, r1
 8000d7e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_ui2f>:
 8000d84:	f04f 0300 	mov.w	r3, #0
 8000d88:	e004      	b.n	8000d94 <__aeabi_i2f+0x8>
 8000d8a:	bf00      	nop

08000d8c <__aeabi_i2f>:
 8000d8c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d90:	bf48      	it	mi
 8000d92:	4240      	negmi	r0, r0
 8000d94:	ea5f 0c00 	movs.w	ip, r0
 8000d98:	bf08      	it	eq
 8000d9a:	4770      	bxeq	lr
 8000d9c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000da0:	4601      	mov	r1, r0
 8000da2:	f04f 0000 	mov.w	r0, #0
 8000da6:	e01c      	b.n	8000de2 <__aeabi_l2f+0x2a>

08000da8 <__aeabi_ul2f>:
 8000da8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dac:	bf08      	it	eq
 8000dae:	4770      	bxeq	lr
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	e00a      	b.n	8000dcc <__aeabi_l2f+0x14>
 8000db6:	bf00      	nop

08000db8 <__aeabi_l2f>:
 8000db8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dbc:	bf08      	it	eq
 8000dbe:	4770      	bxeq	lr
 8000dc0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dc4:	d502      	bpl.n	8000dcc <__aeabi_l2f+0x14>
 8000dc6:	4240      	negs	r0, r0
 8000dc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dcc:	ea5f 0c01 	movs.w	ip, r1
 8000dd0:	bf02      	ittt	eq
 8000dd2:	4684      	moveq	ip, r0
 8000dd4:	4601      	moveq	r1, r0
 8000dd6:	2000      	moveq	r0, #0
 8000dd8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ddc:	bf08      	it	eq
 8000dde:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000de2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000de6:	fabc f28c 	clz	r2, ip
 8000dea:	3a08      	subs	r2, #8
 8000dec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000df0:	db10      	blt.n	8000e14 <__aeabi_l2f+0x5c>
 8000df2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df6:	4463      	add	r3, ip
 8000df8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dfc:	f1c2 0220 	rsb	r2, r2, #32
 8000e00:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e04:	fa20 f202 	lsr.w	r2, r0, r2
 8000e08:	eb43 0002 	adc.w	r0, r3, r2
 8000e0c:	bf08      	it	eq
 8000e0e:	f020 0001 	biceq.w	r0, r0, #1
 8000e12:	4770      	bx	lr
 8000e14:	f102 0220 	add.w	r2, r2, #32
 8000e18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1c:	f1c2 0220 	rsb	r2, r2, #32
 8000e20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e24:	fa21 f202 	lsr.w	r2, r1, r2
 8000e28:	eb43 0002 	adc.w	r0, r3, r2
 8000e2c:	bf08      	it	eq
 8000e2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_fmul>:
 8000e34:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e3c:	bf1e      	ittt	ne
 8000e3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e42:	ea92 0f0c 	teqne	r2, ip
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d06f      	beq.n	8000f2c <__aeabi_fmul+0xf8>
 8000e4c:	441a      	add	r2, r3
 8000e4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e52:	0240      	lsls	r0, r0, #9
 8000e54:	bf18      	it	ne
 8000e56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e5a:	d01e      	beq.n	8000e9a <__aeabi_fmul+0x66>
 8000e5c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e68:	fba0 3101 	umull	r3, r1, r0, r1
 8000e6c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e70:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e74:	bf3e      	ittt	cc
 8000e76:	0049      	lslcc	r1, r1, #1
 8000e78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e7c:	005b      	lslcc	r3, r3, #1
 8000e7e:	ea40 0001 	orr.w	r0, r0, r1
 8000e82:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e86:	2afd      	cmp	r2, #253	@ 0xfd
 8000e88:	d81d      	bhi.n	8000ec6 <__aeabi_fmul+0x92>
 8000e8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e92:	bf08      	it	eq
 8000e94:	f020 0001 	biceq.w	r0, r0, #1
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea2:	bf08      	it	eq
 8000ea4:	0249      	lsleq	r1, r1, #9
 8000ea6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eaa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000eae:	3a7f      	subs	r2, #127	@ 0x7f
 8000eb0:	bfc2      	ittt	gt
 8000eb2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eba:	4770      	bxgt	lr
 8000ebc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ec0:	f04f 0300 	mov.w	r3, #0
 8000ec4:	3a01      	subs	r2, #1
 8000ec6:	dc5d      	bgt.n	8000f84 <__aeabi_fmul+0x150>
 8000ec8:	f112 0f19 	cmn.w	r2, #25
 8000ecc:	bfdc      	itt	le
 8000ece:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ed2:	4770      	bxle	lr
 8000ed4:	f1c2 0200 	rsb	r2, r2, #0
 8000ed8:	0041      	lsls	r1, r0, #1
 8000eda:	fa21 f102 	lsr.w	r1, r1, r2
 8000ede:	f1c2 0220 	rsb	r2, r2, #32
 8000ee2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ee6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eea:	f140 0000 	adc.w	r0, r0, #0
 8000eee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ef2:	bf08      	it	eq
 8000ef4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef8:	4770      	bx	lr
 8000efa:	f092 0f00 	teq	r2, #0
 8000efe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0040      	lsleq	r0, r0, #1
 8000f06:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f0a:	3a01      	subeq	r2, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xce>
 8000f0e:	ea40 000c 	orr.w	r0, r0, ip
 8000f12:	f093 0f00 	teq	r3, #0
 8000f16:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f1a:	bf02      	ittt	eq
 8000f1c:	0049      	lsleq	r1, r1, #1
 8000f1e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f22:	3b01      	subeq	r3, #1
 8000f24:	d0f9      	beq.n	8000f1a <__aeabi_fmul+0xe6>
 8000f26:	ea41 010c 	orr.w	r1, r1, ip
 8000f2a:	e78f      	b.n	8000e4c <__aeabi_fmul+0x18>
 8000f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	bf18      	it	ne
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d00a      	beq.n	8000f52 <__aeabi_fmul+0x11e>
 8000f3c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f40:	bf18      	it	ne
 8000f42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f46:	d1d8      	bne.n	8000efa <__aeabi_fmul+0xc6>
 8000f48:	ea80 0001 	eor.w	r0, r0, r1
 8000f4c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f50:	4770      	bx	lr
 8000f52:	f090 0f00 	teq	r0, #0
 8000f56:	bf17      	itett	ne
 8000f58:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f5c:	4608      	moveq	r0, r1
 8000f5e:	f091 0f00 	teqne	r1, #0
 8000f62:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f66:	d014      	beq.n	8000f92 <__aeabi_fmul+0x15e>
 8000f68:	ea92 0f0c 	teq	r2, ip
 8000f6c:	d101      	bne.n	8000f72 <__aeabi_fmul+0x13e>
 8000f6e:	0242      	lsls	r2, r0, #9
 8000f70:	d10f      	bne.n	8000f92 <__aeabi_fmul+0x15e>
 8000f72:	ea93 0f0c 	teq	r3, ip
 8000f76:	d103      	bne.n	8000f80 <__aeabi_fmul+0x14c>
 8000f78:	024b      	lsls	r3, r1, #9
 8000f7a:	bf18      	it	ne
 8000f7c:	4608      	movne	r0, r1
 8000f7e:	d108      	bne.n	8000f92 <__aeabi_fmul+0x15e>
 8000f80:	ea80 0001 	eor.w	r0, r0, r1
 8000f84:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f90:	4770      	bx	lr
 8000f92:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f96:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f9a:	4770      	bx	lr

08000f9c <__aeabi_fdiv>:
 8000f9c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fa0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fa4:	bf1e      	ittt	ne
 8000fa6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000faa:	ea92 0f0c 	teqne	r2, ip
 8000fae:	ea93 0f0c 	teqne	r3, ip
 8000fb2:	d069      	beq.n	8001088 <__aeabi_fdiv+0xec>
 8000fb4:	eba2 0203 	sub.w	r2, r2, r3
 8000fb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fbc:	0249      	lsls	r1, r1, #9
 8000fbe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fc2:	d037      	beq.n	8001034 <__aeabi_fdiv+0x98>
 8000fc4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fc8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fcc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fd0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000fd4:	428b      	cmp	r3, r1
 8000fd6:	bf38      	it	cc
 8000fd8:	005b      	lslcc	r3, r3, #1
 8000fda:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000fde:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000fe2:	428b      	cmp	r3, r1
 8000fe4:	bf24      	itt	cs
 8000fe6:	1a5b      	subcs	r3, r3, r1
 8000fe8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ff0:	bf24      	itt	cs
 8000ff2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ff6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ffa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ffe:	bf24      	itt	cs
 8001000:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001004:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001008:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800100c:	bf24      	itt	cs
 800100e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001012:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	bf18      	it	ne
 800101a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800101e:	d1e0      	bne.n	8000fe2 <__aeabi_fdiv+0x46>
 8001020:	2afd      	cmp	r2, #253	@ 0xfd
 8001022:	f63f af50 	bhi.w	8000ec6 <__aeabi_fmul+0x92>
 8001026:	428b      	cmp	r3, r1
 8001028:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800102c:	bf08      	it	eq
 800102e:	f020 0001 	biceq.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001038:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800103c:	327f      	adds	r2, #127	@ 0x7f
 800103e:	bfc2      	ittt	gt
 8001040:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001044:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001048:	4770      	bxgt	lr
 800104a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800104e:	f04f 0300 	mov.w	r3, #0
 8001052:	3a01      	subs	r2, #1
 8001054:	e737      	b.n	8000ec6 <__aeabi_fmul+0x92>
 8001056:	f092 0f00 	teq	r2, #0
 800105a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0040      	lsleq	r0, r0, #1
 8001062:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001066:	3a01      	subeq	r2, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xc2>
 800106a:	ea40 000c 	orr.w	r0, r0, ip
 800106e:	f093 0f00 	teq	r3, #0
 8001072:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001076:	bf02      	ittt	eq
 8001078:	0049      	lsleq	r1, r1, #1
 800107a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800107e:	3b01      	subeq	r3, #1
 8001080:	d0f9      	beq.n	8001076 <__aeabi_fdiv+0xda>
 8001082:	ea41 010c 	orr.w	r1, r1, ip
 8001086:	e795      	b.n	8000fb4 <__aeabi_fdiv+0x18>
 8001088:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800108c:	ea92 0f0c 	teq	r2, ip
 8001090:	d108      	bne.n	80010a4 <__aeabi_fdiv+0x108>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	f47f af7d 	bne.w	8000f92 <__aeabi_fmul+0x15e>
 8001098:	ea93 0f0c 	teq	r3, ip
 800109c:	f47f af70 	bne.w	8000f80 <__aeabi_fmul+0x14c>
 80010a0:	4608      	mov	r0, r1
 80010a2:	e776      	b.n	8000f92 <__aeabi_fmul+0x15e>
 80010a4:	ea93 0f0c 	teq	r3, ip
 80010a8:	d104      	bne.n	80010b4 <__aeabi_fdiv+0x118>
 80010aa:	024b      	lsls	r3, r1, #9
 80010ac:	f43f af4c 	beq.w	8000f48 <__aeabi_fmul+0x114>
 80010b0:	4608      	mov	r0, r1
 80010b2:	e76e      	b.n	8000f92 <__aeabi_fmul+0x15e>
 80010b4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010b8:	bf18      	it	ne
 80010ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010be:	d1ca      	bne.n	8001056 <__aeabi_fdiv+0xba>
 80010c0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010c4:	f47f af5c 	bne.w	8000f80 <__aeabi_fmul+0x14c>
 80010c8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010cc:	f47f af3c 	bne.w	8000f48 <__aeabi_fmul+0x114>
 80010d0:	e75f      	b.n	8000f92 <__aeabi_fmul+0x15e>
 80010d2:	bf00      	nop

080010d4 <__gesf2>:
 80010d4:	f04f 3cff 	mov.w	ip, #4294967295
 80010d8:	e006      	b.n	80010e8 <__cmpsf2+0x4>
 80010da:	bf00      	nop

080010dc <__lesf2>:
 80010dc:	f04f 0c01 	mov.w	ip, #1
 80010e0:	e002      	b.n	80010e8 <__cmpsf2+0x4>
 80010e2:	bf00      	nop

080010e4 <__cmpsf2>:
 80010e4:	f04f 0c01 	mov.w	ip, #1
 80010e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010f4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010f8:	bf18      	it	ne
 80010fa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010fe:	d011      	beq.n	8001124 <__cmpsf2+0x40>
 8001100:	b001      	add	sp, #4
 8001102:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001106:	bf18      	it	ne
 8001108:	ea90 0f01 	teqne	r0, r1
 800110c:	bf58      	it	pl
 800110e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001112:	bf88      	it	hi
 8001114:	17c8      	asrhi	r0, r1, #31
 8001116:	bf38      	it	cc
 8001118:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800111c:	bf18      	it	ne
 800111e:	f040 0001 	orrne.w	r0, r0, #1
 8001122:	4770      	bx	lr
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	d102      	bne.n	8001130 <__cmpsf2+0x4c>
 800112a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800112e:	d105      	bne.n	800113c <__cmpsf2+0x58>
 8001130:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001134:	d1e4      	bne.n	8001100 <__cmpsf2+0x1c>
 8001136:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800113a:	d0e1      	beq.n	8001100 <__cmpsf2+0x1c>
 800113c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop

08001144 <__aeabi_cfrcmple>:
 8001144:	4684      	mov	ip, r0
 8001146:	4608      	mov	r0, r1
 8001148:	4661      	mov	r1, ip
 800114a:	e7ff      	b.n	800114c <__aeabi_cfcmpeq>

0800114c <__aeabi_cfcmpeq>:
 800114c:	b50f      	push	{r0, r1, r2, r3, lr}
 800114e:	f7ff ffc9 	bl	80010e4 <__cmpsf2>
 8001152:	2800      	cmp	r0, #0
 8001154:	bf48      	it	mi
 8001156:	f110 0f00 	cmnmi.w	r0, #0
 800115a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800115c <__aeabi_fcmpeq>:
 800115c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001160:	f7ff fff4 	bl	800114c <__aeabi_cfcmpeq>
 8001164:	bf0c      	ite	eq
 8001166:	2001      	moveq	r0, #1
 8001168:	2000      	movne	r0, #0
 800116a:	f85d fb08 	ldr.w	pc, [sp], #8
 800116e:	bf00      	nop

08001170 <__aeabi_fcmplt>:
 8001170:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001174:	f7ff ffea 	bl	800114c <__aeabi_cfcmpeq>
 8001178:	bf34      	ite	cc
 800117a:	2001      	movcc	r0, #1
 800117c:	2000      	movcs	r0, #0
 800117e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001182:	bf00      	nop

08001184 <__aeabi_fcmple>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff ffe0 	bl	800114c <__aeabi_cfcmpeq>
 800118c:	bf94      	ite	ls
 800118e:	2001      	movls	r0, #1
 8001190:	2000      	movhi	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmpge>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffd2 	bl	8001144 <__aeabi_cfrcmple>
 80011a0:	bf94      	ite	ls
 80011a2:	2001      	movls	r0, #1
 80011a4:	2000      	movhi	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmpgt>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffc8 	bl	8001144 <__aeabi_cfrcmple>
 80011b4:	bf34      	ite	cc
 80011b6:	2001      	movcc	r0, #1
 80011b8:	2000      	movcs	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_uldivmod>:
 80011c0:	b953      	cbnz	r3, 80011d8 <__aeabi_uldivmod+0x18>
 80011c2:	b94a      	cbnz	r2, 80011d8 <__aeabi_uldivmod+0x18>
 80011c4:	2900      	cmp	r1, #0
 80011c6:	bf08      	it	eq
 80011c8:	2800      	cmpeq	r0, #0
 80011ca:	bf1c      	itt	ne
 80011cc:	f04f 31ff 	movne.w	r1, #4294967295
 80011d0:	f04f 30ff 	movne.w	r0, #4294967295
 80011d4:	f000 b988 	b.w	80014e8 <__aeabi_idiv0>
 80011d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80011dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011e0:	f000 f806 	bl	80011f0 <__udivmoddi4>
 80011e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011ec:	b004      	add	sp, #16
 80011ee:	4770      	bx	lr

080011f0 <__udivmoddi4>:
 80011f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011f4:	9d08      	ldr	r5, [sp, #32]
 80011f6:	468e      	mov	lr, r1
 80011f8:	4604      	mov	r4, r0
 80011fa:	4688      	mov	r8, r1
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d14a      	bne.n	8001296 <__udivmoddi4+0xa6>
 8001200:	428a      	cmp	r2, r1
 8001202:	4617      	mov	r7, r2
 8001204:	d962      	bls.n	80012cc <__udivmoddi4+0xdc>
 8001206:	fab2 f682 	clz	r6, r2
 800120a:	b14e      	cbz	r6, 8001220 <__udivmoddi4+0x30>
 800120c:	f1c6 0320 	rsb	r3, r6, #32
 8001210:	fa01 f806 	lsl.w	r8, r1, r6
 8001214:	fa20 f303 	lsr.w	r3, r0, r3
 8001218:	40b7      	lsls	r7, r6
 800121a:	ea43 0808 	orr.w	r8, r3, r8
 800121e:	40b4      	lsls	r4, r6
 8001220:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001224:	fa1f fc87 	uxth.w	ip, r7
 8001228:	fbb8 f1fe 	udiv	r1, r8, lr
 800122c:	0c23      	lsrs	r3, r4, #16
 800122e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001232:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001236:	fb01 f20c 	mul.w	r2, r1, ip
 800123a:	429a      	cmp	r2, r3
 800123c:	d909      	bls.n	8001252 <__udivmoddi4+0x62>
 800123e:	18fb      	adds	r3, r7, r3
 8001240:	f101 30ff 	add.w	r0, r1, #4294967295
 8001244:	f080 80ea 	bcs.w	800141c <__udivmoddi4+0x22c>
 8001248:	429a      	cmp	r2, r3
 800124a:	f240 80e7 	bls.w	800141c <__udivmoddi4+0x22c>
 800124e:	3902      	subs	r1, #2
 8001250:	443b      	add	r3, r7
 8001252:	1a9a      	subs	r2, r3, r2
 8001254:	b2a3      	uxth	r3, r4
 8001256:	fbb2 f0fe 	udiv	r0, r2, lr
 800125a:	fb0e 2210 	mls	r2, lr, r0, r2
 800125e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001262:	fb00 fc0c 	mul.w	ip, r0, ip
 8001266:	459c      	cmp	ip, r3
 8001268:	d909      	bls.n	800127e <__udivmoddi4+0x8e>
 800126a:	18fb      	adds	r3, r7, r3
 800126c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001270:	f080 80d6 	bcs.w	8001420 <__udivmoddi4+0x230>
 8001274:	459c      	cmp	ip, r3
 8001276:	f240 80d3 	bls.w	8001420 <__udivmoddi4+0x230>
 800127a:	443b      	add	r3, r7
 800127c:	3802      	subs	r0, #2
 800127e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001282:	eba3 030c 	sub.w	r3, r3, ip
 8001286:	2100      	movs	r1, #0
 8001288:	b11d      	cbz	r5, 8001292 <__udivmoddi4+0xa2>
 800128a:	40f3      	lsrs	r3, r6
 800128c:	2200      	movs	r2, #0
 800128e:	e9c5 3200 	strd	r3, r2, [r5]
 8001292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001296:	428b      	cmp	r3, r1
 8001298:	d905      	bls.n	80012a6 <__udivmoddi4+0xb6>
 800129a:	b10d      	cbz	r5, 80012a0 <__udivmoddi4+0xb0>
 800129c:	e9c5 0100 	strd	r0, r1, [r5]
 80012a0:	2100      	movs	r1, #0
 80012a2:	4608      	mov	r0, r1
 80012a4:	e7f5      	b.n	8001292 <__udivmoddi4+0xa2>
 80012a6:	fab3 f183 	clz	r1, r3
 80012aa:	2900      	cmp	r1, #0
 80012ac:	d146      	bne.n	800133c <__udivmoddi4+0x14c>
 80012ae:	4573      	cmp	r3, lr
 80012b0:	d302      	bcc.n	80012b8 <__udivmoddi4+0xc8>
 80012b2:	4282      	cmp	r2, r0
 80012b4:	f200 8105 	bhi.w	80014c2 <__udivmoddi4+0x2d2>
 80012b8:	1a84      	subs	r4, r0, r2
 80012ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80012be:	2001      	movs	r0, #1
 80012c0:	4690      	mov	r8, r2
 80012c2:	2d00      	cmp	r5, #0
 80012c4:	d0e5      	beq.n	8001292 <__udivmoddi4+0xa2>
 80012c6:	e9c5 4800 	strd	r4, r8, [r5]
 80012ca:	e7e2      	b.n	8001292 <__udivmoddi4+0xa2>
 80012cc:	2a00      	cmp	r2, #0
 80012ce:	f000 8090 	beq.w	80013f2 <__udivmoddi4+0x202>
 80012d2:	fab2 f682 	clz	r6, r2
 80012d6:	2e00      	cmp	r6, #0
 80012d8:	f040 80a4 	bne.w	8001424 <__udivmoddi4+0x234>
 80012dc:	1a8a      	subs	r2, r1, r2
 80012de:	0c03      	lsrs	r3, r0, #16
 80012e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012e4:	b280      	uxth	r0, r0
 80012e6:	b2bc      	uxth	r4, r7
 80012e8:	2101      	movs	r1, #1
 80012ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80012ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80012f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012f6:	fb04 f20c 	mul.w	r2, r4, ip
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d907      	bls.n	800130e <__udivmoddi4+0x11e>
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001304:	d202      	bcs.n	800130c <__udivmoddi4+0x11c>
 8001306:	429a      	cmp	r2, r3
 8001308:	f200 80e0 	bhi.w	80014cc <__udivmoddi4+0x2dc>
 800130c:	46c4      	mov	ip, r8
 800130e:	1a9b      	subs	r3, r3, r2
 8001310:	fbb3 f2fe 	udiv	r2, r3, lr
 8001314:	fb0e 3312 	mls	r3, lr, r2, r3
 8001318:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800131c:	fb02 f404 	mul.w	r4, r2, r4
 8001320:	429c      	cmp	r4, r3
 8001322:	d907      	bls.n	8001334 <__udivmoddi4+0x144>
 8001324:	18fb      	adds	r3, r7, r3
 8001326:	f102 30ff 	add.w	r0, r2, #4294967295
 800132a:	d202      	bcs.n	8001332 <__udivmoddi4+0x142>
 800132c:	429c      	cmp	r4, r3
 800132e:	f200 80ca 	bhi.w	80014c6 <__udivmoddi4+0x2d6>
 8001332:	4602      	mov	r2, r0
 8001334:	1b1b      	subs	r3, r3, r4
 8001336:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800133a:	e7a5      	b.n	8001288 <__udivmoddi4+0x98>
 800133c:	f1c1 0620 	rsb	r6, r1, #32
 8001340:	408b      	lsls	r3, r1
 8001342:	fa22 f706 	lsr.w	r7, r2, r6
 8001346:	431f      	orrs	r7, r3
 8001348:	fa0e f401 	lsl.w	r4, lr, r1
 800134c:	fa20 f306 	lsr.w	r3, r0, r6
 8001350:	fa2e fe06 	lsr.w	lr, lr, r6
 8001354:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001358:	4323      	orrs	r3, r4
 800135a:	fa00 f801 	lsl.w	r8, r0, r1
 800135e:	fa1f fc87 	uxth.w	ip, r7
 8001362:	fbbe f0f9 	udiv	r0, lr, r9
 8001366:	0c1c      	lsrs	r4, r3, #16
 8001368:	fb09 ee10 	mls	lr, r9, r0, lr
 800136c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001370:	fb00 fe0c 	mul.w	lr, r0, ip
 8001374:	45a6      	cmp	lr, r4
 8001376:	fa02 f201 	lsl.w	r2, r2, r1
 800137a:	d909      	bls.n	8001390 <__udivmoddi4+0x1a0>
 800137c:	193c      	adds	r4, r7, r4
 800137e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001382:	f080 809c 	bcs.w	80014be <__udivmoddi4+0x2ce>
 8001386:	45a6      	cmp	lr, r4
 8001388:	f240 8099 	bls.w	80014be <__udivmoddi4+0x2ce>
 800138c:	3802      	subs	r0, #2
 800138e:	443c      	add	r4, r7
 8001390:	eba4 040e 	sub.w	r4, r4, lr
 8001394:	fa1f fe83 	uxth.w	lr, r3
 8001398:	fbb4 f3f9 	udiv	r3, r4, r9
 800139c:	fb09 4413 	mls	r4, r9, r3, r4
 80013a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80013a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80013a8:	45a4      	cmp	ip, r4
 80013aa:	d908      	bls.n	80013be <__udivmoddi4+0x1ce>
 80013ac:	193c      	adds	r4, r7, r4
 80013ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80013b2:	f080 8082 	bcs.w	80014ba <__udivmoddi4+0x2ca>
 80013b6:	45a4      	cmp	ip, r4
 80013b8:	d97f      	bls.n	80014ba <__udivmoddi4+0x2ca>
 80013ba:	3b02      	subs	r3, #2
 80013bc:	443c      	add	r4, r7
 80013be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80013c2:	eba4 040c 	sub.w	r4, r4, ip
 80013c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80013ca:	4564      	cmp	r4, ip
 80013cc:	4673      	mov	r3, lr
 80013ce:	46e1      	mov	r9, ip
 80013d0:	d362      	bcc.n	8001498 <__udivmoddi4+0x2a8>
 80013d2:	d05f      	beq.n	8001494 <__udivmoddi4+0x2a4>
 80013d4:	b15d      	cbz	r5, 80013ee <__udivmoddi4+0x1fe>
 80013d6:	ebb8 0203 	subs.w	r2, r8, r3
 80013da:	eb64 0409 	sbc.w	r4, r4, r9
 80013de:	fa04 f606 	lsl.w	r6, r4, r6
 80013e2:	fa22 f301 	lsr.w	r3, r2, r1
 80013e6:	431e      	orrs	r6, r3
 80013e8:	40cc      	lsrs	r4, r1
 80013ea:	e9c5 6400 	strd	r6, r4, [r5]
 80013ee:	2100      	movs	r1, #0
 80013f0:	e74f      	b.n	8001292 <__udivmoddi4+0xa2>
 80013f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80013f6:	0c01      	lsrs	r1, r0, #16
 80013f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80013fc:	b280      	uxth	r0, r0
 80013fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001402:	463b      	mov	r3, r7
 8001404:	4638      	mov	r0, r7
 8001406:	463c      	mov	r4, r7
 8001408:	46b8      	mov	r8, r7
 800140a:	46be      	mov	lr, r7
 800140c:	2620      	movs	r6, #32
 800140e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001412:	eba2 0208 	sub.w	r2, r2, r8
 8001416:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800141a:	e766      	b.n	80012ea <__udivmoddi4+0xfa>
 800141c:	4601      	mov	r1, r0
 800141e:	e718      	b.n	8001252 <__udivmoddi4+0x62>
 8001420:	4610      	mov	r0, r2
 8001422:	e72c      	b.n	800127e <__udivmoddi4+0x8e>
 8001424:	f1c6 0220 	rsb	r2, r6, #32
 8001428:	fa2e f302 	lsr.w	r3, lr, r2
 800142c:	40b7      	lsls	r7, r6
 800142e:	40b1      	lsls	r1, r6
 8001430:	fa20 f202 	lsr.w	r2, r0, r2
 8001434:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001438:	430a      	orrs	r2, r1
 800143a:	fbb3 f8fe 	udiv	r8, r3, lr
 800143e:	b2bc      	uxth	r4, r7
 8001440:	fb0e 3318 	mls	r3, lr, r8, r3
 8001444:	0c11      	lsrs	r1, r2, #16
 8001446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800144a:	fb08 f904 	mul.w	r9, r8, r4
 800144e:	40b0      	lsls	r0, r6
 8001450:	4589      	cmp	r9, r1
 8001452:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001456:	b280      	uxth	r0, r0
 8001458:	d93e      	bls.n	80014d8 <__udivmoddi4+0x2e8>
 800145a:	1879      	adds	r1, r7, r1
 800145c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001460:	d201      	bcs.n	8001466 <__udivmoddi4+0x276>
 8001462:	4589      	cmp	r9, r1
 8001464:	d81f      	bhi.n	80014a6 <__udivmoddi4+0x2b6>
 8001466:	eba1 0109 	sub.w	r1, r1, r9
 800146a:	fbb1 f9fe 	udiv	r9, r1, lr
 800146e:	fb09 f804 	mul.w	r8, r9, r4
 8001472:	fb0e 1119 	mls	r1, lr, r9, r1
 8001476:	b292      	uxth	r2, r2
 8001478:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800147c:	4542      	cmp	r2, r8
 800147e:	d229      	bcs.n	80014d4 <__udivmoddi4+0x2e4>
 8001480:	18ba      	adds	r2, r7, r2
 8001482:	f109 31ff 	add.w	r1, r9, #4294967295
 8001486:	d2c4      	bcs.n	8001412 <__udivmoddi4+0x222>
 8001488:	4542      	cmp	r2, r8
 800148a:	d2c2      	bcs.n	8001412 <__udivmoddi4+0x222>
 800148c:	f1a9 0102 	sub.w	r1, r9, #2
 8001490:	443a      	add	r2, r7
 8001492:	e7be      	b.n	8001412 <__udivmoddi4+0x222>
 8001494:	45f0      	cmp	r8, lr
 8001496:	d29d      	bcs.n	80013d4 <__udivmoddi4+0x1e4>
 8001498:	ebbe 0302 	subs.w	r3, lr, r2
 800149c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80014a0:	3801      	subs	r0, #1
 80014a2:	46e1      	mov	r9, ip
 80014a4:	e796      	b.n	80013d4 <__udivmoddi4+0x1e4>
 80014a6:	eba7 0909 	sub.w	r9, r7, r9
 80014aa:	4449      	add	r1, r9
 80014ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80014b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80014b4:	fb09 f804 	mul.w	r8, r9, r4
 80014b8:	e7db      	b.n	8001472 <__udivmoddi4+0x282>
 80014ba:	4673      	mov	r3, lr
 80014bc:	e77f      	b.n	80013be <__udivmoddi4+0x1ce>
 80014be:	4650      	mov	r0, sl
 80014c0:	e766      	b.n	8001390 <__udivmoddi4+0x1a0>
 80014c2:	4608      	mov	r0, r1
 80014c4:	e6fd      	b.n	80012c2 <__udivmoddi4+0xd2>
 80014c6:	443b      	add	r3, r7
 80014c8:	3a02      	subs	r2, #2
 80014ca:	e733      	b.n	8001334 <__udivmoddi4+0x144>
 80014cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80014d0:	443b      	add	r3, r7
 80014d2:	e71c      	b.n	800130e <__udivmoddi4+0x11e>
 80014d4:	4649      	mov	r1, r9
 80014d6:	e79c      	b.n	8001412 <__udivmoddi4+0x222>
 80014d8:	eba1 0109 	sub.w	r1, r1, r9
 80014dc:	46c4      	mov	ip, r8
 80014de:	fbb1 f9fe 	udiv	r9, r1, lr
 80014e2:	fb09 f804 	mul.w	r8, r9, r4
 80014e6:	e7c4      	b.n	8001472 <__udivmoddi4+0x282>

080014e8 <__aeabi_idiv0>:
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop

080014ec <Flash_Write_data>:

#include "Flashlib.h"


HAL_StatusTypeDef Flash_Write_data(uint32_t address, uint64_t* data, uint32_t length)
{
 80014ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014f0:	460d      	mov	r5, r1
 80014f2:	4607      	mov	r7, r0
 80014f4:	4690      	mov	r8, r2
    HAL_StatusTypeDef status = HAL_OK;

    HAL_FLASH_Unlock();
 80014f6:	f002 fc7d 	bl	8003df4 <HAL_FLASH_Unlock>

    for (uint32_t i = 0; i < length; i++)
 80014fa:	3d08      	subs	r5, #8
 80014fc:	2600      	movs	r6, #0
 80014fe:	4546      	cmp	r6, r8
 8001500:	eb07 01c6 	add.w	r1, r7, r6, lsl #3
 8001504:	d105      	bne.n	8001512 <Flash_Write_data+0x26>
 8001506:	2400      	movs	r4, #0
            break;

        address += 8;  // Double word size
    }

    HAL_FLASH_Lock();
 8001508:	f002 fc86 	bl	8003e18 <HAL_FLASH_Lock>
    return status;
}
 800150c:	4620      	mov	r0, r4
 800150e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data[i]);
 8001512:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8001516:	2001      	movs	r0, #1
 8001518:	f002 fcb8 	bl	8003e8c <HAL_FLASH_Program>
 800151c:	4604      	mov	r4, r0
        if (status != HAL_OK)
 800151e:	2800      	cmp	r0, #0
 8001520:	d1f2      	bne.n	8001508 <Flash_Write_data+0x1c>
    for (uint32_t i = 0; i < length; i++)
 8001522:	3601      	adds	r6, #1
 8001524:	e7eb      	b.n	80014fe <Flash_Write_data+0x12>

08001526 <Flash_Read_data>:

HAL_StatusTypeDef Flash_Read_data(uint32_t address, uint64_t* buffer, uint32_t length)
{
 8001526:	b530      	push	{r4, r5, lr}
 8001528:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    for (uint32_t i = 0; i < length; i++)
    {
        buffer[i] = *(uint64_t*)(address);
 800152c:	1a40      	subs	r0, r0, r1
    for (uint32_t i = 0; i < length; i++)
 800152e:	4291      	cmp	r1, r2
 8001530:	d101      	bne.n	8001536 <Flash_Read_data+0x10>
        address += 8;
    }

    return HAL_OK;
}
 8001532:	2000      	movs	r0, #0
 8001534:	bd30      	pop	{r4, r5, pc}
        buffer[i] = *(uint64_t*)(address);
 8001536:	1843      	adds	r3, r0, r1
 8001538:	e9d3 4500 	ldrd	r4, r5, [r3]
 800153c:	e8e1 4502 	strd	r4, r5, [r1], #8
    for (uint32_t i = 0; i < length; i++)
 8001540:	e7f5      	b.n	800152e <Flash_Read_data+0x8>

08001542 <Flash_Read_data_uint8>:

HAL_StatusTypeDef Flash_Read_data_uint8(uint32_t address, uint8_t *buffer, uint32_t length)
{
    for (uint32_t i = 0; i < length; i++)
 8001542:	440a      	add	r2, r1
    {
        buffer[i] = *(volatile uint8_t*)(address + i);
 8001544:	1a40      	subs	r0, r0, r1
    for (uint32_t i = 0; i < length; i++)
 8001546:	4291      	cmp	r1, r2
 8001548:	d101      	bne.n	800154e <Flash_Read_data_uint8+0xc>
    }
    return HAL_OK;
}
 800154a:	2000      	movs	r0, #0
 800154c:	4770      	bx	lr
        buffer[i] = *(volatile uint8_t*)(address + i);
 800154e:	5c43      	ldrb	r3, [r0, r1]
 8001550:	f801 3b01 	strb.w	r3, [r1], #1
    for (uint32_t i = 0; i < length; i++)
 8001554:	e7f7      	b.n	8001546 <Flash_Read_data_uint8+0x4>

08001556 <Flash_Erase_Page>:


HAL_StatusTypeDef Flash_Erase_Page(uint32_t pageAddress)
{
 8001556:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001558:	4604      	mov	r4, r0
    uint32_t pageError;

    HAL_FLASH_Unlock();

    eraseInit.TypeErase   = FLASH_TYPEERASE_PAGES;
    eraseInit.Page        = (pageAddress - FLASH_BASE) / FLASH_PAGE_SIZE;
 800155a:	f104 4478 	add.w	r4, r4, #4160749568	@ 0xf8000000
    HAL_FLASH_Unlock();
 800155e:	f002 fc49 	bl	8003df4 <HAL_FLASH_Unlock>
    eraseInit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001562:	2302      	movs	r3, #2
 8001564:	9301      	str	r3, [sp, #4]
    eraseInit.NbPages     = 1;


    status = HAL_FLASHEx_Erase(&eraseInit, &pageError);
 8001566:	4669      	mov	r1, sp
    eraseInit.NbPages     = 1;
 8001568:	2301      	movs	r3, #1
    eraseInit.Page        = (pageAddress - FLASH_BASE) / FLASH_PAGE_SIZE;
 800156a:	0ae4      	lsrs	r4, r4, #11
    status = HAL_FLASHEx_Erase(&eraseInit, &pageError);
 800156c:	a801      	add	r0, sp, #4
    eraseInit.Page        = (pageAddress - FLASH_BASE) / FLASH_PAGE_SIZE;
 800156e:	9402      	str	r4, [sp, #8]
    eraseInit.NbPages     = 1;
 8001570:	9303      	str	r3, [sp, #12]
    status = HAL_FLASHEx_Erase(&eraseInit, &pageError);
 8001572:	f002 fcd1 	bl	8003f18 <HAL_FLASHEx_Erase>
 8001576:	4604      	mov	r4, r0

    HAL_FLASH_Lock();
 8001578:	f002 fc4e 	bl	8003e18 <HAL_FLASH_Lock>
    return status;
}
 800157c:	4620      	mov	r0, r4
 800157e:	b004      	add	sp, #16
 8001580:	bd10      	pop	{r4, pc}
	...

08001584 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states. 
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 8001584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001586:	f101 0210 	add.w	r2, r1, #16
 800158a:	4603      	mov	r3, r0
  uint8_t tempa[4]; // Used for the column/row operations
  
  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 800158c:	780c      	ldrb	r4, [r1, #0]
 800158e:	701c      	strb	r4, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 8001590:	784c      	ldrb	r4, [r1, #1]
 8001592:	705c      	strb	r4, [r3, #1]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 8001594:	788c      	ldrb	r4, [r1, #2]
 8001596:	709c      	strb	r4, [r3, #2]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 8001598:	78cc      	ldrb	r4, [r1, #3]
 800159a:	70dc      	strb	r4, [r3, #3]
  for (i = 0; i < Nk; ++i)
 800159c:	3104      	adds	r1, #4
 800159e:	4291      	cmp	r1, r2
 80015a0:	f103 0304 	add.w	r3, r3, #4
 80015a4:	d1f2      	bne.n	800158c <KeyExpansion+0x8>
      // SubWord() is a function that takes a four-byte input word and 
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 80015a6:	4e13      	ldr	r6, [pc, #76]	@ (80015f4 <KeyExpansion+0x70>)
        tempa[1] = getSBoxValue(tempa[1]);
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 80015a8:	4f13      	ldr	r7, [pc, #76]	@ (80015f8 <KeyExpansion+0x74>)
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 80015aa:	2204      	movs	r2, #4
    if (i % Nk == 0)
 80015ac:	f012 0f03 	tst.w	r2, #3
      tempa[0]=RoundKey[k + 0];
 80015b0:	7b03      	ldrb	r3, [r0, #12]
      tempa[1]=RoundKey[k + 1];
 80015b2:	7b45      	ldrb	r5, [r0, #13]
      tempa[2]=RoundKey[k + 2];
 80015b4:	7b84      	ldrb	r4, [r0, #14]
      tempa[3]=RoundKey[k + 3];
 80015b6:	7bc1      	ldrb	r1, [r0, #15]
    if (i % Nk == 0)
 80015b8:	d108      	bne.n	80015cc <KeyExpansion+0x48>
        tempa[0] = getSBoxValue(tempa[0]);
 80015ba:	f816 c005 	ldrb.w	ip, [r6, r5]
        tempa[1] = getSBoxValue(tempa[1]);
 80015be:	5d35      	ldrb	r5, [r6, r4]
        tempa[2] = getSBoxValue(tempa[2]);
 80015c0:	5c74      	ldrb	r4, [r6, r1]
        tempa[3] = getSBoxValue(tempa[3]);
 80015c2:	5cf1      	ldrb	r1, [r6, r3]
      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 80015c4:	0893      	lsrs	r3, r2, #2
 80015c6:	5cfb      	ldrb	r3, [r7, r3]
 80015c8:	ea8c 0303 	eor.w	r3, ip, r3
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 80015cc:	f890 c000 	ldrb.w	ip, [r0]
 80015d0:	ea83 030c 	eor.w	r3, r3, ip
 80015d4:	7403      	strb	r3, [r0, #16]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 80015d6:	7843      	ldrb	r3, [r0, #1]
 80015d8:	405d      	eors	r5, r3
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80015da:	7883      	ldrb	r3, [r0, #2]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 80015dc:	7445      	strb	r5, [r0, #17]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80015de:	405c      	eors	r4, r3
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 80015e0:	78c3      	ldrb	r3, [r0, #3]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80015e2:	7484      	strb	r4, [r0, #18]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 80015e4:	3201      	adds	r2, #1
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 80015e6:	4059      	eors	r1, r3
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 80015e8:	2a2c      	cmp	r2, #44	@ 0x2c
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 80015ea:	74c1      	strb	r1, [r0, #19]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 80015ec:	f100 0004 	add.w	r0, r0, #4
 80015f0:	d1dc      	bne.n	80015ac <KeyExpansion+0x28>
  }
}
 80015f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f4:	0800fa1f 	.word	0x0800fa1f
 80015f8:	0800f914 	.word	0x0800f914

080015fc <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 80015fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fe:	0100      	lsls	r0, r0, #4
 8001600:	f101 0610 	add.w	r6, r1, #16
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
  {
    for (j = 0; j < 4; ++j)
 8001604:	1814      	adds	r4, r2, r0
 8001606:	1d0d      	adds	r5, r1, #4
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 8001608:	780b      	ldrb	r3, [r1, #0]
 800160a:	f814 7b01 	ldrb.w	r7, [r4], #1
 800160e:	407b      	eors	r3, r7
 8001610:	f801 3b01 	strb.w	r3, [r1], #1
    for (j = 0; j < 4; ++j)
 8001614:	42a9      	cmp	r1, r5
 8001616:	d1f7      	bne.n	8001608 <AddRoundKey+0xc>
  for (i = 0; i < 4; ++i)
 8001618:	428e      	cmp	r6, r1
 800161a:	f100 0004 	add.w	r0, r0, #4
 800161e:	d1f1      	bne.n	8001604 <AddRoundKey+0x8>
    }
  }
}
 8001620:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001622 <xtime>:
  (*state)[1][3] = temp;
}

static uint8_t xtime(uint8_t x)
{
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 8001622:	09c3      	lsrs	r3, r0, #7
 8001624:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001628:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800162c:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 8001630:	b2c0      	uxtb	r0, r0
 8001632:	4770      	bx	lr

08001634 <Cipher>:
}
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 8001634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001638:	4604      	mov	r4, r0
 800163a:	460a      	mov	r2, r1
  uint8_t round = 0;

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(0, state, RoundKey);
 800163c:	4601      	mov	r1, r0
 800163e:	2000      	movs	r0, #0
 8001640:	f7ff ffdc 	bl	80015fc <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 8001644:	1d23      	adds	r3, r4, #4
 8001646:	2601      	movs	r6, #1
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	f104 0a10 	add.w	sl, r4, #16
  for (i = 0; i < 4; ++i)
 800164e:	4625      	mov	r5, r4
  for (round = 1; ; ++round)
 8001650:	4621      	mov	r1, r4
 8001652:	2300      	movs	r3, #0
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 8001654:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
 8001658:	4f32      	ldr	r7, [pc, #200]	@ (8001724 <Cipher+0xf0>)
 800165a:	5c38      	ldrb	r0, [r7, r0]
 800165c:	f801 0023 	strb.w	r0, [r1, r3, lsl #2]
    for (j = 0; j < 4; ++j)
 8001660:	3301      	adds	r3, #1
 8001662:	2b04      	cmp	r3, #4
 8001664:	d1f6      	bne.n	8001654 <Cipher+0x20>
  for (i = 0; i < 4; ++i)
 8001666:	9b00      	ldr	r3, [sp, #0]
 8001668:	3101      	adds	r1, #1
 800166a:	428b      	cmp	r3, r1
 800166c:	d1f1      	bne.n	8001652 <Cipher+0x1e>
  (*state)[0][1] = (*state)[1][1];
 800166e:	7961      	ldrb	r1, [r4, #5]
  temp           = (*state)[0][1];
 8001670:	7863      	ldrb	r3, [r4, #1]
  (*state)[0][1] = (*state)[1][1];
 8001672:	7061      	strb	r1, [r4, #1]
  (*state)[1][1] = (*state)[2][1];
 8001674:	7a61      	ldrb	r1, [r4, #9]
 8001676:	7161      	strb	r1, [r4, #5]
  (*state)[2][1] = (*state)[3][1];
 8001678:	7b61      	ldrb	r1, [r4, #13]
 800167a:	7261      	strb	r1, [r4, #9]
  (*state)[0][2] = (*state)[2][2];
 800167c:	7aa1      	ldrb	r1, [r4, #10]
  (*state)[3][1] = temp;
 800167e:	7363      	strb	r3, [r4, #13]
  temp           = (*state)[0][2];
 8001680:	78a3      	ldrb	r3, [r4, #2]
  (*state)[0][2] = (*state)[2][2];
 8001682:	70a1      	strb	r1, [r4, #2]
  (*state)[1][2] = (*state)[3][2];
 8001684:	7ba1      	ldrb	r1, [r4, #14]
  (*state)[2][2] = temp;
 8001686:	72a3      	strb	r3, [r4, #10]
  temp           = (*state)[1][2];
 8001688:	79a3      	ldrb	r3, [r4, #6]
  (*state)[1][2] = (*state)[3][2];
 800168a:	71a1      	strb	r1, [r4, #6]
  (*state)[0][3] = (*state)[3][3];
 800168c:	7be1      	ldrb	r1, [r4, #15]
  (*state)[3][2] = temp;
 800168e:	73a3      	strb	r3, [r4, #14]
  temp           = (*state)[0][3];
 8001690:	78e3      	ldrb	r3, [r4, #3]
  (*state)[0][3] = (*state)[3][3];
 8001692:	70e1      	strb	r1, [r4, #3]
  (*state)[3][3] = (*state)[2][3];
 8001694:	7ae1      	ldrb	r1, [r4, #11]
 8001696:	73e1      	strb	r1, [r4, #15]
  {
    SubBytes(state);
    ShiftRows(state);
    if (round == Nr) {
 8001698:	2e0a      	cmp	r6, #10
  (*state)[2][3] = (*state)[1][3];
 800169a:	79e1      	ldrb	r1, [r4, #7]
 800169c:	72e1      	strb	r1, [r4, #11]
  (*state)[1][3] = temp;
 800169e:	71e3      	strb	r3, [r4, #7]
    if (round == Nr) {
 80016a0:	d038      	beq.n	8001714 <Cipher+0xe0>
    t   = (*state)[i][0];
 80016a2:	f895 b000 	ldrb.w	fp, [r5]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 80016a6:	f895 8001 	ldrb.w	r8, [r5, #1]
 80016aa:	78af      	ldrb	r7, [r5, #2]
 80016ac:	78e9      	ldrb	r1, [r5, #3]
 80016ae:	ea8b 0008 	eor.w	r0, fp, r8
 80016b2:	ea87 0301 	eor.w	r3, r7, r1
 80016b6:	ea80 0903 	eor.w	r9, r0, r3
 80016ba:	9301      	str	r3, [sp, #4]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 80016bc:	f7ff ffb1 	bl	8001622 <xtime>
 80016c0:	ea8b 0000 	eor.w	r0, fp, r0
 80016c4:	ea89 0000 	eor.w	r0, r9, r0
 80016c8:	7028      	strb	r0, [r5, #0]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 80016ca:	ea88 0007 	eor.w	r0, r8, r7
 80016ce:	f7ff ffa8 	bl	8001622 <xtime>
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 80016d2:	9b01      	ldr	r3, [sp, #4]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 80016d4:	ea88 0800 	eor.w	r8, r8, r0
 80016d8:	ea89 0808 	eor.w	r8, r9, r8
 80016dc:	f885 8001 	strb.w	r8, [r5, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff ff9e 	bl	8001622 <xtime>
 80016e6:	4047      	eors	r7, r0
 80016e8:	ea89 0707 	eor.w	r7, r9, r7
 80016ec:	70af      	strb	r7, [r5, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 80016ee:	ea8b 0001 	eor.w	r0, fp, r1
 80016f2:	f7ff ff96 	bl	8001622 <xtime>
 80016f6:	4041      	eors	r1, r0
 80016f8:	ea89 0901 	eor.w	r9, r9, r1
 80016fc:	f885 9003 	strb.w	r9, [r5, #3]
  for (i = 0; i < 4; ++i)
 8001700:	3504      	adds	r5, #4
 8001702:	45aa      	cmp	sl, r5
 8001704:	d1cd      	bne.n	80016a2 <Cipher+0x6e>
      break;
    }
    MixColumns(state);
    AddRoundKey(round, state, RoundKey);
 8001706:	4630      	mov	r0, r6
 8001708:	4621      	mov	r1, r4
  for (round = 1; ; ++round)
 800170a:	3601      	adds	r6, #1
    AddRoundKey(round, state, RoundKey);
 800170c:	f7ff ff76 	bl	80015fc <AddRoundKey>
  for (round = 1; ; ++round)
 8001710:	b2f6      	uxtb	r6, r6
    SubBytes(state);
 8001712:	e79c      	b.n	800164e <Cipher+0x1a>
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 8001714:	4621      	mov	r1, r4
 8001716:	4630      	mov	r0, r6
}
 8001718:	b003      	add	sp, #12
 800171a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  AddRoundKey(Nr, state, RoundKey);
 800171e:	f7ff bf6d 	b.w	80015fc <AddRoundKey>
 8001722:	bf00      	nop
 8001724:	0800fa1f 	.word	0x0800fa1f

08001728 <InvCipher>:

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 8001728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800172c:	b08d      	sub	sp, #52	@ 0x34
 800172e:	4604      	mov	r4, r0
 8001730:	9103      	str	r1, [sp, #12]
  uint8_t round = 0;

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 8001732:	460a      	mov	r2, r1
 8001734:	4601      	mov	r1, r0
 8001736:	200a      	movs	r0, #10
 8001738:	f7ff ff60 	bl	80015fc <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 800173c:	2309      	movs	r3, #9
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	1d23      	adds	r3, r4, #4
 8001742:	9309      	str	r3, [sp, #36]	@ 0x24
 8001744:	f104 0310 	add.w	r3, r4, #16
 8001748:	930a      	str	r3, [sp, #40]	@ 0x28
  (*state)[3][1] = (*state)[2][1];
 800174a:	7a62      	ldrb	r2, [r4, #9]
  temp = (*state)[3][1];
 800174c:	7b63      	ldrb	r3, [r4, #13]
  (*state)[3][1] = (*state)[2][1];
 800174e:	7362      	strb	r2, [r4, #13]
  (*state)[2][1] = (*state)[1][1];
 8001750:	7962      	ldrb	r2, [r4, #5]
 8001752:	7262      	strb	r2, [r4, #9]
  (*state)[1][1] = (*state)[0][1];
 8001754:	7862      	ldrb	r2, [r4, #1]
 8001756:	7162      	strb	r2, [r4, #5]
  (*state)[0][2] = (*state)[2][2];
 8001758:	7aa2      	ldrb	r2, [r4, #10]
  (*state)[0][1] = temp;
 800175a:	7063      	strb	r3, [r4, #1]
  temp = (*state)[0][2];
 800175c:	78a3      	ldrb	r3, [r4, #2]
  (*state)[0][2] = (*state)[2][2];
 800175e:	70a2      	strb	r2, [r4, #2]
  (*state)[1][2] = (*state)[3][2];
 8001760:	7ba2      	ldrb	r2, [r4, #14]
  (*state)[2][2] = temp;
 8001762:	72a3      	strb	r3, [r4, #10]
  temp = (*state)[1][2];
 8001764:	79a3      	ldrb	r3, [r4, #6]
  (*state)[1][2] = (*state)[3][2];
 8001766:	71a2      	strb	r2, [r4, #6]
  (*state)[0][3] = (*state)[1][3];
 8001768:	79e2      	ldrb	r2, [r4, #7]
  (*state)[3][2] = temp;
 800176a:	73a3      	strb	r3, [r4, #14]
  temp = (*state)[0][3];
 800176c:	78e3      	ldrb	r3, [r4, #3]
  (*state)[0][3] = (*state)[1][3];
 800176e:	70e2      	strb	r2, [r4, #3]
  (*state)[1][3] = (*state)[2][3];
 8001770:	7ae2      	ldrb	r2, [r4, #11]
 8001772:	71e2      	strb	r2, [r4, #7]
  (*state)[2][3] = (*state)[3][3];
 8001774:	7be2      	ldrb	r2, [r4, #15]
 8001776:	72e2      	strb	r2, [r4, #11]
  (*state)[3][3] = temp;
 8001778:	73e3      	strb	r3, [r4, #15]
  for (i = 0; i < 4; ++i)
 800177a:	4625      	mov	r5, r4
  (*state)[3][3] = temp;
 800177c:	4622      	mov	r2, r4
  for (round = (Nr - 1); ; --round)
 800177e:	2300      	movs	r3, #0
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 8001780:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8001784:	4852      	ldr	r0, [pc, #328]	@ (80018d0 <InvCipher+0x1a8>)
 8001786:	5c41      	ldrb	r1, [r0, r1]
 8001788:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    for (j = 0; j < 4; ++j)
 800178c:	3301      	adds	r3, #1
 800178e:	2b04      	cmp	r3, #4
 8001790:	d1f6      	bne.n	8001780 <InvCipher+0x58>
  for (i = 0; i < 4; ++i)
 8001792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001794:	3201      	adds	r2, #1
 8001796:	4293      	cmp	r3, r2
 8001798:	d1f1      	bne.n	800177e <InvCipher+0x56>
  {
    InvShiftRows(state);
    InvSubBytes(state);
    AddRoundKey(round, state, RoundKey);
 800179a:	9a03      	ldr	r2, [sp, #12]
 800179c:	9800      	ldr	r0, [sp, #0]
 800179e:	4621      	mov	r1, r4
 80017a0:	f7ff ff2c 	bl	80015fc <AddRoundKey>
    if (round == 0) {
 80017a4:	9b00      	ldr	r3, [sp, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f000 808e 	beq.w	80018c8 <InvCipher+0x1a0>
    a = (*state)[i][0];
 80017ac:	f895 8000 	ldrb.w	r8, [r5]
    b = (*state)[i][1];
 80017b0:	786b      	ldrb	r3, [r5, #1]
 80017b2:	9301      	str	r3, [sp, #4]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 80017b4:	4640      	mov	r0, r8
    c = (*state)[i][2];
 80017b6:	78ab      	ldrb	r3, [r5, #2]
 80017b8:	9302      	str	r3, [sp, #8]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 80017ba:	f7ff ff32 	bl	8001622 <xtime>
 80017be:	9004      	str	r0, [sp, #16]
 80017c0:	f7ff ff2f 	bl	8001622 <xtime>
 80017c4:	9005      	str	r0, [sp, #20]
 80017c6:	f7ff ff2c 	bl	8001622 <xtime>
 80017ca:	4682      	mov	sl, r0
 80017cc:	9801      	ldr	r0, [sp, #4]
    d = (*state)[i][3];
 80017ce:	f895 b003 	ldrb.w	fp, [r5, #3]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 80017d2:	f7ff ff26 	bl	8001622 <xtime>
 80017d6:	4602      	mov	r2, r0
 80017d8:	f7ff ff23 	bl	8001622 <xtime>
 80017dc:	9006      	str	r0, [sp, #24]
 80017de:	f7ff ff20 	bl	8001622 <xtime>
 80017e2:	4607      	mov	r7, r0
 80017e4:	9802      	ldr	r0, [sp, #8]
 80017e6:	f7ff ff1c 	bl	8001622 <xtime>
 80017ea:	900b      	str	r0, [sp, #44]	@ 0x2c
 80017ec:	f7ff ff19 	bl	8001622 <xtime>
 80017f0:	9007      	str	r0, [sp, #28]
 80017f2:	f7ff ff16 	bl	8001622 <xtime>
 80017f6:	4606      	mov	r6, r0
 80017f8:	4658      	mov	r0, fp
 80017fa:	f7ff ff12 	bl	8001622 <xtime>
 80017fe:	9008      	str	r0, [sp, #32]
 8001800:	f7ff ff0f 	bl	8001622 <xtime>
 8001804:	4681      	mov	r9, r0
 8001806:	f7ff ff0c 	bl	8001622 <xtime>
 800180a:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 800180e:	ea83 0c01 	eor.w	ip, r3, r1
 8001812:	ea8a 0c0c 	eor.w	ip, sl, ip
 8001816:	9b07      	ldr	r3, [sp, #28]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 8001818:	9902      	ldr	r1, [sp, #8]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 800181a:	ea82 0c0c 	eor.w	ip, r2, ip
 800181e:	ea87 0c0c 	eor.w	ip, r7, ip
 8001822:	ea83 0c0c 	eor.w	ip, r3, ip
 8001826:	ea86 0c0c 	eor.w	ip, r6, ip
 800182a:	9b01      	ldr	r3, [sp, #4]
 800182c:	ea80 0c0c 	eor.w	ip, r0, ip
 8001830:	ea83 0c0c 	eor.w	ip, r3, ip
 8001834:	9b02      	ldr	r3, [sp, #8]
 8001836:	ea83 0c0c 	eor.w	ip, r3, ip
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 800183a:	9b06      	ldr	r3, [sp, #24]
 800183c:	ea8a 0202 	eor.w	r2, sl, r2
 8001840:	405a      	eors	r2, r3
 8001842:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001844:	407a      	eors	r2, r7
 8001846:	405a      	eors	r2, r3
 8001848:	4072      	eors	r2, r6
 800184a:	ea89 0202 	eor.w	r2, r9, r2
 800184e:	4042      	eors	r2, r0
 8001850:	ea88 0202 	eor.w	r2, r8, r2
 8001854:	404a      	eors	r2, r1
 8001856:	ea8b 0202 	eor.w	r2, fp, r2
 800185a:	706a      	strb	r2, [r5, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 800185c:	9a05      	ldr	r2, [sp, #20]
 800185e:	ea82 020a 	eor.w	r2, r2, sl
 8001862:	407a      	eors	r2, r7
 8001864:	4053      	eors	r3, r2
 8001866:	9a07      	ldr	r2, [sp, #28]
 8001868:	4053      	eors	r3, r2
 800186a:	9a08      	ldr	r2, [sp, #32]
 800186c:	4073      	eors	r3, r6
 800186e:	4053      	eors	r3, r2
 8001870:	4043      	eors	r3, r0
 8001872:	9a01      	ldr	r2, [sp, #4]
 8001874:	ea88 0303 	eor.w	r3, r8, r3
 8001878:	4053      	eors	r3, r2
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 800187a:	ea8b 0c0c 	eor.w	ip, fp, ip
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 800187e:	ea8b 0b03 	eor.w	fp, fp, r3
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 8001882:	f885 c000 	strb.w	ip, [r5]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8001886:	f885 b002 	strb.w	fp, [r5, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 800188a:	9b04      	ldr	r3, [sp, #16]
 800188c:	9a06      	ldr	r2, [sp, #24]
 800188e:	ea83 030a 	eor.w	r3, r3, sl
 8001892:	4053      	eors	r3, r2
 8001894:	405f      	eors	r7, r3
 8001896:	9b08      	ldr	r3, [sp, #32]
 8001898:	407e      	eors	r6, r7
 800189a:	4073      	eors	r3, r6
 800189c:	ea89 0903 	eor.w	r9, r9, r3
 80018a0:	ea80 0009 	eor.w	r0, r0, r9
 80018a4:	9b01      	ldr	r3, [sp, #4]
 80018a6:	ea88 0800 	eor.w	r8, r8, r0
 80018aa:	ea83 0808 	eor.w	r8, r3, r8
 80018ae:	ea81 0308 	eor.w	r3, r1, r8
 80018b2:	70eb      	strb	r3, [r5, #3]
  for (i = 0; i < 4; ++i)
 80018b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80018b6:	3504      	adds	r5, #4
 80018b8:	42ab      	cmp	r3, r5
 80018ba:	f47f af77 	bne.w	80017ac <InvCipher+0x84>
  for (round = (Nr - 1); ; --round)
 80018be:	9b00      	ldr	r3, [sp, #0]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	9300      	str	r3, [sp, #0]
    InvShiftRows(state);
 80018c6:	e740      	b.n	800174a <InvCipher+0x22>
      break;
    }
    InvMixColumns(state);
  }

}
 80018c8:	b00d      	add	sp, #52	@ 0x34
 80018ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018ce:	bf00      	nop
 80018d0:	0800f91f 	.word	0x0800f91f

080018d4 <AES_init_ctx_iv>:
{
 80018d4:	b538      	push	{r3, r4, r5, lr}
 80018d6:	4614      	mov	r4, r2
 80018d8:	4605      	mov	r5, r0
  KeyExpansion(ctx->RoundKey, key);
 80018da:	f7ff fe53 	bl	8001584 <KeyExpansion>
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 80018de:	4622      	mov	r2, r4
 80018e0:	f105 00b0 	add.w	r0, r5, #176	@ 0xb0
 80018e4:	f104 0310 	add.w	r3, r4, #16
 80018e8:	f852 1b04 	ldr.w	r1, [r2], #4
 80018ec:	f840 1b04 	str.w	r1, [r0], #4
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d1f9      	bne.n	80018e8 <AES_init_ctx_iv+0x14>
}
 80018f4:	bd38      	pop	{r3, r4, r5, pc}

080018f6 <AES_CBC_encrypt_buffer>:
    buf[i] ^= Iv[i];
  }
}

void AES_CBC_encrypt_buffer(struct AES_ctx *ctx, uint8_t* buf, size_t length)
{
 80018f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  size_t i;
  uint8_t *Iv = ctx->Iv;
 80018fa:	f100 05b0 	add.w	r5, r0, #176	@ 0xb0
{
 80018fe:	4607      	mov	r7, r0
 8001900:	460e      	mov	r6, r1
 8001902:	4690      	mov	r8, r2
  uint8_t *Iv = ctx->Iv;
 8001904:	462b      	mov	r3, r5
  for (i = 0; i < length; i += AES_BLOCKLEN)
 8001906:	460c      	mov	r4, r1
 8001908:	1ba2      	subs	r2, r4, r6
 800190a:	4590      	cmp	r8, r2
 800190c:	d809      	bhi.n	8001922 <AES_CBC_encrypt_buffer+0x2c>
    Cipher((state_t*)buf, ctx->RoundKey);
    Iv = buf;
    buf += AES_BLOCKLEN;
  }
  /* store Iv in ctx for next call */
  memcpy(ctx->Iv, Iv, AES_BLOCKLEN);
 800190e:	f103 0210 	add.w	r2, r3, #16
 8001912:	f853 1b04 	ldr.w	r1, [r3], #4
 8001916:	f845 1b04 	str.w	r1, [r5], #4
 800191a:	4293      	cmp	r3, r2
 800191c:	d1f9      	bne.n	8001912 <AES_CBC_encrypt_buffer+0x1c>
}
 800191e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001922:	1e61      	subs	r1, r4, #1
 8001924:	3b01      	subs	r3, #1
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 8001926:	f104 000f 	add.w	r0, r4, #15
    buf[i] ^= Iv[i];
 800192a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800192e:	f813 cf01 	ldrb.w	ip, [r3, #1]!
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 8001932:	4281      	cmp	r1, r0
    buf[i] ^= Iv[i];
 8001934:	ea82 020c 	eor.w	r2, r2, ip
 8001938:	700a      	strb	r2, [r1, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 800193a:	d1f6      	bne.n	800192a <AES_CBC_encrypt_buffer+0x34>
    Cipher((state_t*)buf, ctx->RoundKey);
 800193c:	4620      	mov	r0, r4
 800193e:	4639      	mov	r1, r7
 8001940:	f7ff fe78 	bl	8001634 <Cipher>
    Iv = buf;
 8001944:	4623      	mov	r3, r4
    buf += AES_BLOCKLEN;
 8001946:	3410      	adds	r4, #16
 8001948:	e7de      	b.n	8001908 <AES_CBC_encrypt_buffer+0x12>

0800194a <AES_CBC_decrypt_buffer>:

void AES_CBC_decrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 800194a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800194e:	4606      	mov	r6, r0
 8001950:	4691      	mov	r9, r2
 8001952:	1e4c      	subs	r4, r1, #1
  size_t i;
  uint8_t storeNextIv[AES_BLOCKLEN];
  for (i = 0; i < length; i += AES_BLOCKLEN)
 8001954:	f1c1 0501 	rsb	r5, r1, #1
  {
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
    InvCipher((state_t*)buf, ctx->RoundKey);
    XorWithIv(buf, ctx->Iv);
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 8001958:	f10d 0810 	add.w	r8, sp, #16
  for (i = 0; i < length; i += AES_BLOCKLEN)
 800195c:	192b      	adds	r3, r5, r4
 800195e:	4599      	cmp	r9, r3
 8001960:	f104 0e01 	add.w	lr, r4, #1
 8001964:	d802      	bhi.n	800196c <AES_CBC_decrypt_buffer+0x22>
    buf += AES_BLOCKLEN;
  }

}
 8001966:	b004      	add	sp, #16
 8001968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
 800196c:	466a      	mov	r2, sp
 800196e:	4673      	mov	r3, lr
 8001970:	f104 0a11 	add.w	sl, r4, #17
 8001974:	4617      	mov	r7, r2
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	6859      	ldr	r1, [r3, #4]
 800197a:	4694      	mov	ip, r2
 800197c:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8001980:	3308      	adds	r3, #8
 8001982:	4553      	cmp	r3, sl
 8001984:	4662      	mov	r2, ip
 8001986:	d1f6      	bne.n	8001976 <AES_CBC_decrypt_buffer+0x2c>
    InvCipher((state_t*)buf, ctx->RoundKey);
 8001988:	4631      	mov	r1, r6
 800198a:	4670      	mov	r0, lr
 800198c:	f7ff fecc 	bl	8001728 <InvCipher>
 8001990:	4623      	mov	r3, r4
 8001992:	f106 01af 	add.w	r1, r6, #175	@ 0xaf
 8001996:	3410      	adds	r4, #16
    buf[i] ^= Iv[i];
 8001998:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800199c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 80019a0:	42a3      	cmp	r3, r4
    buf[i] ^= Iv[i];
 80019a2:	ea82 0200 	eor.w	r2, r2, r0
 80019a6:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 80019a8:	d1f6      	bne.n	8001998 <AES_CBC_decrypt_buffer+0x4e>
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 80019aa:	f106 02b0 	add.w	r2, r6, #176	@ 0xb0
 80019ae:	463b      	mov	r3, r7
 80019b0:	cb03      	ldmia	r3!, {r0, r1}
 80019b2:	4543      	cmp	r3, r8
 80019b4:	6010      	str	r0, [r2, #0]
 80019b6:	6051      	str	r1, [r2, #4]
 80019b8:	461f      	mov	r7, r3
 80019ba:	f102 0208 	add.w	r2, r2, #8
 80019be:	d1f6      	bne.n	80019ae <AES_CBC_decrypt_buffer+0x64>
 80019c0:	e7cc      	b.n	800195c <AES_CBC_decrypt_buffer+0x12>
	...

080019c4 <MainTask>:

// Initialize and calibrate data


void MainTask(void *argument)
{
 80019c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin , GPIO_PIN_RESET);
 80019c8:	48b3      	ldr	r0, [pc, #716]	@ (8001c98 <MainTask+0x2d4>)
  HAL_GPIO_WritePin(YEL_LED_GPIO_Port,YEL_LED_Pin , GPIO_PIN_RESET);
  HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
  for(int i=0 ;i<25;i++)
  {
	  HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 80019ca:	4cb3      	ldr	r4, [pc, #716]	@ (8001c98 <MainTask+0x2d4>)
{
 80019cc:	b0bb      	sub	sp, #236	@ 0xec
  HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin , GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2108      	movs	r1, #8
 80019d2:	f002 fc0f 	bl	80041f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(YEL_LED_GPIO_Port,YEL_LED_Pin , GPIO_PIN_RESET);
 80019d6:	48b0      	ldr	r0, [pc, #704]	@ (8001c98 <MainTask+0x2d4>)
 80019d8:	2200      	movs	r2, #0
 80019da:	2110      	movs	r1, #16
 80019dc:	f002 fc0a 	bl	80041f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
 80019e0:	48ad      	ldr	r0, [pc, #692]	@ (8001c98 <MainTask+0x2d4>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	2120      	movs	r1, #32
 80019e6:	f002 fc05 	bl	80041f4 <HAL_GPIO_WritePin>
 80019ea:	2519      	movs	r5, #25
	  HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 80019ec:	2108      	movs	r1, #8
 80019ee:	4620      	mov	r0, r4
 80019f0:	f002 fc05 	bl	80041fe <HAL_GPIO_TogglePin>
	  vTaskDelay(100);
 80019f4:	2064      	movs	r0, #100	@ 0x64
 80019f6:	f006 fd51 	bl	800849c <vTaskDelay>
  for(int i=0 ;i<25;i++)
 80019fa:	3d01      	subs	r5, #1
 80019fc:	d1f6      	bne.n	80019ec <MainTask+0x28>
  }

      Flash_Read_data(CONFIG_ADDR,ConfigData, 8);
 80019fe:	4ca7      	ldr	r4, [pc, #668]	@ (8001c9c <MainTask+0x2d8>)
 8001a00:	48a7      	ldr	r0, [pc, #668]	@ (8001ca0 <MainTask+0x2dc>)
 8001a02:	2208      	movs	r2, #8
 8001a04:	4621      	mov	r1, r4
 8001a06:	f7ff fd8e 	bl	8001526 <Flash_Read_data>
 	  ConfigData[6] = (uint64_t)1;
 	  ConfigData[7] = (uint64_t)1;
      */

  // load calibrated data if availabale
  if(!ConfigData[0])
 8001a0a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	d135      	bne.n	8001a7e <MainTask+0xba>
  { // do the calibration
	  vTaskSuspend(Task03_handler);
 8001a12:	4ba4      	ldr	r3, [pc, #656]	@ (8001ca4 <MainTask+0x2e0>)
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	f006 fda5 	bl	8008564 <vTaskSuspend>
	  vTaskSuspend(Task04_handler);
 8001a1a:	4ba3      	ldr	r3, [pc, #652]	@ (8001ca8 <MainTask+0x2e4>)
 8001a1c:	6818      	ldr	r0, [r3, #0]
 8001a1e:	f006 fda1 	bl	8008564 <vTaskSuspend>

	 HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin,GPIO_PIN_SET);
 8001a22:	489d      	ldr	r0, [pc, #628]	@ (8001c98 <MainTask+0x2d4>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	2120      	movs	r1, #32
 8001a28:	f002 fbe4 	bl	80041f4 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(YEL_LED_GPIO_Port, YEL_LED_Pin,GPIO_PIN_SET);
 8001a2c:	489a      	ldr	r0, [pc, #616]	@ (8001c98 <MainTask+0x2d4>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	2110      	movs	r1, #16
 8001a32:	f002 fbdf 	bl	80041f4 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin,GPIO_PIN_SET);
 8001a36:	4898      	ldr	r0, [pc, #608]	@ (8001c98 <MainTask+0x2d4>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2108      	movs	r1, #8
 8001a3c:	f002 fbda 	bl	80041f4 <HAL_GPIO_WritePin>
  }

  for(;;)
  {

	  LoadBalancer_t currentLB = DetectLBType(PhaseData,threshold);
 8001a40:	4f9a      	ldr	r7, [pc, #616]	@ (8001cac <MainTask+0x2e8>)
 8001a42:	4b9b      	ldr	r3, [pc, #620]	@ (8001cb0 <MainTask+0x2ec>)

	      if (currentLB == confLBType) {
 8001a44:	f8df 926c 	ldr.w	r9, [pc, #620]	@ 8001cb4 <MainTask+0x2f0>
	  LoadBalancer_t currentLB = DetectLBType(PhaseData,threshold);
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8001a50:	f001 f872 	bl	8002b38 <DetectLBType>
	      if (currentLB == confLBType) {
 8001a54:	f899 3000 	ldrb.w	r3, [r9]
 8001a58:	4a97      	ldr	r2, [pc, #604]	@ (8001cb8 <MainTask+0x2f4>)
 8001a5a:	4283      	cmp	r3, r0
 8001a5c:	d128      	bne.n	8001ab0 <MainTask+0xec>
	          if (++lbConfmCounter >= 10) {
 8001a5e:	6811      	ldr	r1, [r2, #0]
 8001a60:	3101      	adds	r1, #1
 8001a62:	2909      	cmp	r1, #9
 8001a64:	f340 81a5 	ble.w	8001db2 <MainTask+0x3ee>
	              lbConfmCounter = 10; // or 0
 8001a68:	210a      	movs	r1, #10
	          vTaskDelay(10);
	          continue;
	      }


	  switch (confLBType)
 8001a6a:	3b01      	subs	r3, #1
	              lbConfmCounter = 10; // or 0
 8001a6c:	6011      	str	r1, [r2, #0]
	  switch (confLBType)
 8001a6e:	2b03      	cmp	r3, #3
 8001a70:	d822      	bhi.n	8001ab8 <MainTask+0xf4>
 8001a72:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001a76:	0147      	.short	0x0147
 8001a78:	0175015e 	.word	0x0175015e
 8001a7c:	0025      	.short	0x0025
	  savedLBType = ConfigData[1];
 8001a7e:	4b8f      	ldr	r3, [pc, #572]	@ (8001cbc <MainTask+0x2f8>)
 8001a80:	68a2      	ldr	r2, [r4, #8]
 8001a82:	701a      	strb	r2, [r3, #0]
	  DetectedPhases.currentRead_1= ConfigData[2];
 8001a84:	4b8e      	ldr	r3, [pc, #568]	@ (8001cc0 <MainTask+0x2fc>)
 8001a86:	7c22      	ldrb	r2, [r4, #16]
 8001a88:	701a      	strb	r2, [r3, #0]
	  DetectedPhases.currentRead_2=ConfigData[3];
 8001a8a:	7e22      	ldrb	r2, [r4, #24]
 8001a8c:	705a      	strb	r2, [r3, #1]
	  DetectedPhases.currentRead_3=ConfigData[4];
 8001a8e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001a92:	709a      	strb	r2, [r3, #2]
	  DefaultDirections.ofcurrentRead_1=ConfigData[5];
 8001a94:	4b8b      	ldr	r3, [pc, #556]	@ (8001cc4 <MainTask+0x300>)
 8001a96:	f894 2028 	ldrb.w	r2, [r4, #40]	@ 0x28
 8001a9a:	701a      	strb	r2, [r3, #0]
	  DefaultDirections.ofcurrentRead_2=ConfigData[6];
 8001a9c:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 8001aa0:	705a      	strb	r2, [r3, #1]
	  vTaskDelete(NULL);  // delete the main task
 8001aa2:	4628      	mov	r0, r5
	  DefaultDirections.ofcurrentRead_3=ConfigData[7];
 8001aa4:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8001aa8:	709a      	strb	r2, [r3, #2]
	  vTaskDelete(NULL);  // delete the main task
 8001aaa:	f006 fb37 	bl	800811c <vTaskDelete>
 8001aae:	e7c7      	b.n	8001a40 <MainTask+0x7c>
	          lbConfmCounter = 1;
 8001ab0:	2301      	movs	r3, #1
	    	  confLBType = currentLB;
 8001ab2:	f889 0000 	strb.w	r0, [r9]
	          lbConfmCounter = 1;
 8001ab6:	6013      	str	r3, [r2, #0]
    		  HAL_NVIC_SystemReset();  // reset
    	  }

      }

	  vTaskDelay(10);
 8001ab8:	200a      	movs	r0, #10
 8001aba:	f006 fcef 	bl	800849c <vTaskDelay>
 8001abe:	e7c0      	b.n	8001a42 <MainTask+0x7e>
				  DetectedPhases.currentRead_1 = findMatchingPhase(I1B, VoltB, VoltLagB, VoltLeadB, 500);
 8001ac0:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8001ac4:	4b80      	ldr	r3, [pc, #512]	@ (8001cc8 <MainTask+0x304>)
 8001ac6:	4a81      	ldr	r2, [pc, #516]	@ (8001ccc <MainTask+0x308>)
 8001ac8:	4981      	ldr	r1, [pc, #516]	@ (8001cd0 <MainTask+0x30c>)
 8001aca:	9600      	str	r6, [sp, #0]
 8001acc:	4881      	ldr	r0, [pc, #516]	@ (8001cd4 <MainTask+0x310>)
 8001ace:	4d7c      	ldr	r5, [pc, #496]	@ (8001cc0 <MainTask+0x2fc>)
 8001ad0:	f000 fdfa 	bl	80026c8 <findMatchingPhase>
				  DetectedPhases.currentRead_2 = findMatchingPhase(I2B, VoltB, VoltLagB, VoltLeadB, 500);
 8001ad4:	4b7c      	ldr	r3, [pc, #496]	@ (8001cc8 <MainTask+0x304>)
				  DetectedPhases.currentRead_1 = findMatchingPhase(I1B, VoltB, VoltLagB, VoltLeadB, 500);
 8001ad6:	7028      	strb	r0, [r5, #0]
				  DetectedPhases.currentRead_2 = findMatchingPhase(I2B, VoltB, VoltLagB, VoltLeadB, 500);
 8001ad8:	4a7c      	ldr	r2, [pc, #496]	@ (8001ccc <MainTask+0x308>)
 8001ada:	497d      	ldr	r1, [pc, #500]	@ (8001cd0 <MainTask+0x30c>)
 8001adc:	9600      	str	r6, [sp, #0]
 8001ade:	487e      	ldr	r0, [pc, #504]	@ (8001cd8 <MainTask+0x314>)
 8001ae0:	f000 fdf2 	bl	80026c8 <findMatchingPhase>
				  DetectedPhases.currentRead_3 = findMatchingPhase(I3B, VoltB, VoltLagB, VoltLeadB, 500);
 8001ae4:	4b78      	ldr	r3, [pc, #480]	@ (8001cc8 <MainTask+0x304>)
 8001ae6:	4a79      	ldr	r2, [pc, #484]	@ (8001ccc <MainTask+0x308>)
 8001ae8:	4979      	ldr	r1, [pc, #484]	@ (8001cd0 <MainTask+0x30c>)
				  DetectedPhases.currentRead_2 = findMatchingPhase(I2B, VoltB, VoltLagB, VoltLeadB, 500);
 8001aea:	7068      	strb	r0, [r5, #1]
				  DetectedPhases.currentRead_3 = findMatchingPhase(I3B, VoltB, VoltLagB, VoltLeadB, 500);
 8001aec:	9600      	str	r6, [sp, #0]
 8001aee:	487b      	ldr	r0, [pc, #492]	@ (8001cdc <MainTask+0x318>)
				  DefaultDirections.ofcurrentRead_1 = calculateDirection(I1B, getVoltageBuffer(DetectedPhases.currentRead_1), 400);
 8001af0:	4e74      	ldr	r6, [pc, #464]	@ (8001cc4 <MainTask+0x300>)
				  DetectedPhases.currentRead_3 = findMatchingPhase(I3B, VoltB, VoltLagB, VoltLeadB, 500);
 8001af2:	f000 fde9 	bl	80026c8 <findMatchingPhase>
 8001af6:	70a8      	strb	r0, [r5, #2]
				  DefaultDirections.ofcurrentRead_1 = calculateDirection(I1B, getVoltageBuffer(DetectedPhases.currentRead_1), 400);
 8001af8:	7828      	ldrb	r0, [r5, #0]
 8001afa:	f001 f875 	bl	8002be8 <getVoltageBuffer>
 8001afe:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001b02:	4601      	mov	r1, r0
 8001b04:	4873      	ldr	r0, [pc, #460]	@ (8001cd4 <MainTask+0x310>)
 8001b06:	f001 f843 	bl	8002b90 <calculateDirection>
 8001b0a:	7030      	strb	r0, [r6, #0]
				  DefaultDirections.ofcurrentRead_2 = calculateDirection(I2B, getVoltageBuffer(DetectedPhases.currentRead_2), 400);
 8001b0c:	7868      	ldrb	r0, [r5, #1]
 8001b0e:	f001 f86b 	bl	8002be8 <getVoltageBuffer>
 8001b12:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001b16:	4601      	mov	r1, r0
 8001b18:	486f      	ldr	r0, [pc, #444]	@ (8001cd8 <MainTask+0x314>)
 8001b1a:	f001 f839 	bl	8002b90 <calculateDirection>
 8001b1e:	7070      	strb	r0, [r6, #1]
				  DefaultDirections.ofcurrentRead_3 = calculateDirection(I3B, getVoltageBuffer(DetectedPhases.currentRead_3), 400);
 8001b20:	78a8      	ldrb	r0, [r5, #2]
 8001b22:	f001 f861 	bl	8002be8 <getVoltageBuffer>
 8001b26:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001b2a:	4601      	mov	r1, r0
 8001b2c:	486b      	ldr	r0, [pc, #428]	@ (8001cdc <MainTask+0x318>)
 8001b2e:	f001 f82f 	bl	8002b90 <calculateDirection>
 8001b32:	70b0      	strb	r0, [r6, #2]
      if(directionsConfirm(DefaultDirections, TempDirections)
 8001b34:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8001ce0 <MainTask+0x31c>
 8001b38:	4d62      	ldr	r5, [pc, #392]	@ (8001cc4 <MainTask+0x300>)
 8001b3a:	f898 1000 	ldrb.w	r1, [r8]
 8001b3e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8001b42:	f898 6002 	ldrb.w	r6, [r8, #2]
 8001b46:	f8df b19c 	ldr.w	fp, [pc, #412]	@ 8001ce4 <MainTask+0x320>
 8001b4a:	f8df a19c 	ldr.w	sl, [pc, #412]	@ 8001ce8 <MainTask+0x324>
 8001b4e:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8001b52:	782a      	ldrb	r2, [r5, #0]
 8001b54:	7868      	ldrb	r0, [r5, #1]
 8001b56:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001b5a:	78a8      	ldrb	r0, [r5, #2]
 8001b5c:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8001b60:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8001b64:	f001 f862 	bl	8002c2c <directionsConfirm>
 8001b68:	4e55      	ldr	r6, [pc, #340]	@ (8001cc0 <MainTask+0x2fc>)
 8001b6a:	2800      	cmp	r0, #0
 8001b6c:	f000 810f 	beq.w	8001d8e <MainTask+0x3ca>
    		  && PhasesConfirm(DetectedPhases, TempPhases))
 8001b70:	f89b 1000 	ldrb.w	r1, [fp]
 8001b74:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8001b78:	f89b c002 	ldrb.w	ip, [fp, #2]
 8001b7c:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8001b80:	7832      	ldrb	r2, [r6, #0]
 8001b82:	7870      	ldrb	r0, [r6, #1]
 8001b84:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001b88:	78b0      	ldrb	r0, [r6, #2]
 8001b8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001b8e:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8001b92:	f001 f863 	bl	8002c5c <PhasesConfirm>
 8001b96:	2800      	cmp	r0, #0
 8001b98:	f000 80f9 	beq.w	8001d8e <MainTask+0x3ca>
		  if (++confirm >= 5)
 8001b9c:	4a53      	ldr	r2, [pc, #332]	@ (8001cec <MainTask+0x328>)
 8001b9e:	7813      	ldrb	r3, [r2, #0]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	7013      	strb	r3, [r2, #0]
 8001ba8:	f240 80fd 	bls.w	8001da6 <MainTask+0x3e2>
			  writeFlash=true;
 8001bac:	2301      	movs	r3, #1
 8001bae:	f88a 3000 	strb.w	r3, [sl]
			  confirm = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	7013      	strb	r3, [r2, #0]
    	  ConfigData[0] = (uint64_t)1; //calibration confirm
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	2300      	movs	r3, #0
 8001bba:	e9c4 2300 	strd	r2, r3, [r4]
    	  ConfigData[1] = (uint64_t)confLBType;
 8001bbe:	f899 2000 	ldrb.w	r2, [r9]
    	  if(Flash_Erase_Page(CONFIG_ADDR)==HAL_OK)
 8001bc2:	4837      	ldr	r0, [pc, #220]	@ (8001ca0 <MainTask+0x2dc>)
    	  ConfigData[1] = (uint64_t)confLBType;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	e9c4 2302 	strd	r2, r3, [r4, #8]
    	  ConfigData[2] = (uint64_t)DetectedPhases.currentRead_1;
 8001bca:	7832      	ldrb	r2, [r6, #0]
 8001bcc:	e9c4 2304 	strd	r2, r3, [r4, #16]
    	  ConfigData[3] = (uint64_t)DetectedPhases.currentRead_2;
 8001bd0:	7872      	ldrb	r2, [r6, #1]
 8001bd2:	e9c4 2306 	strd	r2, r3, [r4, #24]
    	  ConfigData[4] = (uint64_t)DetectedPhases.currentRead_3;
 8001bd6:	78b2      	ldrb	r2, [r6, #2]
 8001bd8:	e9c4 2308 	strd	r2, r3, [r4, #32]
    	  ConfigData[5] = (uint64_t)DefaultDirections.ofcurrentRead_1;
 8001bdc:	782a      	ldrb	r2, [r5, #0]
 8001bde:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
    	  ConfigData[6] = (uint64_t)DefaultDirections.ofcurrentRead_2;
 8001be2:	786a      	ldrb	r2, [r5, #1]
 8001be4:	e9c4 230c 	strd	r2, r3, [r4, #48]	@ 0x30
    	  ConfigData[7] = (uint64_t)DefaultDirections.ofcurrentRead_3;
 8001be8:	78aa      	ldrb	r2, [r5, #2]
 8001bea:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
    	  if(Flash_Erase_Page(CONFIG_ADDR)==HAL_OK)
 8001bee:	f7ff fcb2 	bl	8001556 <Flash_Erase_Page>
 8001bf2:	2800      	cmp	r0, #0
 8001bf4:	f47f af60 	bne.w	8001ab8 <MainTask+0xf4>
    		  Flash_Write_data(CONFIG_ADDR, ConfigData, 8);
 8001bf8:	4928      	ldr	r1, [pc, #160]	@ (8001c9c <MainTask+0x2d8>)
 8001bfa:	4829      	ldr	r0, [pc, #164]	@ (8001ca0 <MainTask+0x2dc>)
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	f7ff fc75 	bl	80014ec <Flash_Write_data>
			  AES_init_ctx_iv(&ctx, key, iv);
 8001c02:	4a3b      	ldr	r2, [pc, #236]	@ (8001cf0 <MainTask+0x32c>)
 8001c04:	493b      	ldr	r1, [pc, #236]	@ (8001cf4 <MainTask+0x330>)
 8001c06:	a80a      	add	r0, sp, #40	@ 0x28
 8001c08:	f7ff fe64 	bl	80018d4 <AES_init_ctx_iv>
    		  confCalibrate[0]=5;
 8001c0c:	f240 5305 	movw	r3, #1285	@ 0x505
 8001c10:	f8ad 301c 	strh.w	r3, [sp, #28]
 8001c14:	4921      	ldr	r1, [pc, #132]	@ (8001c9c <MainTask+0x2d8>)
    		  confCalibrate[2]=5;
 8001c16:	2305      	movs	r3, #5
 8001c18:	f88d 301e 	strb.w	r3, [sp, #30]
    		  for(int i=3;i<10;i++)
 8001c1c:	2203      	movs	r2, #3
    			  confCalibrate[i] = (char)(ConfigData[i-2]+'0');
 8001c1e:	ae07      	add	r6, sp, #28
 8001c20:	f811 3f08 	ldrb.w	r3, [r1, #8]!
 8001c24:	3330      	adds	r3, #48	@ 0x30
 8001c26:	5593      	strb	r3, [r2, r6]
    		  for(int i=3;i<10;i++)
 8001c28:	3201      	adds	r2, #1
 8001c2a:	2a0a      	cmp	r2, #10
 8001c2c:	d1f8      	bne.n	8001c20 <MainTask+0x25c>
    		  confCalibrate[10]='\0';
 8001c2e:	2300      	movs	r3, #0
 8001c30:	f88d 3026 	strb.w	r3, [sp, #38]	@ 0x26
    		  memcpy(LoRaLB_Tx, confCalibrate, 11);
 8001c34:	4632      	mov	r2, r6
 8001c36:	ca03      	ldmia	r2!, {r0, r1}
 8001c38:	4d2f      	ldr	r5, [pc, #188]	@ (8001cf8 <MainTask+0x334>)
 8001c3a:	8813      	ldrh	r3, [r2, #0]
 8001c3c:	812b      	strh	r3, [r5, #8]
 8001c3e:	2300      	movs	r3, #0
    		  snprintf((char*)LoRaLB_Tx, sizeof(LoRaLB_Tx), "%s:%+.2f:%+.2f:%+.2f", confCalibrate, PhaseData.I1rms, PhaseData.I2rms,PhaseData.I3rms);
 8001c40:	f8d7 9004 	ldr.w	r9, [r7, #4]
    		  memcpy(LoRaLB_Tx, confCalibrate, 11);
 8001c44:	72ab      	strb	r3, [r5, #10]
    		  snprintf((char*)LoRaLB_Tx, sizeof(LoRaLB_Tx), "%s:%+.2f:%+.2f:%+.2f", confCalibrate, PhaseData.I1rms, PhaseData.I2rms,PhaseData.I3rms);
 8001c46:	f8d7 a008 	ldr.w	sl, [r7, #8]
    		  memcpy(LoRaLB_Tx, confCalibrate, 11);
 8001c4a:	6028      	str	r0, [r5, #0]
 8001c4c:	6069      	str	r1, [r5, #4]
    		  snprintf((char*)LoRaLB_Tx, sizeof(LoRaLB_Tx), "%s:%+.2f:%+.2f:%+.2f", confCalibrate, PhaseData.I1rms, PhaseData.I2rms,PhaseData.I3rms);
 8001c4e:	68f8      	ldr	r0, [r7, #12]
 8001c50:	f7fe fc62 	bl	8000518 <__aeabi_f2d>
 8001c54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001c58:	4650      	mov	r0, sl
 8001c5a:	f7fe fc5d 	bl	8000518 <__aeabi_f2d>
 8001c5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001c62:	4648      	mov	r0, r9
 8001c64:	f7fe fc58 	bl	8000518 <__aeabi_f2d>
 8001c68:	4633      	mov	r3, r6
 8001c6a:	e9cd 0100 	strd	r0, r1, [sp]
 8001c6e:	4a23      	ldr	r2, [pc, #140]	@ (8001cfc <MainTask+0x338>)
 8001c70:	2120      	movs	r1, #32
 8001c72:	4628      	mov	r0, r5
 8001c74:	f00a fbb6 	bl	800c3e4 <sniprintf>
    		  AES_CBC_encrypt_buffer(&ctx, LoRaLB_Tx, LB_TX_SIZE);
 8001c78:	2220      	movs	r2, #32
 8001c7a:	4629      	mov	r1, r5
 8001c7c:	a80a      	add	r0, sp, #40	@ 0x28
 8001c7e:	f7ff fe3a 	bl	80018f6 <AES_CBC_encrypt_buffer>
              Radio.Send((uint8_t*)LoRaLB_Tx,LB_TX_SIZE);
 8001c82:	4b1f      	ldr	r3, [pc, #124]	@ (8001d00 <MainTask+0x33c>)
 8001c84:	2120      	movs	r1, #32
 8001c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c88:	4628      	mov	r0, r5
 8001c8a:	4798      	blx	r3
              vTaskDelay(100);
 8001c8c:	2064      	movs	r0, #100	@ 0x64
 8001c8e:	f006 fc05 	bl	800849c <vTaskDelay>
    		  HAL_NVIC_SystemReset();  // reset
 8001c92:	f001 fe7b 	bl	800398c <HAL_NVIC_SystemReset>
 8001c96:	e70f      	b.n	8001ab8 <MainTask+0xf4>
 8001c98:	48000400 	.word	0x48000400
 8001c9c:	200002e8 	.word	0x200002e8
 8001ca0:	0803f000 	.word	0x0803f000
 8001ca4:	20000278 	.word	0x20000278
 8001ca8:	20000274 	.word	0x20000274
 8001cac:	20000338 	.word	0x20000338
 8001cb0:	20000038 	.word	0x20000038
 8001cb4:	200002d1 	.word	0x200002d1
 8001cb8:	200002cc 	.word	0x200002cc
 8001cbc:	200002d0 	.word	0x200002d0
 8001cc0:	200002de 	.word	0x200002de
 8001cc4:	200002d8 	.word	0x200002d8
 8001cc8:	20003228 	.word	0x20003228
 8001ccc:	200041c8 	.word	0x200041c8
 8001cd0:	20005168 	.word	0x20005168
 8001cd4:	20002288 	.word	0x20002288
 8001cd8:	200012e8 	.word	0x200012e8
 8001cdc:	20000348 	.word	0x20000348
 8001ce0:	200002d5 	.word	0x200002d5
 8001ce4:	200002db 	.word	0x200002db
 8001ce8:	200002ca 	.word	0x200002ca
 8001cec:	200002cb 	.word	0x200002cb
 8001cf0:	20000017 	.word	0x20000017
 8001cf4:	20000027 	.word	0x20000027
 8001cf8:	200002aa 	.word	0x200002aa
 8001cfc:	0800fb1f 	.word	0x0800fb1f
 8001d00:	0800fee0 	.word	0x0800fee0
				  DetectedPhases.currentRead_1 = findMatchingPhase(I1B, VoltB, VoltLagB, VoltLeadB, 500);
 8001d04:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001d08:	4a2b      	ldr	r2, [pc, #172]	@ (8001db8 <MainTask+0x3f4>)
 8001d0a:	492c      	ldr	r1, [pc, #176]	@ (8001dbc <MainTask+0x3f8>)
 8001d0c:	9300      	str	r3, [sp, #0]
 8001d0e:	482c      	ldr	r0, [pc, #176]	@ (8001dc0 <MainTask+0x3fc>)
 8001d10:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc4 <MainTask+0x400>)
 8001d12:	f000 fcd9 	bl	80026c8 <findMatchingPhase>
 8001d16:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc8 <MainTask+0x404>)
 8001d18:	7018      	strb	r0, [r3, #0]
				  DefaultDirections.ofcurrentRead_1 = calculateDirection(I1B, getVoltageBuffer(DetectedPhases.currentRead_1), 400);
 8001d1a:	7818      	ldrb	r0, [r3, #0]
 8001d1c:	f000 ff64 	bl	8002be8 <getVoltageBuffer>
 8001d20:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001d24:	4601      	mov	r1, r0
 8001d26:	4826      	ldr	r0, [pc, #152]	@ (8001dc0 <MainTask+0x3fc>)
 8001d28:	f000 ff32 	bl	8002b90 <calculateDirection>
 8001d2c:	4b27      	ldr	r3, [pc, #156]	@ (8001dcc <MainTask+0x408>)
 8001d2e:	7018      	strb	r0, [r3, #0]
				  break;
 8001d30:	e700      	b.n	8001b34 <MainTask+0x170>
				  DetectedPhases.currentRead_2 = findMatchingPhase(I2B, VoltB, VoltLagB, VoltLeadB, 500);
 8001d32:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001d36:	4a20      	ldr	r2, [pc, #128]	@ (8001db8 <MainTask+0x3f4>)
 8001d38:	4920      	ldr	r1, [pc, #128]	@ (8001dbc <MainTask+0x3f8>)
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	4824      	ldr	r0, [pc, #144]	@ (8001dd0 <MainTask+0x40c>)
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <MainTask+0x400>)
 8001d40:	f000 fcc2 	bl	80026c8 <findMatchingPhase>
 8001d44:	4b20      	ldr	r3, [pc, #128]	@ (8001dc8 <MainTask+0x404>)
 8001d46:	7058      	strb	r0, [r3, #1]
				  DefaultDirections.ofcurrentRead_2 = calculateDirection(I2B, getVoltageBuffer(DetectedPhases.currentRead_2), 400);
 8001d48:	7858      	ldrb	r0, [r3, #1]
 8001d4a:	f000 ff4d 	bl	8002be8 <getVoltageBuffer>
 8001d4e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001d52:	4601      	mov	r1, r0
 8001d54:	481e      	ldr	r0, [pc, #120]	@ (8001dd0 <MainTask+0x40c>)
 8001d56:	f000 ff1b 	bl	8002b90 <calculateDirection>
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dcc <MainTask+0x408>)
 8001d5c:	7058      	strb	r0, [r3, #1]
				  break;
 8001d5e:	e6e9      	b.n	8001b34 <MainTask+0x170>
				  DetectedPhases.currentRead_3 = findMatchingPhase(I3B, VoltB, VoltLagB, VoltLeadB, 500);
 8001d60:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001d64:	4a14      	ldr	r2, [pc, #80]	@ (8001db8 <MainTask+0x3f4>)
 8001d66:	4915      	ldr	r1, [pc, #84]	@ (8001dbc <MainTask+0x3f8>)
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	481a      	ldr	r0, [pc, #104]	@ (8001dd4 <MainTask+0x410>)
 8001d6c:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <MainTask+0x400>)
 8001d6e:	f000 fcab 	bl	80026c8 <findMatchingPhase>
 8001d72:	4b15      	ldr	r3, [pc, #84]	@ (8001dc8 <MainTask+0x404>)
 8001d74:	7098      	strb	r0, [r3, #2]
				  DefaultDirections.ofcurrentRead_3 = calculateDirection(I3B, getVoltageBuffer(DetectedPhases.currentRead_3), 400);
 8001d76:	7898      	ldrb	r0, [r3, #2]
 8001d78:	f000 ff36 	bl	8002be8 <getVoltageBuffer>
 8001d7c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001d80:	4601      	mov	r1, r0
 8001d82:	4814      	ldr	r0, [pc, #80]	@ (8001dd4 <MainTask+0x410>)
 8001d84:	f000 ff04 	bl	8002b90 <calculateDirection>
 8001d88:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <MainTask+0x408>)
 8001d8a:	7098      	strb	r0, [r3, #2]
				  break;
 8001d8c:	e6d2      	b.n	8001b34 <MainTask+0x170>
    	  TempDirections = DefaultDirections;
 8001d8e:	882a      	ldrh	r2, [r5, #0]
 8001d90:	f8a8 2000 	strh.w	r2, [r8]
 8001d94:	78aa      	ldrb	r2, [r5, #2]
 8001d96:	f888 2002 	strb.w	r2, [r8, #2]
    	  TempPhases = DetectedPhases;
 8001d9a:	8833      	ldrh	r3, [r6, #0]
 8001d9c:	f8ab 3000 	strh.w	r3, [fp]
 8001da0:	78b3      	ldrb	r3, [r6, #2]
 8001da2:	f88b 3002 	strb.w	r3, [fp, #2]
      if(writeFlash)
 8001da6:	f89a 3000 	ldrb.w	r3, [sl]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f43f ae84 	beq.w	8001ab8 <MainTask+0xf4>
 8001db0:	e701      	b.n	8001bb6 <MainTask+0x1f2>
	          if (++lbConfmCounter >= 10) {
 8001db2:	6011      	str	r1, [r2, #0]
 8001db4:	e680      	b.n	8001ab8 <MainTask+0xf4>
 8001db6:	bf00      	nop
 8001db8:	200041c8 	.word	0x200041c8
 8001dbc:	20005168 	.word	0x20005168
 8001dc0:	20002288 	.word	0x20002288
 8001dc4:	20003228 	.word	0x20003228
 8001dc8:	200002de 	.word	0x200002de
 8001dcc:	200002d8 	.word	0x200002d8
 8001dd0:	200012e8 	.word	0x200012e8
 8001dd4:	20000348 	.word	0x20000348

08001dd8 <Task02>:
}


// Read and Calculate Data
void Task02(void *pvParameters)
{
 8001dd8:	b508      	push	{r3, lr}

	for(;;)
	{
//		readChannels();
		if(xSemaphoreTake(xDataReadySemaphore,portMAX_DELAY)==pdTRUE)
 8001dda:	4d11      	ldr	r5, [pc, #68]	@ (8001e20 <Task02+0x48>)
		  {
			readChannels();
			  if(bufferIndex==SAMPLE_SIZE)
 8001ddc:	4e11      	ldr	r6, [pc, #68]	@ (8001e24 <Task02+0x4c>)
			  {
				 SwapToProcess();
				 xSemaphoreGive(xBuffersReadySemaphore);
 8001dde:	4c12      	ldr	r4, [pc, #72]	@ (8001e28 <Task02+0x50>)
		if(xSemaphoreTake(xDataReadySemaphore,portMAX_DELAY)==pdTRUE)
 8001de0:	6828      	ldr	r0, [r5, #0]
 8001de2:	f04f 31ff 	mov.w	r1, #4294967295
 8001de6:	f005 fecc 	bl	8007b82 <xQueueSemaphoreTake>
 8001dea:	2801      	cmp	r0, #1
 8001dec:	d1f8      	bne.n	8001de0 <Task02+0x8>
			readChannels();
 8001dee:	f000 fd75 	bl	80028dc <readChannels>
			  if(bufferIndex==SAMPLE_SIZE)
 8001df2:	8833      	ldrh	r3, [r6, #0]
 8001df4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d1f0      	bne.n	8001de0 <Task02+0x8>
				 SwapToProcess();
 8001dfe:	f000 fcaf 	bl	8002760 <SwapToProcess>
				 xSemaphoreGive(xBuffersReadySemaphore);
 8001e02:	2300      	movs	r3, #0
 8001e04:	461a      	mov	r2, r3
 8001e06:	4619      	mov	r1, r3
 8001e08:	6820      	ldr	r0, [r4, #0]
 8001e0a:	f005 fcbd 	bl	8007788 <xQueueGenericSend>
				 lastHeartbeat_T02 = HAL_GetTick();
 8001e0e:	f001 f9e5 	bl	80031dc <HAL_GetTick>
 8001e12:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <Task02+0x54>)
 8001e14:	6018      	str	r0, [r3, #0]
				 vTaskDelay(4);
 8001e16:	2004      	movs	r0, #4
 8001e18:	f006 fb40 	bl	800849c <vTaskDelay>
 8001e1c:	e7e0      	b.n	8001de0 <Task02+0x8>
 8001e1e:	bf00      	nop
 8001e20:	20000290 	.word	0x20000290
 8001e24:	20000328 	.word	0x20000328
 8001e28:	2000028c 	.word	0x2000028c
 8001e2c:	20000288 	.word	0x20000288

08001e30 <Task03>:
}


//
void Task03(void *pvParameters)
{
 8001e30:	b580      	push	{r7, lr}

	for(;;)
	{

		if(xSemaphoreTake(xBuffersReadySemaphore,portMAX_DELAY)==pdTRUE)
 8001e32:	4d42      	ldr	r5, [pc, #264]	@ (8001f3c <Task03+0x10c>)
		{

			switch(savedLBType)
 8001e34:	4e42      	ldr	r6, [pc, #264]	@ (8001f40 <Task03+0x110>)


			}


			lastHeartbeat_T03 = HAL_GetTick();
 8001e36:	4f43      	ldr	r7, [pc, #268]	@ (8001f44 <Task03+0x114>)
		if(xSemaphoreTake(xBuffersReadySemaphore,portMAX_DELAY)==pdTRUE)
 8001e38:	6828      	ldr	r0, [r5, #0]
 8001e3a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3e:	f005 fea0 	bl	8007b82 <xQueueSemaphoreTake>
 8001e42:	2801      	cmp	r0, #1
 8001e44:	d153      	bne.n	8001eee <Task03+0xbe>
			switch(savedLBType)
 8001e46:	7833      	ldrb	r3, [r6, #0]
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d872      	bhi.n	8001f34 <Task03+0x104>
 8001e4e:	e8df f003 	tbb	[pc, r3]
 8001e52:	5039      	.short	0x5039
 8001e54:	0261      	.short	0x0261
		    	    CurrentDirections.ofcurrentRead_1 = calculateDirection(I1B, getVoltageBuffer(DetectedPhases.currentRead_1), 400);
 8001e56:	f8df 80f0 	ldr.w	r8, [pc, #240]	@ 8001f48 <Task03+0x118>
 8001e5a:	4c3c      	ldr	r4, [pc, #240]	@ (8001f4c <Task03+0x11c>)
 8001e5c:	f898 0000 	ldrb.w	r0, [r8]
 8001e60:	f000 fec2 	bl	8002be8 <getVoltageBuffer>
 8001e64:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001e68:	4601      	mov	r1, r0
 8001e6a:	4839      	ldr	r0, [pc, #228]	@ (8001f50 <Task03+0x120>)
 8001e6c:	f000 fe90 	bl	8002b90 <calculateDirection>
 8001e70:	7020      	strb	r0, [r4, #0]
					CurrentDirections.ofcurrentRead_2 = calculateDirection(I2B, getVoltageBuffer(DetectedPhases.currentRead_2), 400);
 8001e72:	f898 0001 	ldrb.w	r0, [r8, #1]
 8001e76:	f000 feb7 	bl	8002be8 <getVoltageBuffer>
 8001e7a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001e7e:	4601      	mov	r1, r0
 8001e80:	4834      	ldr	r0, [pc, #208]	@ (8001f54 <Task03+0x124>)
 8001e82:	f000 fe85 	bl	8002b90 <calculateDirection>
 8001e86:	7060      	strb	r0, [r4, #1]
					CurrentDirections.ofcurrentRead_3 = calculateDirection(I3B, getVoltageBuffer(DetectedPhases.currentRead_3), 400);
 8001e88:	f898 0002 	ldrb.w	r0, [r8, #2]
					updateMark(1, CurrentDirections.ofcurrentRead_1, DefaultDirections.ofcurrentRead_1);
 8001e8c:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 8001f58 <Task03+0x128>
					CurrentDirections.ofcurrentRead_3 = calculateDirection(I3B, getVoltageBuffer(DetectedPhases.currentRead_3), 400);
 8001e90:	f000 feaa 	bl	8002be8 <getVoltageBuffer>
 8001e94:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001e98:	4601      	mov	r1, r0
 8001e9a:	4830      	ldr	r0, [pc, #192]	@ (8001f5c <Task03+0x12c>)
 8001e9c:	f000 fe78 	bl	8002b90 <calculateDirection>
 8001ea0:	70a0      	strb	r0, [r4, #2]
					updateMark(1, CurrentDirections.ofcurrentRead_1, DefaultDirections.ofcurrentRead_1);
 8001ea2:	7821      	ldrb	r1, [r4, #0]
 8001ea4:	f898 2000 	ldrb.w	r2, [r8]
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	f000 fea9 	bl	8002c00 <updateMark>
					updateMark(2, CurrentDirections.ofcurrentRead_2, DefaultDirections.ofcurrentRead_2);
 8001eae:	7861      	ldrb	r1, [r4, #1]
 8001eb0:	f898 2001 	ldrb.w	r2, [r8, #1]
 8001eb4:	2002      	movs	r0, #2
 8001eb6:	f000 fea3 	bl	8002c00 <updateMark>
					updateMark(3, CurrentDirections.ofcurrentRead_3, DefaultDirections.ofcurrentRead_3);
 8001eba:	78a1      	ldrb	r1, [r4, #2]
 8001ebc:	f898 2002 	ldrb.w	r2, [r8, #2]
				  updateMark(3, CurrentDirections.ofcurrentRead_3, DefaultDirections.ofcurrentRead_3);
 8001ec0:	2003      	movs	r0, #3
 8001ec2:	e00f      	b.n	8001ee4 <Task03+0xb4>
				  CurrentDirections.ofcurrentRead_1 = calculateDirection(I1B, getVoltageBuffer(DetectedPhases.currentRead_1), 400);
 8001ec4:	4b20      	ldr	r3, [pc, #128]	@ (8001f48 <Task03+0x118>)
 8001ec6:	7818      	ldrb	r0, [r3, #0]
 8001ec8:	f000 fe8e 	bl	8002be8 <getVoltageBuffer>
 8001ecc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001ed0:	4601      	mov	r1, r0
 8001ed2:	481f      	ldr	r0, [pc, #124]	@ (8001f50 <Task03+0x120>)
 8001ed4:	f000 fe5c 	bl	8002b90 <calculateDirection>
 8001ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8001f4c <Task03+0x11c>)
 8001eda:	7018      	strb	r0, [r3, #0]
				  updateMark(1, CurrentDirections.ofcurrentRead_1, DefaultDirections.ofcurrentRead_1);
 8001edc:	7819      	ldrb	r1, [r3, #0]
 8001ede:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <Task03+0x128>)
 8001ee0:	781a      	ldrb	r2, [r3, #0]
 8001ee2:	2001      	movs	r0, #1
				  updateMark(3, CurrentDirections.ofcurrentRead_3, DefaultDirections.ofcurrentRead_3);
 8001ee4:	f000 fe8c 	bl	8002c00 <updateMark>
			lastHeartbeat_T03 = HAL_GetTick();
 8001ee8:	f001 f978 	bl	80031dc <HAL_GetTick>
 8001eec:	6038      	str	r0, [r7, #0]

		}

		 vTaskDelay(10);
 8001eee:	200a      	movs	r0, #10
 8001ef0:	e021      	b.n	8001f36 <Task03+0x106>
				  CurrentDirections.ofcurrentRead_2 = calculateDirection(I2B, getVoltageBuffer(DetectedPhases.currentRead_2), 400);
 8001ef2:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <Task03+0x118>)
 8001ef4:	7858      	ldrb	r0, [r3, #1]
 8001ef6:	f000 fe77 	bl	8002be8 <getVoltageBuffer>
 8001efa:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001efe:	4601      	mov	r1, r0
 8001f00:	4814      	ldr	r0, [pc, #80]	@ (8001f54 <Task03+0x124>)
 8001f02:	f000 fe45 	bl	8002b90 <calculateDirection>
 8001f06:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <Task03+0x11c>)
 8001f08:	7058      	strb	r0, [r3, #1]
				  updateMark(2, CurrentDirections.ofcurrentRead_2, DefaultDirections.ofcurrentRead_2);
 8001f0a:	7859      	ldrb	r1, [r3, #1]
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <Task03+0x128>)
 8001f0e:	2002      	movs	r0, #2
 8001f10:	785a      	ldrb	r2, [r3, #1]
 8001f12:	e7e7      	b.n	8001ee4 <Task03+0xb4>
				  CurrentDirections.ofcurrentRead_3 = calculateDirection(I3B, getVoltageBuffer(DetectedPhases.currentRead_3), 400);
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <Task03+0x118>)
 8001f16:	7898      	ldrb	r0, [r3, #2]
 8001f18:	f000 fe66 	bl	8002be8 <getVoltageBuffer>
 8001f1c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001f20:	4601      	mov	r1, r0
 8001f22:	480e      	ldr	r0, [pc, #56]	@ (8001f5c <Task03+0x12c>)
 8001f24:	f000 fe34 	bl	8002b90 <calculateDirection>
 8001f28:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <Task03+0x11c>)
 8001f2a:	7098      	strb	r0, [r3, #2]
				  updateMark(3, CurrentDirections.ofcurrentRead_3, DefaultDirections.ofcurrentRead_3);
 8001f2c:	7899      	ldrb	r1, [r3, #2]
 8001f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <Task03+0x128>)
 8001f30:	789a      	ldrb	r2, [r3, #2]
 8001f32:	e7c5      	b.n	8001ec0 <Task03+0x90>
				  vTaskDelay(3);
 8001f34:	2003      	movs	r0, #3
		 vTaskDelay(10);
 8001f36:	f006 fab1 	bl	800849c <vTaskDelay>
 8001f3a:	e77d      	b.n	8001e38 <Task03+0x8>
 8001f3c:	2000028c 	.word	0x2000028c
 8001f40:	200002d0 	.word	0x200002d0
 8001f44:	20000284 	.word	0x20000284
 8001f48:	200002de 	.word	0x200002de
 8001f4c:	200002d2 	.word	0x200002d2
 8001f50:	20002288 	.word	0x20002288
 8001f54:	200012e8 	.word	0x200012e8
 8001f58:	200002d8 	.word	0x200002d8
 8001f5c:	20000348 	.word	0x20000348

08001f60 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8001f60:	b513      	push	{r0, r1, r4, lr}
  xDataReadySemaphore = xSemaphoreCreateBinary();
 8001f62:	2203      	movs	r2, #3
 8001f64:	2100      	movs	r1, #0
 8001f66:	2001      	movs	r0, #1
 8001f68:	f005 fbe7 	bl	800773a <xQueueGenericCreate>
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <MX_FREERTOS_Init+0x7c>)
  xBuffersReadySemaphore = xSemaphoreCreateBinary();
 8001f6e:	2203      	movs	r2, #3
  xDataReadySemaphore = xSemaphoreCreateBinary();
 8001f70:	6018      	str	r0, [r3, #0]
  xBuffersReadySemaphore = xSemaphoreCreateBinary();
 8001f72:	2100      	movs	r1, #0
 8001f74:	2001      	movs	r0, #1
 8001f76:	f005 fbe0 	bl	800773a <xQueueGenericCreate>
 8001f7a:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <MX_FREERTOS_Init+0x80>)
  xTaskCreate(MainTask, "TkMain", 512, NULL, 2, &MainTaskHandle);
 8001f7c:	4919      	ldr	r1, [pc, #100]	@ (8001fe4 <MX_FREERTOS_Init+0x84>)
  xBuffersReadySemaphore = xSemaphoreCreateBinary();
 8001f7e:	6018      	str	r0, [r3, #0]
  xTaskCreate(MainTask, "TkMain", 512, NULL, 2, &MainTaskHandle);
 8001f80:	2402      	movs	r4, #2
 8001f82:	4b19      	ldr	r3, [pc, #100]	@ (8001fe8 <MX_FREERTOS_Init+0x88>)
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	9400      	str	r4, [sp, #0]
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f8e:	4817      	ldr	r0, [pc, #92]	@ (8001fec <MX_FREERTOS_Init+0x8c>)
 8001f90:	f006 f896 	bl	80080c0 <xTaskCreate>
  xTaskCreate(Task02, "Tk02", 192, NULL, 3, &Task02_handler);
 8001f94:	4b16      	ldr	r3, [pc, #88]	@ (8001ff0 <MX_FREERTOS_Init+0x90>)
 8001f96:	9301      	str	r3, [sp, #4]
 8001f98:	2303      	movs	r3, #3
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	4915      	ldr	r1, [pc, #84]	@ (8001ff4 <MX_FREERTOS_Init+0x94>)
 8001f9e:	4816      	ldr	r0, [pc, #88]	@ (8001ff8 <MX_FREERTOS_Init+0x98>)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	22c0      	movs	r2, #192	@ 0xc0
 8001fa4:	f006 f88c 	bl	80080c0 <xTaskCreate>
  xTaskCreate(Task03, "Tk03", 128, NULL, 2, &Task03_handler);
 8001fa8:	4b14      	ldr	r3, [pc, #80]	@ (8001ffc <MX_FREERTOS_Init+0x9c>)
 8001faa:	4915      	ldr	r1, [pc, #84]	@ (8002000 <MX_FREERTOS_Init+0xa0>)
 8001fac:	4815      	ldr	r0, [pc, #84]	@ (8002004 <MX_FREERTOS_Init+0xa4>)
 8001fae:	e9cd 4300 	strd	r4, r3, [sp]
 8001fb2:	2280      	movs	r2, #128	@ 0x80
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f006 f883 	bl	80080c0 <xTaskCreate>
  xTaskCreate(Task04, "Tk04", 512, NULL, 4, &Task04_handler);
 8001fba:	4b13      	ldr	r3, [pc, #76]	@ (8002008 <MX_FREERTOS_Init+0xa8>)
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2304      	movs	r3, #4
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	4912      	ldr	r1, [pc, #72]	@ (800200c <MX_FREERTOS_Init+0xac>)
 8001fc4:	4812      	ldr	r0, [pc, #72]	@ (8002010 <MX_FREERTOS_Init+0xb0>)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fcc:	f006 f878 	bl	80080c0 <xTaskCreate>
}
 8001fd0:	b002      	add	sp, #8
 8001fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  vTaskStartScheduler();
 8001fd6:	f006 b8f9 	b.w	80081cc <vTaskStartScheduler>
 8001fda:	bf00      	nop
 8001fdc:	20000290 	.word	0x20000290
 8001fe0:	2000028c 	.word	0x2000028c
 8001fe4:	0800fb34 	.word	0x0800fb34
 8001fe8:	20000280 	.word	0x20000280
 8001fec:	080019c5 	.word	0x080019c5
 8001ff0:	2000027c 	.word	0x2000027c
 8001ff4:	0800fb3b 	.word	0x0800fb3b
 8001ff8:	08001dd9 	.word	0x08001dd9
 8001ffc:	20000278 	.word	0x20000278
 8002000:	0800fb40 	.word	0x0800fb40
 8002004:	08001e31 	.word	0x08001e31
 8002008:	20000274 	.word	0x20000274
 800200c:	0800fb45 	.word	0x0800fb45
 8002010:	080020cd 	.word	0x080020cd

08002014 <HAL_GPIO_EXTI_Callback>:
}


//relese semapore when toggling the data ready pin
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002014:	b507      	push	{r0, r1, r2, lr}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002016:	2300      	movs	r3, #0

	if(GPIO_Pin==GPIO_PIN_11)
 8002018:	f5b0 6f00 	cmp.w	r0, #2048	@ 0x800
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800201c:	9301      	str	r3, [sp, #4]
	if(GPIO_Pin==GPIO_PIN_11)
 800201e:	d110      	bne.n	8002042 <HAL_GPIO_EXTI_Callback+0x2e>
	{

		xSemaphoreGiveFromISR(xDataReadySemaphore,&xHigherPriorityTaskWoken);
 8002020:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <HAL_GPIO_EXTI_Callback+0x34>)
 8002022:	a901      	add	r1, sp, #4
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	f005 fcbd 	bl	80079a4 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800202a:	9b01      	ldr	r3, [sp, #4]
 800202c:	b14b      	cbz	r3, 8002042 <HAL_GPIO_EXTI_Callback+0x2e>
 800202e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002036:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800203a:	f3bf 8f4f 	dsb	sy
 800203e:	f3bf 8f6f 	isb	sy

	}


}
 8002042:	b003      	add	sp, #12
 8002044:	f85d fb04 	ldr.w	pc, [sp], #4
 8002048:	20000290 	.word	0x20000290

0800204c <parsePacket>:


void parsePacket(void)
{
 800204c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	char *fcolon = strchr((char*)LoRaLB_Rx, ':');
 800204e:	4e1b      	ldr	r6, [pc, #108]	@ (80020bc <parsePacket+0x70>)
 8002050:	213a      	movs	r1, #58	@ 0x3a
 8002052:	4630      	mov	r0, r6
 8002054:	f00a fa47 	bl	800c4e6 <strchr>
	if (fcolon == NULL)
 8002058:	4604      	mov	r4, r0
 800205a:	b368      	cbz	r0, 80020b8 <parsePacket+0x6c>
	{
		return;
	}

	int lenSN = fcolon - (char*)LoRaLB_Rx;
 800205c:	1b85      	subs	r5, r0, r6
	if (lenSN >= sizeof(SNR))
	{
		lenSN = sizeof(SNR) - 1;
	}
	strncpy((char*)SNR, (char*)LoRaLB_Rx, lenSN);
 800205e:	4b18      	ldr	r3, [pc, #96]	@ (80020c0 <parsePacket+0x74>)
		lenSN = sizeof(SNR) - 1;
 8002060:	2d0b      	cmp	r5, #11
 8002062:	bf28      	it	cs
 8002064:	250a      	movcs	r5, #10
	strncpy((char*)SNR, (char*)LoRaLB_Rx, lenSN);
 8002066:	4631      	mov	r1, r6
 8002068:	462a      	mov	r2, r5
 800206a:	4618      	mov	r0, r3
 800206c:	f00a fa48 	bl	800c500 <strncpy>
	SNR[lenSN] = '\0';
 8002070:	2700      	movs	r7, #0

	char *scolon = strchr(fcolon + 1, ':');
 8002072:	3401      	adds	r4, #1
	SNR[lenSN] = '\0';
 8002074:	5547      	strb	r7, [r0, r5]
	char *scolon = strchr(fcolon + 1, ':');
 8002076:	213a      	movs	r1, #58	@ 0x3a
 8002078:	4620      	mov	r0, r4
 800207a:	f00a fa34 	bl	800c4e6 <strchr>
	if (scolon == NULL)
 800207e:	4606      	mov	r6, r0
 8002080:	b1d0      	cbz	r0, 80020b8 <parsePacket+0x6c>
		return;
	}

	// Extract status as string
	char statusStr[4];
	int lenStatus = scolon - (fcolon + 1);
 8002082:	1b05      	subs	r5, r0, r4

	if (lenStatus >= sizeof(statusStr))
	{
		lenStatus = sizeof(statusStr) - 1;
 8002084:	2d04      	cmp	r5, #4
 8002086:	bf28      	it	cs
 8002088:	2503      	movcs	r5, #3
	}
	strncpy(statusStr, fcolon + 1, lenStatus);
 800208a:	462a      	mov	r2, r5
 800208c:	4621      	mov	r1, r4
 800208e:	a801      	add	r0, sp, #4
 8002090:	f00a fa36 	bl	800c500 <strncpy>
	statusStr[lenStatus] = '\0';
 8002094:	f105 0308 	add.w	r3, r5, #8
 8002098:	eb0d 0503 	add.w	r5, sp, r3
	chargeBit = atoi(statusStr);  // Convert to int (0 or 1)
 800209c:	a801      	add	r0, sp, #4
	statusStr[lenStatus] = '\0';
 800209e:	f805 7c04 	strb.w	r7, [r5, #-4]
	chargeBit = atoi(statusStr);  // Convert to int (0 or 1)
 80020a2:	f009 fbff 	bl	800b8a4 <atoi>
 80020a6:	4b07      	ldr	r3, [pc, #28]	@ (80020c4 <parsePacket+0x78>)
 80020a8:	7018      	strb	r0, [r3, #0]

	// Extract RN
	strncpy((char*)RN, scolon + 1, sizeof(RN) - 1);
 80020aa:	4b07      	ldr	r3, [pc, #28]	@ (80020c8 <parsePacket+0x7c>)
 80020ac:	220a      	movs	r2, #10
 80020ae:	1c71      	adds	r1, r6, #1
 80020b0:	4618      	mov	r0, r3
 80020b2:	f00a fa25 	bl	800c500 <strncpy>
	RN[sizeof(RN) - 1] = '\0';
 80020b6:	7287      	strb	r7, [r0, #10]

}
 80020b8:	b003      	add	sp, #12
 80020ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020bc:	2000614d 	.word	0x2000614d
 80020c0:	2000029f 	.word	0x2000029f
 80020c4:	20000000 	.word	0x20000000
 80020c8:	20000294 	.word	0x20000294

080020cc <Task04>:
{
 80020cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Flash_Read_data_uint8(SN_ADDR, SN, 10);
 80020d0:	f8df 828c 	ldr.w	r8, [pc, #652]	@ 8002360 <Task04+0x294>
 80020d4:	48a3      	ldr	r0, [pc, #652]	@ (8002364 <Task04+0x298>)
	Radio.Rx(RX_TIMEOUT);  // enable Recieving for 5 sec
 80020d6:	4ea4      	ldr	r6, [pc, #656]	@ (8002368 <Task04+0x29c>)
		if((now- lastHeartbeat_T02 > WATCHDOG_TIMEOUT) && (now- lastHeartbeat_T03 > WATCHDOG_TIMEOUT))
 80020d8:	f8df 9290 	ldr.w	r9, [pc, #656]	@ 800236c <Task04+0x2a0>
			switch(LoRaState)
 80020dc:	4fa4      	ldr	r7, [pc, #656]	@ (8002370 <Task04+0x2a4>)
{
 80020de:	b0bb      	sub	sp, #236	@ 0xec
	Flash_Read_data_uint8(SN_ADDR, SN, 10);
 80020e0:	220a      	movs	r2, #10
 80020e2:	4641      	mov	r1, r8
 80020e4:	f7ff fa2d 	bl	8001542 <Flash_Read_data_uint8>
	SN[10] = '\0';
 80020e8:	2300      	movs	r3, #0
 80020ea:	f888 300a 	strb.w	r3, [r8, #10]
	MX_SubGHz_Phy_Init();
 80020ee:	f008 ff65 	bl	800afbc <MX_SubGHz_Phy_Init>
	RadioInit();
 80020f2:	f000 fe1f 	bl	8002d34 <RadioInit>
	Radio.Rx(RX_TIMEOUT);  // enable Recieving for 5 sec
 80020f6:	6b75      	ldr	r5, [r6, #52]	@ 0x34
 80020f8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80020fc:	47a8      	blx	r5
		uint32_t now = HAL_GetTick();
 80020fe:	f001 f86d 	bl	80031dc <HAL_GetTick>
		if((now- lastHeartbeat_T02 > WATCHDOG_TIMEOUT) && (now- lastHeartbeat_T03 > WATCHDOG_TIMEOUT))
 8002102:	f8d9 3000 	ldr.w	r3, [r9]
 8002106:	f242 7210 	movw	r2, #10000	@ 0x2710
 800210a:	1ac3      	subs	r3, r0, r3
 800210c:	4293      	cmp	r3, r2
 800210e:	d924      	bls.n	800215a <Task04+0x8e>
 8002110:	4b98      	ldr	r3, [pc, #608]	@ (8002374 <Task04+0x2a8>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	1ac0      	subs	r0, r0, r3
 8002116:	4290      	cmp	r0, r2
 8002118:	d91f      	bls.n	800215a <Task04+0x8e>
			HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
 800211a:	4897      	ldr	r0, [pc, #604]	@ (8002378 <Task04+0x2ac>)
 800211c:	2200      	movs	r2, #0
 800211e:	2120      	movs	r1, #32
 8002120:	f002 f868 	bl	80041f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_LED_GPIO_Port, YEL_LED_Pin, GPIO_PIN_RESET);
 8002124:	4894      	ldr	r0, [pc, #592]	@ (8002378 <Task04+0x2ac>)
 8002126:	2200      	movs	r2, #0
 8002128:	2110      	movs	r1, #16
 800212a:	f002 f863 	bl	80041f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 800212e:	2200      	movs	r2, #0
 8002130:	2108      	movs	r1, #8
 8002132:	4891      	ldr	r0, [pc, #580]	@ (8002378 <Task04+0x2ac>)
 8002134:	f002 f85e 	bl	80041f4 <HAL_GPIO_WritePin>
			vTaskDelay(400);
 8002138:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800213c:	f006 f9ae 	bl	800849c <vTaskDelay>
			HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8002140:	488d      	ldr	r0, [pc, #564]	@ (8002378 <Task04+0x2ac>)
 8002142:	2201      	movs	r2, #1
 8002144:	2108      	movs	r1, #8
 8002146:	f002 f855 	bl	80041f4 <HAL_GPIO_WritePin>
			vTaskDelay(400);
 800214a:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800214e:	f006 f9a5 	bl	800849c <vTaskDelay>
		 vTaskDelay(5);
 8002152:	2005      	movs	r0, #5
 8002154:	f006 f9a2 	bl	800849c <vTaskDelay>
	{
 8002158:	e7d1      	b.n	80020fe <Task04+0x32>
			switch(LoRaState)
 800215a:	783b      	ldrb	r3, [r7, #0]
 800215c:	2b05      	cmp	r3, #5
 800215e:	d8f8      	bhi.n	8002152 <Task04+0x86>
 8002160:	a201      	add	r2, pc, #4	@ (adr r2, 8002168 <Task04+0x9c>)
 8002162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002166:	bf00      	nop
 8002168:	08002153 	.word	0x08002153
 800216c:	0800233b 	.word	0x0800233b
 8002170:	08002153 	.word	0x08002153
 8002174:	08002181 	.word	0x08002181
 8002178:	08002347 	.word	0x08002347
 800217c:	08002153 	.word	0x08002153
				AES_init_ctx_iv(&ctx, key, iv);
 8002180:	4a7e      	ldr	r2, [pc, #504]	@ (800237c <Task04+0x2b0>)
 8002182:	497f      	ldr	r1, [pc, #508]	@ (8002380 <Task04+0x2b4>)
 8002184:	a80a      	add	r0, sp, #40	@ 0x28
				LoRaState = STATE_IDLE;
 8002186:	2400      	movs	r4, #0
 8002188:	703c      	strb	r4, [r7, #0]
				AES_init_ctx_iv(&ctx, key, iv);
 800218a:	f7ff fba3 	bl	80018d4 <AES_init_ctx_iv>
				AES_CBC_decrypt_buffer(&ctx, (uint8_t*)LoRaLB_Rx, LB_TX_SIZE);
 800218e:	497d      	ldr	r1, [pc, #500]	@ (8002384 <Task04+0x2b8>)
 8002190:	a80a      	add	r0, sp, #40	@ 0x28
 8002192:	2220      	movs	r2, #32
 8002194:	f7ff fbd9 	bl	800194a <AES_CBC_decrypt_buffer>
                parsePacket();
 8002198:	f7ff ff58 	bl	800204c <parsePacket>
                if(strcmp((char*)SNW, (char*)SNR) == 0)
 800219c:	497a      	ldr	r1, [pc, #488]	@ (8002388 <Task04+0x2bc>)
 800219e:	487b      	ldr	r0, [pc, #492]	@ (800238c <Task04+0x2c0>)
 80021a0:	f7fd ffee 	bl	8000180 <strcmp>
 80021a4:	2800      	cmp	r0, #0
 80021a6:	d15d      	bne.n	8002264 <Task04+0x198>
                	memcpy((uint8_t*)SN_data, RN, 11);
 80021a8:	4a79      	ldr	r2, [pc, #484]	@ (8002390 <Task04+0x2c4>)
                	uint64_t SN_data[2] = {0};
 80021aa:	e9cd 0008 	strd	r0, r0, [sp, #32]
                	memcpy((uint8_t*)SN_data, RN, 11);
 80021ae:	6851      	ldr	r1, [r2, #4]
 80021b0:	6810      	ldr	r0, [r2, #0]
 80021b2:	ab06      	add	r3, sp, #24
 80021b4:	c303      	stmia	r3!, {r0, r1}
 80021b6:	8911      	ldrh	r1, [r2, #8]
					if(Flash_Erase_Page(SN_ADDR)==HAL_OK)
 80021b8:	486a      	ldr	r0, [pc, #424]	@ (8002364 <Task04+0x298>)
                	memcpy((uint8_t*)SN_data, RN, 11);
 80021ba:	7a92      	ldrb	r2, [r2, #10]
 80021bc:	8019      	strh	r1, [r3, #0]
 80021be:	709a      	strb	r2, [r3, #2]
					if(Flash_Erase_Page(SN_ADDR)==HAL_OK)
 80021c0:	f7ff f9c9 	bl	8001556 <Flash_Erase_Page>
 80021c4:	4604      	mov	r4, r0
 80021c6:	2800      	cmp	r0, #0
 80021c8:	d1c3      	bne.n	8002152 <Task04+0x86>
						 Flash_Write_data(SN_ADDR, SN_data, 2);
 80021ca:	2202      	movs	r2, #2
 80021cc:	a906      	add	r1, sp, #24
 80021ce:	4865      	ldr	r0, [pc, #404]	@ (8002364 <Task04+0x298>)
 80021d0:	f7ff f98c 	bl	80014ec <Flash_Write_data>
						 HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_SET);
 80021d4:	4868      	ldr	r0, [pc, #416]	@ (8002378 <Task04+0x2ac>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	2120      	movs	r1, #32
 80021da:	f002 f80b 	bl	80041f4 <HAL_GPIO_WritePin>
						 HAL_GPIO_WritePin(YEL_LED_GPIO_Port, YEL_LED_Pin, GPIO_PIN_SET);
 80021de:	2201      	movs	r2, #1
 80021e0:	2110      	movs	r1, #16
 80021e2:	4865      	ldr	r0, [pc, #404]	@ (8002378 <Task04+0x2ac>)
 80021e4:	f002 f806 	bl	80041f4 <HAL_GPIO_WritePin>
                         vTaskDelay(1000);
 80021e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021ec:	f006 f956 	bl	800849c <vTaskDelay>
						 Flash_Read_data_uint8(SN_ADDR, SN, 10);
 80021f0:	220a      	movs	r2, #10
 80021f2:	495b      	ldr	r1, [pc, #364]	@ (8002360 <Task04+0x294>)
 80021f4:	485b      	ldr	r0, [pc, #364]	@ (8002364 <Task04+0x298>)
 80021f6:	f7ff f9a4 	bl	8001542 <Flash_Read_data_uint8>
						 snprintf((char*)LoRaLB_Tx, sizeof(LoRaLB_Tx), "%s:%+.2f:%+.2f:%+.2f", SN, PhaseData.I1rms, PhaseData.I2rms,PhaseData.I3rms);
 80021fa:	4b66      	ldr	r3, [pc, #408]	@ (8002394 <Task04+0x2c8>)
						 SN[10] = '\0';
 80021fc:	f888 400a 	strb.w	r4, [r8, #10]
						 snprintf((char*)LoRaLB_Tx, sizeof(LoRaLB_Tx), "%s:%+.2f:%+.2f:%+.2f", SN, PhaseData.I1rms, PhaseData.I2rms,PhaseData.I3rms);
 8002200:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8002204:	f8d3 b008 	ldr.w	fp, [r3, #8]
 8002208:	68d8      	ldr	r0, [r3, #12]
 800220a:	f7fe f985 	bl	8000518 <__aeabi_f2d>
 800220e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002212:	4658      	mov	r0, fp
 8002214:	f7fe f980 	bl	8000518 <__aeabi_f2d>
 8002218:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800221c:	4650      	mov	r0, sl
 800221e:	f7fe f97b 	bl	8000518 <__aeabi_f2d>
 8002222:	4b4f      	ldr	r3, [pc, #316]	@ (8002360 <Task04+0x294>)
 8002224:	4a5c      	ldr	r2, [pc, #368]	@ (8002398 <Task04+0x2cc>)
 8002226:	e9cd 0100 	strd	r0, r1, [sp]
 800222a:	2120      	movs	r1, #32
 800222c:	485b      	ldr	r0, [pc, #364]	@ (800239c <Task04+0x2d0>)
 800222e:	f00a f8d9 	bl	800c3e4 <sniprintf>
						 AES_init_ctx_iv(&ctx, key, iv);
 8002232:	4a52      	ldr	r2, [pc, #328]	@ (800237c <Task04+0x2b0>)
 8002234:	4952      	ldr	r1, [pc, #328]	@ (8002380 <Task04+0x2b4>)
 8002236:	a80a      	add	r0, sp, #40	@ 0x28
 8002238:	f7ff fb4c 	bl	80018d4 <AES_init_ctx_iv>
						 AES_CBC_encrypt_buffer(&ctx, LoRaLB_Tx, LB_TX_SIZE);
 800223c:	4957      	ldr	r1, [pc, #348]	@ (800239c <Task04+0x2d0>)
 800223e:	2220      	movs	r2, #32
 8002240:	a80a      	add	r0, sp, #40	@ 0x28
 8002242:	f7ff fb58 	bl	80018f6 <AES_CBC_encrypt_buffer>
						 HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
 8002246:	484c      	ldr	r0, [pc, #304]	@ (8002378 <Task04+0x2ac>)
 8002248:	4622      	mov	r2, r4
 800224a:	2120      	movs	r1, #32
 800224c:	f001 ffd2 	bl	80041f4 <HAL_GPIO_WritePin>
						 HAL_GPIO_WritePin(YEL_LED_GPIO_Port, YEL_LED_Pin, GPIO_PIN_RESET);
 8002250:	4849      	ldr	r0, [pc, #292]	@ (8002378 <Task04+0x2ac>)
 8002252:	4622      	mov	r2, r4
 8002254:	2110      	movs	r1, #16
 8002256:	f001 ffcd 	bl	80041f4 <HAL_GPIO_WritePin>
					Radio.Send((uint8_t*)LoRaLB_Tx,LB_TX_SIZE);
 800225a:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 800225c:	484f      	ldr	r0, [pc, #316]	@ (800239c <Task04+0x2d0>)
 800225e:	2120      	movs	r1, #32
 8002260:	4798      	blx	r3
 8002262:	e776      	b.n	8002152 <Task04+0x86>
                else if(strcmp((char*)RN, (char*)SN) == 0)
 8002264:	493e      	ldr	r1, [pc, #248]	@ (8002360 <Task04+0x294>)
 8002266:	484a      	ldr	r0, [pc, #296]	@ (8002390 <Task04+0x2c4>)
 8002268:	f7fd ff8a 	bl	8000180 <strcmp>
 800226c:	b990      	cbnz	r0, 8002294 <Task04+0x1c8>
                	 ConfigData[0] = (uint64_t)0; // re do the calibration
 800226e:	4c4c      	ldr	r4, [pc, #304]	@ (80023a0 <Task04+0x2d4>)
                	 if(Flash_Erase_Page(CONFIG_ADDR)==HAL_OK)
 8002270:	484c      	ldr	r0, [pc, #304]	@ (80023a4 <Task04+0x2d8>)
                	 ConfigData[0] = (uint64_t)0; // re do the calibration
 8002272:	2200      	movs	r2, #0
 8002274:	2300      	movs	r3, #0
 8002276:	e9c4 2300 	strd	r2, r3, [r4]
                	 if(Flash_Erase_Page(CONFIG_ADDR)==HAL_OK)
 800227a:	f7ff f96c 	bl	8001556 <Flash_Erase_Page>
 800227e:	2800      	cmp	r0, #0
 8002280:	f47f af67 	bne.w	8002152 <Task04+0x86>
						  Flash_Write_data(CONFIG_ADDR, ConfigData, 8);
 8002284:	2208      	movs	r2, #8
 8002286:	4621      	mov	r1, r4
 8002288:	4846      	ldr	r0, [pc, #280]	@ (80023a4 <Task04+0x2d8>)
 800228a:	f7ff f92f 	bl	80014ec <Flash_Write_data>
						  HAL_NVIC_SystemReset();  // reset
 800228e:	f001 fb7d 	bl	800398c <HAL_NVIC_SystemReset>
 8002292:	e75e      	b.n	8002152 <Task04+0x86>
                else if(strcmp((char*)SN, (char*)SNR) == 0)
 8002294:	493c      	ldr	r1, [pc, #240]	@ (8002388 <Task04+0x2bc>)
 8002296:	4832      	ldr	r0, [pc, #200]	@ (8002360 <Task04+0x294>)
 8002298:	f7fd ff72 	bl	8000180 <strcmp>
 800229c:	4682      	mov	sl, r0
 800229e:	2800      	cmp	r0, #0
 80022a0:	d153      	bne.n	800234a <Task04+0x27e>
					if(chargeBit==1)
 80022a2:	4b41      	ldr	r3, [pc, #260]	@ (80023a8 <Task04+0x2dc>)
 80022a4:	f993 4000 	ldrsb.w	r4, [r3]
 80022a8:	2c01      	cmp	r4, #1
 80022aa:	d135      	bne.n	8002318 <Task04+0x24c>
						HAL_GPIO_TogglePin(GRN_LED_GPIO_Port, GRN_LED_Pin);
 80022ac:	2120      	movs	r1, #32
 80022ae:	4832      	ldr	r0, [pc, #200]	@ (8002378 <Task04+0x2ac>)
 80022b0:	f001 ffa5 	bl	80041fe <HAL_GPIO_TogglePin>
						HAL_GPIO_WritePin(YEL_LED_GPIO_Port, YEL_LED_Pin, GPIO_PIN_RESET);
 80022b4:	4652      	mov	r2, sl
 80022b6:	2110      	movs	r1, #16
						HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
 80022b8:	482f      	ldr	r0, [pc, #188]	@ (8002378 <Task04+0x2ac>)
 80022ba:	f001 ff9b 	bl	80041f4 <HAL_GPIO_WritePin>
					snprintf((char*)LoRaLB_Tx, sizeof(LoRaLB_Tx), "%s:%+.2f:%+.2f:%+.2f", RN, PhaseData.I1rms, PhaseData.I2rms,PhaseData.I3rms);
 80022be:	4b35      	ldr	r3, [pc, #212]	@ (8002394 <Task04+0x2c8>)
 80022c0:	685c      	ldr	r4, [r3, #4]
 80022c2:	f8d3 a008 	ldr.w	sl, [r3, #8]
 80022c6:	68d8      	ldr	r0, [r3, #12]
 80022c8:	f7fe f926 	bl	8000518 <__aeabi_f2d>
 80022cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80022d0:	4650      	mov	r0, sl
 80022d2:	f7fe f921 	bl	8000518 <__aeabi_f2d>
 80022d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80022da:	4620      	mov	r0, r4
 80022dc:	f7fe f91c 	bl	8000518 <__aeabi_f2d>
 80022e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002390 <Task04+0x2c4>)
 80022e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002398 <Task04+0x2cc>)
 80022e4:	e9cd 0100 	strd	r0, r1, [sp]
 80022e8:	2120      	movs	r1, #32
 80022ea:	482c      	ldr	r0, [pc, #176]	@ (800239c <Task04+0x2d0>)
 80022ec:	f00a f87a 	bl	800c3e4 <sniprintf>
					AES_init_ctx_iv(&ctx, key, iv);
 80022f0:	a80a      	add	r0, sp, #40	@ 0x28
 80022f2:	4a22      	ldr	r2, [pc, #136]	@ (800237c <Task04+0x2b0>)
 80022f4:	4922      	ldr	r1, [pc, #136]	@ (8002380 <Task04+0x2b4>)
 80022f6:	f7ff faed 	bl	80018d4 <AES_init_ctx_iv>
					AES_CBC_encrypt_buffer(&ctx, LoRaLB_Tx, LB_TX_SIZE);
 80022fa:	4928      	ldr	r1, [pc, #160]	@ (800239c <Task04+0x2d0>)
 80022fc:	2220      	movs	r2, #32
 80022fe:	a80a      	add	r0, sp, #40	@ 0x28
 8002300:	f7ff faf9 	bl	80018f6 <AES_CBC_encrypt_buffer>
					vTaskDelay(pdMS_TO_TICKS(Radio.GetWakeupTime()));
 8002304:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8002306:	4798      	blx	r3
 8002308:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800230c:	4358      	muls	r0, r3
 800230e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002312:	f006 f8c3 	bl	800849c <vTaskDelay>
 8002316:	e7a0      	b.n	800225a <Task04+0x18e>
					else if(chargeBit==0)
 8002318:	b934      	cbnz	r4, 8002328 <Task04+0x25c>
						HAL_GPIO_TogglePin(YEL_LED_GPIO_Port, YEL_LED_Pin);
 800231a:	2110      	movs	r1, #16
 800231c:	4816      	ldr	r0, [pc, #88]	@ (8002378 <Task04+0x2ac>)
 800231e:	f001 ff6e 	bl	80041fe <HAL_GPIO_TogglePin>
						HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
 8002322:	4622      	mov	r2, r4
 8002324:	2120      	movs	r1, #32
 8002326:	e7c7      	b.n	80022b8 <Task04+0x1ec>
					{   HAL_GPIO_TogglePin(GRN_LED_GPIO_Port, GRN_LED_Pin);
 8002328:	4813      	ldr	r0, [pc, #76]	@ (8002378 <Task04+0x2ac>)
 800232a:	2120      	movs	r1, #32
 800232c:	f001 ff67 	bl	80041fe <HAL_GPIO_TogglePin>
						HAL_GPIO_TogglePin(YEL_LED_GPIO_Port, YEL_LED_Pin);
 8002330:	4811      	ldr	r0, [pc, #68]	@ (8002378 <Task04+0x2ac>)
 8002332:	2110      	movs	r1, #16
 8002334:	f001 ff63 	bl	80041fe <HAL_GPIO_TogglePin>
 8002338:	e7c1      	b.n	80022be <Task04+0x1f2>
				LoRaState = STATE_IDLE;
 800233a:	2300      	movs	r3, #0
 800233c:	703b      	strb	r3, [r7, #0]
				Radio.Rx(RX_TIMEOUT);
 800233e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002342:	47a8      	blx	r5
				break;
 8002344:	e705      	b.n	8002152 <Task04+0x86>
				LoRaState = STATE_IDLE;
 8002346:	2400      	movs	r4, #0
 8002348:	703c      	strb	r4, [r7, #0]
				HAL_GPIO_WritePin(GRN_LED_GPIO_Port, GRN_LED_Pin, GPIO_PIN_RESET);
 800234a:	4622      	mov	r2, r4
 800234c:	480a      	ldr	r0, [pc, #40]	@ (8002378 <Task04+0x2ac>)
 800234e:	2120      	movs	r1, #32
 8002350:	f001 ff50 	bl	80041f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_LED_GPIO_Port, YEL_LED_Pin, GPIO_PIN_RESET);
 8002354:	4808      	ldr	r0, [pc, #32]	@ (8002378 <Task04+0x2ac>)
 8002356:	4622      	mov	r2, r4
 8002358:	2110      	movs	r1, #16
 800235a:	f001 ff4b 	bl	80041f4 <HAL_GPIO_WritePin>
 800235e:	e7ee      	b.n	800233e <Task04+0x272>
 8002360:	20000001 	.word	0x20000001
 8002364:	0803f800 	.word	0x0803f800
 8002368:	0800fee0 	.word	0x0800fee0
 800236c:	20000288 	.word	0x20000288
 8002370:	2000614c 	.word	0x2000614c
 8002374:	20000284 	.word	0x20000284
 8002378:	48000400 	.word	0x48000400
 800237c:	20000017 	.word	0x20000017
 8002380:	20000027 	.word	0x20000027
 8002384:	2000614d 	.word	0x2000614d
 8002388:	2000029f 	.word	0x2000029f
 800238c:	2000000c 	.word	0x2000000c
 8002390:	20000294 	.word	0x20000294
 8002394:	20000338 	.word	0x20000338
 8002398:	0800fb1f 	.word	0x0800fb1f
 800239c:	200002aa 	.word	0x200002aa
 80023a0:	200002e8 	.word	0x200002e8
 80023a4:	0803f000 	.word	0x0803f000
 80023a8:	20000000 	.word	0x20000000

080023ac <MX_DMA_Init>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80023ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023b0:	b507      	push	{r0, r1, r2, lr}
 80023b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80023b4:	f042 0204 	orr.w	r2, r2, #4
 80023b8:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80023ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80023bc:	f002 0204 	and.w	r2, r2, #4
 80023c0:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80023c2:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80023c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	649a      	str	r2, [r3, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80023cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	9300      	str	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80023d4:	2200      	movs	r2, #0
 80023d6:	2105      	movs	r1, #5
 80023d8:	200b      	movs	r0, #11
  (void)tmpreg;
 80023da:	9b00      	ldr	r3, [sp, #0]
 80023dc:	f001 fa84 	bl	80038e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80023e0:	200b      	movs	r0, #11

}
 80023e2:	b003      	add	sp, #12
 80023e4:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80023e8:	f001 bab0 	b.w	800394c <HAL_NVIC_EnableIRQ>

080023ec <LL_AHB2_GRP1_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80023ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
{
 80023f0:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 80023f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023f4:	4302      	orrs	r2, r0
 80023f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80023f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fa:	4003      	ands	r3, r0
 80023fc:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80023fe:	9b01      	ldr	r3, [sp, #4]
}
 8002400:	b002      	add	sp, #8
 8002402:	4770      	bx	lr

08002404 <MX_GPIO_Init>:

/** Configure pins
     PA9   ------> S_TIM1_CH2
*/
void MX_GPIO_Init(void)
{
 8002404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002408:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800240a:	2214      	movs	r2, #20
 800240c:	2100      	movs	r1, #0
 800240e:	a801      	add	r0, sp, #4
 8002410:	f00a f861 	bl	800c4d6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002414:	2002      	movs	r0, #2
 8002416:	f7ff ffe9 	bl	80023ec <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	2001      	movs	r0, #1
 800241c:	f7ff ffe6 	bl	80023ec <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|YEL_LED_Pin|GRN_LED_Pin|RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 8002420:	4f42      	ldr	r7, [pc, #264]	@ (800252c <MX_GPIO_Init+0x128>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_CS_Pin|ADC_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 8002422:	f8df 810c 	ldr.w	r8, [pc, #268]	@ 8002530 <MX_GPIO_Init+0x12c>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002426:	2080      	movs	r0, #128	@ 0x80
 8002428:	f7ff ffe0 	bl	80023ec <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800242c:	2004      	movs	r0, #4
 800242e:	f7ff ffdd 	bl	80023ec <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|YEL_LED_Pin|GRN_LED_Pin|RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 8002432:	f44f 719c 	mov.w	r1, #312	@ 0x138
 8002436:	4638      	mov	r0, r7
 8002438:	2200      	movs	r2, #0
 800243a:	f001 fedb 	bl	80041f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ADC_CS_Pin|ADC_RST_Pin, GPIO_PIN_RESET);
 800243e:	2200      	movs	r2, #0
 8002440:	f241 0110 	movw	r1, #4112	@ 0x1010
 8002444:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002448:	f001 fed4 	bl	80041f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 800244c:	2200      	movs	r2, #0
 800244e:	4640      	mov	r0, r8
 8002450:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002454:	f001 fece 	bl	80041f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RED_LED_Pin YEL_LED_Pin GRN_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|YEL_LED_Pin|GRN_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245a:	2501      	movs	r5, #1
 800245c:	2338      	movs	r3, #56	@ 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245e:	a901      	add	r1, sp, #4
 8002460:	4638      	mov	r0, r7

  /*Configure GPIO pins : PB6 PB7 PB0 PB2
                           PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_2
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002462:	2603      	movs	r6, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002464:	e9cd 3501 	strd	r3, r5, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002468:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800246c:	f001 fda2 	bl	8003fb4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002470:	f241 03c5 	movw	r3, #4293	@ 0x10c5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002474:	a901      	add	r1, sp, #4
 8002476:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002478:	e9cd 3601 	strd	r3, r6, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247e:	f001 fd99 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL2_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL2_Pin;
 8002482:	f44f 7380 	mov.w	r3, #256	@ 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_Port, &GPIO_InitStruct);
 8002486:	a901      	add	r1, sp, #4
 8002488:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248a:	e9cd 3501 	strd	r3, r5, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248e:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_Port, &GPIO_InitStruct);
 8002492:	f001 fd8f 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA8 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15;
 8002496:	f248 5301 	movw	r3, #34049	@ 0x8501
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800249a:	a901      	add	r1, sp, #4
 800249c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a0:	e9cd 3601 	strd	r3, r6, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a6:	f001 fd85 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_CS_Pin ADC_RST_Pin */
  GPIO_InitStruct.Pin = ADC_CS_Pin|ADC_RST_Pin;
 80024aa:	f241 0310 	movw	r3, #4112	@ 0x1010
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	a901      	add	r1, sp, #4
 80024b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b4:	e9cd 3501 	strd	r3, r5, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b8:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024bc:	f001 fd7a 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024c4:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	a901      	add	r1, sp, #4
 80024c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d0:	e9cd 4403 	strd	r4, r4, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024d4:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d6:	f001 fd6d 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024da:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024dc:	a901      	add	r1, sp, #4
 80024de:	4815      	ldr	r0, [pc, #84]	@ (8002534 <MX_GPIO_Init+0x130>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e2:	e9cd 3601 	strd	r3, r6, [sp, #4]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024e6:	f001 fd65 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_DR_Pin */
  GPIO_InitStruct.Pin = ADC_DR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80024ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024f2:	e9cd 1301 	strd	r1, r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(ADC_DR_GPIO_Port, &GPIO_InitStruct);
 80024f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024fa:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024fc:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(ADC_DR_GPIO_Port, &GPIO_InitStruct);
 80024fe:	f001 fd59 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL1_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL1_Pin;
 8002502:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_Port, &GPIO_InitStruct);
 8002506:	a901      	add	r1, sp, #4
 8002508:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250a:	e9cd 3501 	strd	r3, r5, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250e:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_Port, &GPIO_InitStruct);
 8002512:	f001 fd4f 	bl	8003fb4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002516:	4622      	mov	r2, r4
 8002518:	2105      	movs	r1, #5
 800251a:	2029      	movs	r0, #41	@ 0x29
 800251c:	f001 f9e4 	bl	80038e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002520:	2029      	movs	r0, #41	@ 0x29
 8002522:	f001 fa13 	bl	800394c <HAL_NVIC_EnableIRQ>

}
 8002526:	b006      	add	sp, #24
 8002528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800252c:	48000400 	.word	0x48000400
 8002530:	48000800 	.word	0x48000800
 8002534:	48001c00 	.word	0x48001c00

08002538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002538:	b500      	push	{lr}
 800253a:	b09b      	sub	sp, #108	@ 0x6c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800253c:	2248      	movs	r2, #72	@ 0x48
 800253e:	2100      	movs	r1, #0
 8002540:	a808      	add	r0, sp, #32
 8002542:	f009 ffc8 	bl	800c4d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002546:	2218      	movs	r2, #24
 8002548:	2100      	movs	r1, #0
 800254a:	a802      	add	r0, sp, #8
 800254c:	f009 ffc3 	bl	800c4d6 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002550:	f001 fe6a 	bl	8004228 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002554:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002558:	2001      	movs	r0, #1
 800255a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800255e:	f023 0318 	bic.w	r3, r3, #24
 8002562:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002566:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 800256a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800256e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002572:	f8c2 3400 	str.w	r3, [r2, #1024]	@ 0x400
 8002576:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 800257a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002582:	2324      	movs	r3, #36	@ 0x24
 8002584:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002586:	2381      	movs	r3, #129	@ 0x81
 8002588:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800258a:	2300      	movs	r3, #0
 800258c:	e9cd 0310 	strd	r0, r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8002590:	22b0      	movs	r2, #176	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002592:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002594:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002598:	f001 ff5a 	bl	8004450 <HAL_RCC_OscConfig>
 800259c:	b108      	cbz	r0, 80025a2 <SystemClock_Config+0x6a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800259e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80025a2:	234f      	movs	r3, #79	@ 0x4f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80025a4:	e9cd 3002 	strd	r3, r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025a8:	e9cd 0004 	strd	r0, r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80025ac:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025b0:	2102      	movs	r1, #2
 80025b2:	a802      	add	r0, sp, #8
 80025b4:	f002 f9e6 	bl	8004984 <HAL_RCC_ClockConfig>
 80025b8:	b108      	cbz	r0, 80025be <SystemClock_Config+0x86>
 80025ba:	b672      	cpsid	i
  while (1)
 80025bc:	e7fe      	b.n	80025bc <SystemClock_Config+0x84>
}
 80025be:	b01b      	add	sp, #108	@ 0x6c
 80025c0:	f85d fb04 	ldr.w	pc, [sp], #4

080025c4 <main>:
{
 80025c4:	b508      	push	{r3, lr}
  HAL_Init();
 80025c6:	f001 f94f 	bl	8003868 <HAL_Init>
  SystemClock_Config();
 80025ca:	f7ff ffb5 	bl	8002538 <SystemClock_Config>
  MX_GPIO_Init();
 80025ce:	f7ff ff19 	bl	8002404 <MX_GPIO_Init>
  MX_DMA_Init();
 80025d2:	f7ff feeb 	bl	80023ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 80025d6:	f000 ffe1 	bl	800359c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80025da:	f000 fc77 	bl	8002ecc <MX_SPI1_Init>
  MX_TIM2_Init();
 80025de:	f000 feab 	bl	8003338 <MX_TIM2_Init>
  mcp3912begin();
 80025e2:	f000 f805 	bl	80025f0 <mcp3912begin>
  MX_FREERTOS_Init();
 80025e6:	f7ff fcbb 	bl	8001f60 <MX_FREERTOS_Init>
  while (1)
 80025ea:	e7fe      	b.n	80025ea <main+0x26>

080025ec <Error_Handler>:
 80025ec:	b672      	cpsid	i
  while (1)
 80025ee:	e7fe      	b.n	80025ee <Error_Handler+0x2>

080025f0 <mcp3912begin>:
float powerSumLag=0;
float powerSumLead=0;


void mcp3912begin()
{
 80025f0:	b508      	push	{r3, lr}

    HAL_GPIO_WritePin(ADC_RST_GPIO_Port,ADC_RST_Pin, GPIO_PIN_SET); 	//pull up the reset pin
 80025f2:	2201      	movs	r2, #1
 80025f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025fc:	f001 fdfa 	bl	80041f4 <HAL_GPIO_WritePin>
 	TIM2->CCR2 = (uint32_t)3;
 8002600:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002604:	2203      	movs	r2, #3
 8002606:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002608:	4808      	ldr	r0, [pc, #32]	@ (800262c <mcp3912begin+0x3c>)
 800260a:	2104      	movs	r1, #4
 800260c:	f003 fe74 	bl	80062f8 <HAL_TIM_PWM_Start>

	PhaseData.Vrms=210;
 8002610:	4b07      	ldr	r3, [pc, #28]	@ (8002630 <mcp3912begin+0x40>)
 8002612:	4a08      	ldr	r2, [pc, #32]	@ (8002634 <mcp3912begin+0x44>)
 8002614:	601a      	str	r2, [r3, #0]
	PhaseData.I1rms =0;
 8002616:	2200      	movs	r2, #0
 8002618:	605a      	str	r2, [r3, #4]
	PhaseData.I2rms =0;
 800261a:	609a      	str	r2, [r3, #8]
	PhaseData.I3rms =0;
 800261c:	60da      	str	r2, [r3, #12]

	mark.i1s =1; // initialize directions as one for rms
 800261e:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <mcp3912begin+0x48>)
 8002620:	2201      	movs	r2, #1
 8002622:	601a      	str	r2, [r3, #0]
	mark.i2s =1;
 8002624:	605a      	str	r2, [r3, #4]
	mark.i3s =1;
 8002626:	609a      	str	r2, [r3, #8]


}
 8002628:	bd08      	pop	{r3, pc}
 800262a:	bf00      	nop
 800262c:	20006220 	.word	0x20006220
 8002630:	20000338 	.word	0x20000338
 8002634:	43520000 	.word	0x43520000
 8002638:	2000032c 	.word	0x2000032c

0800263c <isZeroCross>:


bool isZeroCross(float a, float b)
 {
 800263c:	b538      	push	{r3, r4, r5, lr}
 800263e:	460c      	mov	r4, r1
    return (a < 0 && b >= 0) || (a > 0 && b <= 0);
 8002640:	2100      	movs	r1, #0
 {
 8002642:	4605      	mov	r5, r0
    return (a < 0 && b >= 0) || (a > 0 && b <= 0);
 8002644:	f7fe fd94 	bl	8001170 <__aeabi_fcmplt>
 8002648:	2100      	movs	r1, #0
 800264a:	b130      	cbz	r0, 800265a <isZeroCross+0x1e>
 800264c:	4620      	mov	r0, r4
 800264e:	f7fe fda3 	bl	8001198 <__aeabi_fcmpge>
 8002652:	3800      	subs	r0, #0
 8002654:	bf18      	it	ne
 8002656:	2001      	movne	r0, #1
 }
 8002658:	bd38      	pop	{r3, r4, r5, pc}
    return (a < 0 && b >= 0) || (a > 0 && b <= 0);
 800265a:	4628      	mov	r0, r5
 800265c:	f7fe fda6 	bl	80011ac <__aeabi_fcmpgt>
 8002660:	2800      	cmp	r0, #0
 8002662:	d0f9      	beq.n	8002658 <isZeroCross+0x1c>
 8002664:	2100      	movs	r1, #0
 8002666:	4620      	mov	r0, r4
 8002668:	f7fe fd8c 	bl	8001184 <__aeabi_fcmple>
 800266c:	e7f1      	b.n	8002652 <isZeroCross+0x16>

0800266e <findNearestZeroCross>:


int findNearestZeroCross(float *buffer, int center, int range, int maxSize) {
 800266e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002672:	eb00 0581 	add.w	r5, r0, r1, lsl #2
 8002676:	460e      	mov	r6, r1
 8002678:	4691      	mov	r9, r2
 800267a:	469a      	mov	sl, r3
 800267c:	f101 0801 	add.w	r8, r1, #1
    for (int offset = 0; offset <= range; offset++) {
 8002680:	462f      	mov	r7, r5
 8002682:	460c      	mov	r4, r1
 8002684:	1b33      	subs	r3, r6, r4
 8002686:	4599      	cmp	r9, r3
 8002688:	da02      	bge.n	8002690 <findNearestZeroCross+0x22>
        int idxB = center - offset;
        if (idxB - 1 >= 0 && isZeroCross(buffer[idxB - 1], buffer[idxB])) {
            return idxB - 1;
        }
    }
    return -1;
 800268a:	f04f 30ff 	mov.w	r0, #4294967295
 800268e:	e008      	b.n	80026a2 <findNearestZeroCross+0x34>
        if (idxF + 1 < maxSize && isZeroCross(buffer[idxF], buffer[idxF + 1])) {
 8002690:	45c2      	cmp	sl, r8
 8002692:	dd08      	ble.n	80026a6 <findNearestZeroCross+0x38>
 8002694:	6879      	ldr	r1, [r7, #4]
 8002696:	6838      	ldr	r0, [r7, #0]
 8002698:	f7ff ffd0 	bl	800263c <isZeroCross>
 800269c:	b118      	cbz	r0, 80026a6 <findNearestZeroCross+0x38>
        int idxF = center + offset;
 800269e:	f108 30ff 	add.w	r0, r8, #4294967295
}
 80026a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (idxB - 1 >= 0 && isZeroCross(buffer[idxB - 1], buffer[idxB])) {
 80026a6:	2c00      	cmp	r4, #0
 80026a8:	f104 34ff 	add.w	r4, r4, #4294967295
 80026ac:	dd07      	ble.n	80026be <findNearestZeroCross+0x50>
 80026ae:	6829      	ldr	r1, [r5, #0]
 80026b0:	f855 0c04 	ldr.w	r0, [r5, #-4]
 80026b4:	f7ff ffc2 	bl	800263c <isZeroCross>
 80026b8:	b108      	cbz	r0, 80026be <findNearestZeroCross+0x50>
            return idxB - 1;
 80026ba:	4620      	mov	r0, r4
 80026bc:	e7f1      	b.n	80026a2 <findNearestZeroCross+0x34>
    for (int offset = 0; offset <= range; offset++) {
 80026be:	3d04      	subs	r5, #4
 80026c0:	3704      	adds	r7, #4
 80026c2:	f108 0801 	add.w	r8, r8, #1
 80026c6:	e7dd      	b.n	8002684 <findNearestZeroCross+0x16>

080026c8 <findMatchingPhase>:

// Main function to find and confirm matching phase
PhaseType  findMatchingPhase(float *i, float *v1, float *v2, float *v3, uint16_t size) {
 80026c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ca:	460d      	mov	r5, r1
 80026cc:	4614      	mov	r4, r2
 80026ce:	461f      	mov	r7, r3

	PhaseType currentMatch = PHASE_NONE;
    // 1. Find Current zero-crossing
    int currentZeroIdx = findNearestZeroCross(i, 80, 50,500);
 80026d0:	2232      	movs	r2, #50	@ 0x32
 80026d2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80026d6:	2150      	movs	r1, #80	@ 0x50
 80026d8:	f7ff ffc9 	bl	800266e <findNearestZeroCross>
    if (currentZeroIdx == -1) return currentMatch;  // No change
 80026dc:	1c43      	adds	r3, r0, #1
    int currentZeroIdx = findNearestZeroCross(i, 80, 50,500);
 80026de:	4606      	mov	r6, r0
    if (currentZeroIdx == -1) return currentMatch;  // No change
 80026e0:	d03b      	beq.n	800275a <findMatchingPhase+0x92>

    // 2. Check for zero-cross in each voltage buffer near current zero
    int v1ZeroIdx = findNearestZeroCross(v1, currentZeroIdx,20,400);
 80026e2:	4601      	mov	r1, r0
 80026e4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80026e8:	2214      	movs	r2, #20
 80026ea:	4628      	mov	r0, r5
 80026ec:	f7ff ffbf 	bl	800266e <findNearestZeroCross>
    int v2ZeroIdx = findNearestZeroCross(v2, currentZeroIdx,20,400);
 80026f0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
    int v1ZeroIdx = findNearestZeroCross(v1, currentZeroIdx,20,400);
 80026f4:	4605      	mov	r5, r0
    int v2ZeroIdx = findNearestZeroCross(v2, currentZeroIdx,20,400);
 80026f6:	2214      	movs	r2, #20
 80026f8:	4631      	mov	r1, r6
 80026fa:	4620      	mov	r0, r4
 80026fc:	f7ff ffb7 	bl	800266e <findNearestZeroCross>
    int v3ZeroIdx = findNearestZeroCross(v3, currentZeroIdx,20,400);
 8002700:	f44f 73c8 	mov.w	r3, #400	@ 0x190
    int v2ZeroIdx = findNearestZeroCross(v2, currentZeroIdx,20,400);
 8002704:	4604      	mov	r4, r0
    int v3ZeroIdx = findNearestZeroCross(v3, currentZeroIdx,20,400);
 8002706:	2214      	movs	r2, #20
 8002708:	4631      	mov	r1, r6
 800270a:	4638      	mov	r0, r7
 800270c:	f7ff ffaf 	bl	800266e <findNearestZeroCross>

    // 3. Calculate distances to voltage zero-cross
    int d1 = (v1ZeroIdx >= 0) ? abs(v1ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 8002710:	2d00      	cmp	r5, #0
    int v3ZeroIdx = findNearestZeroCross(v3, currentZeroIdx,20,400);
 8002712:	4603      	mov	r3, r0
    int d1 = (v1ZeroIdx >= 0) ? abs(v1ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 8002714:	db16      	blt.n	8002744 <findMatchingPhase+0x7c>
 8002716:	1bad      	subs	r5, r5, r6
 8002718:	2d00      	cmp	r5, #0
 800271a:	bfb8      	it	lt
 800271c:	426d      	neglt	r5, r5
    int d2 = (v2ZeroIdx >= 0) ? abs(v2ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 800271e:	2c00      	cmp	r4, #0
 8002720:	db12      	blt.n	8002748 <findMatchingPhase+0x80>
 8002722:	1ba2      	subs	r2, r4, r6
 8002724:	2a00      	cmp	r2, #0
 8002726:	bfb8      	it	lt
 8002728:	4252      	neglt	r2, r2
    int d3 = (v3ZeroIdx >= 0) ? abs(v3ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 800272a:	2b00      	cmp	r3, #0
 800272c:	db0e      	blt.n	800274c <findMatchingPhase+0x84>
 800272e:	1b98      	subs	r0, r3, r6
 8002730:	2800      	cmp	r0, #0
 8002732:	bfb8      	it	lt
 8002734:	4240      	neglt	r0, r0

    // 4. Find best match


    if (d1 <= d2 && d1 <= d3) currentMatch = PHASE_MATCH;
 8002736:	4295      	cmp	r5, r2
 8002738:	dc0a      	bgt.n	8002750 <findMatchingPhase+0x88>
    else if (d2 <= d1 && d2 <= d3) currentMatch = PHASE_LAG;
    else if (d3 <= d1 && d3 <= d2) currentMatch = PHASE_LEAD;
 800273a:	4285      	cmp	r5, r0
 800273c:	bfd4      	ite	le
 800273e:	2001      	movle	r0, #1
 8002740:	2003      	movgt	r0, #3



    return currentMatch;
}
 8002742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    int d1 = (v1ZeroIdx >= 0) ? abs(v1ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 8002744:	2562      	movs	r5, #98	@ 0x62
 8002746:	e7ea      	b.n	800271e <findMatchingPhase+0x56>
    int d2 = (v2ZeroIdx >= 0) ? abs(v2ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 8002748:	2262      	movs	r2, #98	@ 0x62
 800274a:	e7ee      	b.n	800272a <findMatchingPhase+0x62>
    int d3 = (v3ZeroIdx >= 0) ? abs(v3ZeroIdx - currentZeroIdx) : SAMPLE_RATE;
 800274c:	2062      	movs	r0, #98	@ 0x62
 800274e:	e7f2      	b.n	8002736 <findMatchingPhase+0x6e>
    else if (d3 <= d1 && d3 <= d2) currentMatch = PHASE_LEAD;
 8002750:	4282      	cmp	r2, r0
 8002752:	bfd4      	ite	le
 8002754:	2002      	movle	r0, #2
 8002756:	2003      	movgt	r0, #3
 8002758:	e7f3      	b.n	8002742 <findMatchingPhase+0x7a>
    if (currentZeroIdx == -1) return currentMatch;  // No change
 800275a:	2000      	movs	r0, #0
 800275c:	e7f1      	b.n	8002742 <findMatchingPhase+0x7a>
	...

08002760 <SwapToProcess>:


void SwapToProcess(void)
{
 8002760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	bufferIndex=0;
 8002764:	4a47      	ldr	r2, [pc, #284]	@ (8002884 <SwapToProcess+0x124>)
	execute=false;
	previousSample=0;


	PhaseData.Vrms   =  sqrt(VsqrdTotal/SAMPLE_SIZE);
 8002766:	f8df b120 	ldr.w	fp, [pc, #288]	@ 8002888 <SwapToProcess+0x128>
 800276a:	4948      	ldr	r1, [pc, #288]	@ (800288c <SwapToProcess+0x12c>)
 800276c:	f8db 0000 	ldr.w	r0, [fp]
 8002770:	4d47      	ldr	r5, [pc, #284]	@ (8002890 <SwapToProcess+0x130>)
	PhaseData.I1rms  = (mark.i1s)*sqrt(I1sqrdTotal/SAMPLE_SIZE);
 8002772:	f8df a120 	ldr.w	sl, [pc, #288]	@ 8002894 <SwapToProcess+0x134>
 8002776:	4e48      	ldr	r6, [pc, #288]	@ (8002898 <SwapToProcess+0x138>)
	bufferIndex=0;
 8002778:	2300      	movs	r3, #0
 800277a:	8013      	strh	r3, [r2, #0]
	execute=false;
 800277c:	4a47      	ldr	r2, [pc, #284]	@ (800289c <SwapToProcess+0x13c>)
 800277e:	7013      	strb	r3, [r2, #0]
	previousSample=0;
 8002780:	4b47      	ldr	r3, [pc, #284]	@ (80028a0 <SwapToProcess+0x140>)
 8002782:	2400      	movs	r4, #0
 8002784:	601c      	str	r4, [r3, #0]
	PhaseData.Vrms   =  sqrt(VsqrdTotal/SAMPLE_SIZE);
 8002786:	f7fe fc09 	bl	8000f9c <__aeabi_fdiv>
 800278a:	f7fd fec5 	bl	8000518 <__aeabi_f2d>
 800278e:	f00b ffe5 	bl	800e75c <sqrt>
 8002792:	f7fe f9f1 	bl	8000b78 <__aeabi_d2f>
	PhaseData.I1rms  = (mark.i1s)*sqrt(I1sqrdTotal/SAMPLE_SIZE);
 8002796:	493d      	ldr	r1, [pc, #244]	@ (800288c <SwapToProcess+0x12c>)
	PhaseData.Vrms   =  sqrt(VsqrdTotal/SAMPLE_SIZE);
 8002798:	6028      	str	r0, [r5, #0]
	PhaseData.I1rms  = (mark.i1s)*sqrt(I1sqrdTotal/SAMPLE_SIZE);
 800279a:	f8da 0000 	ldr.w	r0, [sl]
 800279e:	6837      	ldr	r7, [r6, #0]
 80027a0:	f7fe fbfc 	bl	8000f9c <__aeabi_fdiv>
 80027a4:	f7fd feb8 	bl	8000518 <__aeabi_f2d>
 80027a8:	f00b ffd8 	bl	800e75c <sqrt>
 80027ac:	4680      	mov	r8, r0
 80027ae:	4689      	mov	r9, r1
 80027b0:	4638      	mov	r0, r7
 80027b2:	f7fd fe9f 	bl	80004f4 <__aeabi_i2d>
 80027b6:	4642      	mov	r2, r8
 80027b8:	464b      	mov	r3, r9
 80027ba:	f7fd ff05 	bl	80005c8 <__aeabi_dmul>
 80027be:	f7fe f9db 	bl	8000b78 <__aeabi_d2f>
	PhaseData.I2rms  = (mark.i2s)*sqrt(I2sqrdTotal/SAMPLE_SIZE);
 80027c2:	4f38      	ldr	r7, [pc, #224]	@ (80028a4 <SwapToProcess+0x144>)
	PhaseData.I1rms  = (mark.i1s)*sqrt(I1sqrdTotal/SAMPLE_SIZE);
 80027c4:	6068      	str	r0, [r5, #4]
	PhaseData.I2rms  = (mark.i2s)*sqrt(I2sqrdTotal/SAMPLE_SIZE);
 80027c6:	4931      	ldr	r1, [pc, #196]	@ (800288c <SwapToProcess+0x12c>)
 80027c8:	6838      	ldr	r0, [r7, #0]
 80027ca:	f8d6 8004 	ldr.w	r8, [r6, #4]
 80027ce:	f7fe fbe5 	bl	8000f9c <__aeabi_fdiv>
 80027d2:	f7fd fea1 	bl	8000518 <__aeabi_f2d>
 80027d6:	f00b ffc1 	bl	800e75c <sqrt>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4640      	mov	r0, r8
 80027e0:	e9cd 2300 	strd	r2, r3, [sp]
 80027e4:	f7fd fe86 	bl	80004f4 <__aeabi_i2d>
 80027e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80027ec:	f7fd feec 	bl	80005c8 <__aeabi_dmul>
 80027f0:	f7fe f9c2 	bl	8000b78 <__aeabi_d2f>
 80027f4:	60a8      	str	r0, [r5, #8]
	PhaseData.I3rms  = (mark.i3s)*sqrt(I3sqrdTotal/SAMPLE_SIZE);
 80027f6:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80027fa:	4e2b      	ldr	r6, [pc, #172]	@ (80028a8 <SwapToProcess+0x148>)
 80027fc:	4923      	ldr	r1, [pc, #140]	@ (800288c <SwapToProcess+0x12c>)
 80027fe:	6830      	ldr	r0, [r6, #0]
 8002800:	f7fe fbcc 	bl	8000f9c <__aeabi_fdiv>
 8002804:	f7fd fe88 	bl	8000518 <__aeabi_f2d>
 8002808:	f00b ffa8 	bl	800e75c <sqrt>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4640      	mov	r0, r8
 8002812:	e9cd 2300 	strd	r2, r3, [sp]
 8002816:	f7fd fe6d 	bl	80004f4 <__aeabi_i2d>
 800281a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800281e:	f7fd fed3 	bl	80005c8 <__aeabi_dmul>
 8002822:	f7fe f9a9 	bl	8000b78 <__aeabi_d2f>


    //Double Buffering
	 float* temp = writeVolt;
 8002826:	4a21      	ldr	r2, [pc, #132]	@ (80028ac <SwapToProcess+0x14c>)
	 writeVolt = readVolt;
 8002828:	4b21      	ldr	r3, [pc, #132]	@ (80028b0 <SwapToProcess+0x150>)
	 float* temp = writeVolt;
 800282a:	6811      	ldr	r1, [r2, #0]
	PhaseData.I3rms  = (mark.i3s)*sqrt(I3sqrdTotal/SAMPLE_SIZE);
 800282c:	60e8      	str	r0, [r5, #12]
	 writeVolt = readVolt;
 800282e:	6818      	ldr	r0, [r3, #0]
 8002830:	6010      	str	r0, [r2, #0]
	 readVolt = temp;
 8002832:	6019      	str	r1, [r3, #0]

	 temp = writeVoltLag;
 8002834:	4a1f      	ldr	r2, [pc, #124]	@ (80028b4 <SwapToProcess+0x154>)
	 writeVoltLag = readVoltLag;
 8002836:	4b20      	ldr	r3, [pc, #128]	@ (80028b8 <SwapToProcess+0x158>)
	 temp = writeVoltLag;
 8002838:	6811      	ldr	r1, [r2, #0]
	 writeVoltLag = readVoltLag;
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	6010      	str	r0, [r2, #0]
	 readVoltLag = temp;
 800283e:	6019      	str	r1, [r3, #0]

	 temp = writeVoltLead;
 8002840:	4a1e      	ldr	r2, [pc, #120]	@ (80028bc <SwapToProcess+0x15c>)
	 writeVoltLead = readVoltLead;
 8002842:	4b1f      	ldr	r3, [pc, #124]	@ (80028c0 <SwapToProcess+0x160>)
	 temp = writeVoltLead;
 8002844:	6811      	ldr	r1, [r2, #0]
	 writeVoltLead = readVoltLead;
 8002846:	6818      	ldr	r0, [r3, #0]
 8002848:	6010      	str	r0, [r2, #0]
	 readVoltLead = temp;
 800284a:	6019      	str	r1, [r3, #0]


	 temp =writeI1;
 800284c:	4a1d      	ldr	r2, [pc, #116]	@ (80028c4 <SwapToProcess+0x164>)
	 writeI1=readI1;
 800284e:	4b1e      	ldr	r3, [pc, #120]	@ (80028c8 <SwapToProcess+0x168>)
	 temp =writeI1;
 8002850:	6811      	ldr	r1, [r2, #0]
	 writeI1=readI1;
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	6010      	str	r0, [r2, #0]
	 readI1=temp;
 8002856:	6019      	str	r1, [r3, #0]

	 temp =writeI2;
 8002858:	4a1c      	ldr	r2, [pc, #112]	@ (80028cc <SwapToProcess+0x16c>)
	 writeI2=readI2;
 800285a:	4b1d      	ldr	r3, [pc, #116]	@ (80028d0 <SwapToProcess+0x170>)
	 temp =writeI2;
 800285c:	6811      	ldr	r1, [r2, #0]
	 writeI2=readI2;
 800285e:	6818      	ldr	r0, [r3, #0]
 8002860:	6010      	str	r0, [r2, #0]
	 readI2=temp;
 8002862:	6019      	str	r1, [r3, #0]

	 temp =writeI3;
 8002864:	4a1b      	ldr	r2, [pc, #108]	@ (80028d4 <SwapToProcess+0x174>)
	 writeI3=readI3;
 8002866:	4b1c      	ldr	r3, [pc, #112]	@ (80028d8 <SwapToProcess+0x178>)
	 temp =writeI3;
 8002868:	6811      	ldr	r1, [r2, #0]
	 writeI3=readI3;
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	6010      	str	r0, [r2, #0]
	 readI3=temp;
 800286e:	6019      	str	r1, [r3, #0]


	VsqrdTotal=0;
 8002870:	f8cb 4000 	str.w	r4, [fp]
	I1sqrdTotal=0;
 8002874:	f8ca 4000 	str.w	r4, [sl]
	I2sqrdTotal=0;
 8002878:	603c      	str	r4, [r7, #0]
	I3sqrdTotal=0;
 800287a:	6034      	str	r4, [r6, #0]


}
 800287c:	b003      	add	sp, #12
 800287e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002882:	bf00      	nop
 8002884:	20000328 	.word	0x20000328
 8002888:	20006114 	.word	0x20006114
 800288c:	453b8000 	.word	0x453b8000
 8002890:	20000338 	.word	0x20000338
 8002894:	20006110 	.word	0x20006110
 8002898:	2000032c 	.word	0x2000032c
 800289c:	20006118 	.word	0x20006118
 80028a0:	2000611c 	.word	0x2000611c
 80028a4:	2000610c 	.word	0x2000610c
 80028a8:	20006108 	.word	0x20006108
 80028ac:	20000068 	.word	0x20000068
 80028b0:	20000064 	.word	0x20000064
 80028b4:	20000060 	.word	0x20000060
 80028b8:	2000005c 	.word	0x2000005c
 80028bc:	20000058 	.word	0x20000058
 80028c0:	20000054 	.word	0x20000054
 80028c4:	20000050 	.word	0x20000050
 80028c8:	2000004c 	.word	0x2000004c
 80028cc:	20000048 	.word	0x20000048
 80028d0:	20000044 	.word	0x20000044
 80028d4:	20000040 	.word	0x20000040
 80028d8:	2000003c 	.word	0x2000003c

080028dc <readChannels>:



void readChannels()
{
 80028dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80028e0:	2200      	movs	r2, #0
{
 80028e2:	b085      	sub	sp, #20
	 HAL_SPI_TransmitReceive(&hspi1, spi_tx_buf, spi_rx_buf, SPI_TX_SIZE, HAL_MAX_DELAY);
 80028e4:	4c7d      	ldr	r4, [pc, #500]	@ (8002adc <readChannels+0x200>)
	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);

	float VoltageSample = ((spi_rx_buf[1] << 8) | (spi_rx_buf[2] & 0xff)) * Vslop;


	if(!execute)
 80028e6:	4e7e      	ldr	r6, [pc, #504]	@ (8002ae0 <readChannels+0x204>)
	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80028e8:	2110      	movs	r1, #16
 80028ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028ee:	f001 fc81 	bl	80041f4 <HAL_GPIO_WritePin>
	 HAL_SPI_TransmitReceive(&hspi1, spi_tx_buf, spi_rx_buf, SPI_TX_SIZE, HAL_MAX_DELAY);
 80028f2:	f04f 33ff 	mov.w	r3, #4294967295
 80028f6:	497b      	ldr	r1, [pc, #492]	@ (8002ae4 <readChannels+0x208>)
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	4622      	mov	r2, r4
 80028fc:	230d      	movs	r3, #13
 80028fe:	487a      	ldr	r0, [pc, #488]	@ (8002ae8 <readChannels+0x20c>)
 8002900:	f002 fdcc 	bl	800549c <HAL_SPI_TransmitReceive>
	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002904:	2201      	movs	r2, #1
 8002906:	2110      	movs	r1, #16
 8002908:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800290c:	f001 fc72 	bl	80041f4 <HAL_GPIO_WritePin>
	float VoltageSample = ((spi_rx_buf[1] << 8) | (spi_rx_buf[2] & 0xff)) * Vslop;
 8002910:	78a3      	ldrb	r3, [r4, #2]
 8002912:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8002916:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 800291a:	f7fe fa37 	bl	8000d8c <__aeabi_i2f>
 800291e:	4973      	ldr	r1, [pc, #460]	@ (8002aec <readChannels+0x210>)
 8002920:	f7fe fa88 	bl	8000e34 <__aeabi_fmul>
	if(!execute)
 8002924:	7833      	ldrb	r3, [r6, #0]
	float VoltageSample = ((spi_rx_buf[1] << 8) | (spi_rx_buf[2] & 0xff)) * Vslop;
 8002926:	4680      	mov	r8, r0
	if(!execute)
 8002928:	b983      	cbnz	r3, 800294c <readChannels+0x70>
	{
		if(previousSample<0 && VoltageSample>0)
 800292a:	4d71      	ldr	r5, [pc, #452]	@ (8002af0 <readChannels+0x214>)
 800292c:	2100      	movs	r1, #0
 800292e:	6828      	ldr	r0, [r5, #0]
 8002930:	f7fe fc1e 	bl	8001170 <__aeabi_fcmplt>
 8002934:	2800      	cmp	r0, #0
 8002936:	f000 80cb 	beq.w	8002ad0 <readChannels+0x1f4>
 800293a:	2100      	movs	r1, #0
 800293c:	4640      	mov	r0, r8
 800293e:	f7fe fc35 	bl	80011ac <__aeabi_fcmpgt>
 8002942:	2800      	cmp	r0, #0
 8002944:	f000 80c4 	beq.w	8002ad0 <readChannels+0x1f4>
		{
			execute=true;
 8002948:	2301      	movs	r3, #1
 800294a:	7033      	strb	r3, [r6, #0]
		}

	}


	float CurrentSample1 = ((spi_rx_buf[4] << 8) | (spi_rx_buf[5] & 0xff)) * Islop;
 800294c:	7963      	ldrb	r3, [r4, #5]
 800294e:	f994 0004 	ldrsb.w	r0, [r4, #4]
 8002952:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002956:	f7fe fa19 	bl	8000d8c <__aeabi_i2f>
 800295a:	4966      	ldr	r1, [pc, #408]	@ (8002af4 <readChannels+0x218>)
 800295c:	f7fe fa6a 	bl	8000e34 <__aeabi_fmul>
	float CurrentSample2 = ((spi_rx_buf[7] << 8) | (spi_rx_buf[8] & 0xff)) * Islop;
 8002960:	7a23      	ldrb	r3, [r4, #8]
	float CurrentSample1 = ((spi_rx_buf[4] << 8) | (spi_rx_buf[5] & 0xff)) * Islop;
 8002962:	4607      	mov	r7, r0
	float CurrentSample2 = ((spi_rx_buf[7] << 8) | (spi_rx_buf[8] & 0xff)) * Islop;
 8002964:	f994 0007 	ldrsb.w	r0, [r4, #7]
 8002968:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 800296c:	f7fe fa0e 	bl	8000d8c <__aeabi_i2f>
 8002970:	4960      	ldr	r1, [pc, #384]	@ (8002af4 <readChannels+0x218>)
 8002972:	f7fe fa5f 	bl	8000e34 <__aeabi_fmul>
	float CurrentSample3 = ((spi_rx_buf[10] << 8) | (spi_rx_buf[11] & 0xff)) * Islop;
 8002976:	7ae3      	ldrb	r3, [r4, #11]
	float CurrentSample2 = ((spi_rx_buf[7] << 8) | (spi_rx_buf[8] & 0xff)) * Islop;
 8002978:	4606      	mov	r6, r0
	float CurrentSample3 = ((spi_rx_buf[10] << 8) | (spi_rx_buf[11] & 0xff)) * Islop;
 800297a:	f994 000a 	ldrsb.w	r0, [r4, #10]

	VsqrdTotal += (VoltageSample*VoltageSample);
 800297e:	4c5e      	ldr	r4, [pc, #376]	@ (8002af8 <readChannels+0x21c>)
	float CurrentSample3 = ((spi_rx_buf[10] << 8) | (spi_rx_buf[11] & 0xff)) * Islop;
 8002980:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002984:	f7fe fa02 	bl	8000d8c <__aeabi_i2f>
 8002988:	495a      	ldr	r1, [pc, #360]	@ (8002af4 <readChannels+0x218>)
 800298a:	f7fe fa53 	bl	8000e34 <__aeabi_fmul>
	VsqrdTotal += (VoltageSample*VoltageSample);
 800298e:	4641      	mov	r1, r8
	float CurrentSample3 = ((spi_rx_buf[10] << 8) | (spi_rx_buf[11] & 0xff)) * Islop;
 8002990:	4605      	mov	r5, r0
	VsqrdTotal += (VoltageSample*VoltageSample);
 8002992:	4640      	mov	r0, r8
 8002994:	f7fe fa4e 	bl	8000e34 <__aeabi_fmul>
 8002998:	6821      	ldr	r1, [r4, #0]
 800299a:	f7fe f943 	bl	8000c24 <__addsf3>
 800299e:	6020      	str	r0, [r4, #0]

	I1sqrdTotal += (CurrentSample1*CurrentSample1);
 80029a0:	4c56      	ldr	r4, [pc, #344]	@ (8002afc <readChannels+0x220>)
 80029a2:	4639      	mov	r1, r7
 80029a4:	4638      	mov	r0, r7
 80029a6:	f7fe fa45 	bl	8000e34 <__aeabi_fmul>
 80029aa:	6821      	ldr	r1, [r4, #0]
 80029ac:	f7fe f93a 	bl	8000c24 <__addsf3>
 80029b0:	6020      	str	r0, [r4, #0]

	I2sqrdTotal += (CurrentSample2*CurrentSample2);
 80029b2:	4c53      	ldr	r4, [pc, #332]	@ (8002b00 <readChannels+0x224>)
 80029b4:	4631      	mov	r1, r6
 80029b6:	4630      	mov	r0, r6
 80029b8:	f7fe fa3c 	bl	8000e34 <__aeabi_fmul>
 80029bc:	6821      	ldr	r1, [r4, #0]
 80029be:	f7fe f931 	bl	8000c24 <__addsf3>
 80029c2:	6020      	str	r0, [r4, #0]

	I3sqrdTotal += (CurrentSample3*CurrentSample3);
 80029c4:	4c4f      	ldr	r4, [pc, #316]	@ (8002b04 <readChannels+0x228>)
 80029c6:	4629      	mov	r1, r5
 80029c8:	4628      	mov	r0, r5
 80029ca:	f7fe fa33 	bl	8000e34 <__aeabi_fmul>
 80029ce:	6821      	ldr	r1, [r4, #0]
 80029d0:	f7fe f928 	bl	8000c24 <__addsf3>
 80029d4:	6020      	str	r0, [r4, #0]


    if(bufferIndex <= WINDOW_SIZE)
 80029d6:	4c4c      	ldr	r4, [pc, #304]	@ (8002b08 <readChannels+0x22c>)
 80029d8:	8823      	ldrh	r3, [r4, #0]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80029e0:	d871      	bhi.n	8002ac6 <readChannels+0x1ea>
    {
    	writeVolt[bufferIndex]=VoltageSample;
 80029e2:	8823      	ldrh	r3, [r4, #0]
 80029e4:	4a49      	ldr	r2, [pc, #292]	@ (8002b0c <readChannels+0x230>)
		writeVoltLag[bufferIndex]=(PhaseData.Vrms*SQRT2)*sin(((2*PI*bufferIndex)/SAMPLE_RATE)-(2*PI/3));
 80029e6:	f8df 9128 	ldr.w	r9, [pc, #296]	@ 8002b10 <readChannels+0x234>
    	writeVolt[bufferIndex]=VoltageSample;
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	f842 8023 	str.w	r8, [r2, r3, lsl #2]
		writeVoltLag[bufferIndex]=(PhaseData.Vrms*SQRT2)*sin(((2*PI*bufferIndex)/SAMPLE_RATE)-(2*PI/3));
 80029f2:	f8d9 b000 	ldr.w	fp, [r9]
 80029f6:	8820      	ldrh	r0, [r4, #0]
 80029f8:	b280      	uxth	r0, r0
 80029fa:	f7fe f9c7 	bl	8000d8c <__aeabi_i2f>
 80029fe:	4945      	ldr	r1, [pc, #276]	@ (8002b14 <readChannels+0x238>)
 8002a00:	f7fe fa18 	bl	8000e34 <__aeabi_fmul>
 8002a04:	4944      	ldr	r1, [pc, #272]	@ (8002b18 <readChannels+0x23c>)
 8002a06:	f7fe fac9 	bl	8000f9c <__aeabi_fdiv>
 8002a0a:	4944      	ldr	r1, [pc, #272]	@ (8002b1c <readChannels+0x240>)
 8002a0c:	f7fe f908 	bl	8000c20 <__aeabi_fsub>
 8002a10:	f7fd fd82 	bl	8000518 <__aeabi_f2d>
 8002a14:	f00b fec6 	bl	800e7a4 <sin>
 8002a18:	460b      	mov	r3, r1
 8002a1a:	4941      	ldr	r1, [pc, #260]	@ (8002b20 <readChannels+0x244>)
 8002a1c:	f8b4 8000 	ldrh.w	r8, [r4]
 8002a20:	f8d1 a000 	ldr.w	sl, [r1]
 8002a24:	493f      	ldr	r1, [pc, #252]	@ (8002b24 <readChannels+0x248>)
 8002a26:	4602      	mov	r2, r0
 8002a28:	4658      	mov	r0, fp
 8002a2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a2e:	f7fe fa01 	bl	8000e34 <__aeabi_fmul>
 8002a32:	f7fd fd71 	bl	8000518 <__aeabi_f2d>
 8002a36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a3a:	f7fd fdc5 	bl	80005c8 <__aeabi_dmul>
 8002a3e:	f7fe f89b 	bl	8000b78 <__aeabi_d2f>
 8002a42:	fa1f f888 	uxth.w	r8, r8
 8002a46:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
		writeVoltLead[bufferIndex]=(PhaseData.Vrms*SQRT2)*sin(((2*PI*bufferIndex)/SAMPLE_RATE)+(2*PI/3));
 8002a4a:	f8d9 a000 	ldr.w	sl, [r9]
 8002a4e:	8820      	ldrh	r0, [r4, #0]
 8002a50:	b280      	uxth	r0, r0
 8002a52:	f7fe f99b 	bl	8000d8c <__aeabi_i2f>
 8002a56:	492f      	ldr	r1, [pc, #188]	@ (8002b14 <readChannels+0x238>)
 8002a58:	f7fe f9ec 	bl	8000e34 <__aeabi_fmul>
 8002a5c:	492e      	ldr	r1, [pc, #184]	@ (8002b18 <readChannels+0x23c>)
 8002a5e:	f7fe fa9d 	bl	8000f9c <__aeabi_fdiv>
 8002a62:	492e      	ldr	r1, [pc, #184]	@ (8002b1c <readChannels+0x240>)
 8002a64:	f7fe f8de 	bl	8000c24 <__addsf3>
 8002a68:	f7fd fd56 	bl	8000518 <__aeabi_f2d>
 8002a6c:	f00b fe9a 	bl	800e7a4 <sin>
 8002a70:	460b      	mov	r3, r1
 8002a72:	492d      	ldr	r1, [pc, #180]	@ (8002b28 <readChannels+0x24c>)
 8002a74:	f8b4 8000 	ldrh.w	r8, [r4]
 8002a78:	f8d1 9000 	ldr.w	r9, [r1]
 8002a7c:	4929      	ldr	r1, [pc, #164]	@ (8002b24 <readChannels+0x248>)
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4650      	mov	r0, sl
 8002a82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a86:	f7fe f9d5 	bl	8000e34 <__aeabi_fmul>
 8002a8a:	f7fd fd45 	bl	8000518 <__aeabi_f2d>
 8002a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a92:	f7fd fd99 	bl	80005c8 <__aeabi_dmul>
 8002a96:	f7fe f86f 	bl	8000b78 <__aeabi_d2f>
 8002a9a:	fa1f f888 	uxth.w	r8, r8

		writeI1[bufferIndex]=CurrentSample1;
 8002a9e:	4a23      	ldr	r2, [pc, #140]	@ (8002b2c <readChannels+0x250>)
		writeVoltLead[bufferIndex]=(PhaseData.Vrms*SQRT2)*sin(((2*PI*bufferIndex)/SAMPLE_RATE)+(2*PI/3));
 8002aa0:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
		writeI1[bufferIndex]=CurrentSample1;
 8002aa4:	8823      	ldrh	r3, [r4, #0]
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	f842 7023 	str.w	r7, [r2, r3, lsl #2]
		writeI2[bufferIndex]=CurrentSample2;
 8002aae:	8823      	ldrh	r3, [r4, #0]
 8002ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b30 <readChannels+0x254>)
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
		writeI3[bufferIndex]=CurrentSample3;
 8002aba:	8823      	ldrh	r3, [r4, #0]
 8002abc:	4a1d      	ldr	r2, [pc, #116]	@ (8002b34 <readChannels+0x258>)
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	f842 5023 	str.w	r5, [r2, r3, lsl #2]

    }



	bufferIndex++;
 8002ac6:	8823      	ldrh	r3, [r4, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	8023      	strh	r3, [r4, #0]
 8002ace:	e001      	b.n	8002ad4 <readChannels+0x1f8>
			previousSample=VoltageSample;
 8002ad0:	f8c5 8000 	str.w	r8, [r5]




}
 8002ad4:	b005      	add	sp, #20
 8002ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ada:	bf00      	nop
 8002adc:	20006120 	.word	0x20006120
 8002ae0:	20006118 	.word	0x20006118
 8002ae4:	2000006c 	.word	0x2000006c
 8002ae8:	200061a8 	.word	0x200061a8
 8002aec:	3c68b7e5 	.word	0x3c68b7e5
 8002af0:	2000611c 	.word	0x2000611c
 8002af4:	3b995aaf 	.word	0x3b995aaf
 8002af8:	20006114 	.word	0x20006114
 8002afc:	20006110 	.word	0x20006110
 8002b00:	2000610c 	.word	0x2000610c
 8002b04:	20006108 	.word	0x20006108
 8002b08:	20000328 	.word	0x20000328
 8002b0c:	20000068 	.word	0x20000068
 8002b10:	20000338 	.word	0x20000338
 8002b14:	40c90e56 	.word	0x40c90e56
 8002b18:	42c40000 	.word	0x42c40000
 8002b1c:	4006098f 	.word	0x4006098f
 8002b20:	20000060 	.word	0x20000060
 8002b24:	3fb504f3 	.word	0x3fb504f3
 8002b28:	20000058 	.word	0x20000058
 8002b2c:	20000050 	.word	0x20000050
 8002b30:	20000048 	.word	0x20000048
 8002b34:	20000040 	.word	0x20000040

08002b38 <DetectLBType>:

LoadBalancer_t DetectLBType(struct PhaseDataStruct data , float threshold)
{
 8002b38:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002b3a:	ac04      	add	r4, sp, #16
 8002b3c:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8002b40:	9c08      	ldr	r4, [sp, #32]
	if (data.I1rms > threshold && data.I2rms > threshold && data.I3rms > threshold)
 8002b42:	9901      	ldr	r1, [sp, #4]
 8002b44:	9e02      	ldr	r6, [sp, #8]
 8002b46:	9d03      	ldr	r5, [sp, #12]
 8002b48:	4620      	mov	r0, r4
 8002b4a:	f7fe fb11 	bl	8001170 <__aeabi_fcmplt>
 8002b4e:	4631      	mov	r1, r6
 8002b50:	b168      	cbz	r0, 8002b6e <DetectLBType+0x36>
 8002b52:	4620      	mov	r0, r4
 8002b54:	f7fe fb0c 	bl	8001170 <__aeabi_fcmplt>
 8002b58:	b1b0      	cbz	r0, 8002b88 <DetectLBType+0x50>
 8002b5a:	4629      	mov	r1, r5
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f7fe fb07 	bl	8001170 <__aeabi_fcmplt>
	        return Tp;
	    else if (data.I1rms > threshold)
	        return Sp1;
 8002b62:	2800      	cmp	r0, #0
 8002b64:	bf14      	ite	ne
 8002b66:	2004      	movne	r0, #4
 8002b68:	2001      	moveq	r0, #1
	    else if (data.I3rms > threshold)
	        return Sp3;
	    else
	        return NotApper;

}
 8002b6a:	b004      	add	sp, #16
 8002b6c:	bd70      	pop	{r4, r5, r6, pc}
	    else if (data.I2rms > threshold)
 8002b6e:	4620      	mov	r0, r4
 8002b70:	f7fe fafe 	bl	8001170 <__aeabi_fcmplt>
 8002b74:	b950      	cbnz	r0, 8002b8c <DetectLBType+0x54>
	    else if (data.I3rms > threshold)
 8002b76:	4629      	mov	r1, r5
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f7fe faf9 	bl	8001170 <__aeabi_fcmplt>
	        return NotApper;
 8002b7e:	2800      	cmp	r0, #0
 8002b80:	bf14      	ite	ne
 8002b82:	2003      	movne	r0, #3
 8002b84:	2000      	moveq	r0, #0
 8002b86:	e7f0      	b.n	8002b6a <DetectLBType+0x32>
	        return Sp1;
 8002b88:	2001      	movs	r0, #1
 8002b8a:	e7ee      	b.n	8002b6a <DetectLBType+0x32>
	        return Sp2;
 8002b8c:	2002      	movs	r0, #2
 8002b8e:	e7ec      	b.n	8002b6a <DetectLBType+0x32>

08002b90 <calculateDirection>:


PowerDirection calculateDirection(float *i, float *v, uint16_t size) {
 8002b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b94:	4607      	mov	r7, r0
 8002b96:	4688      	mov	r8, r1
 8002b98:	4616      	mov	r6, r2
    float sum = 0;
    for (uint16_t j = 0; j < size; j++) {
 8002b9a:	2500      	movs	r5, #0
    float sum = 0;
 8002b9c:	2400      	movs	r4, #0
    for (uint16_t j = 0; j < size; j++) {
 8002b9e:	b2ab      	uxth	r3, r5
 8002ba0:	429e      	cmp	r6, r3
 8002ba2:	d80e      	bhi.n	8002bc2 <calculateDirection+0x32>
        sum += v[j] * i[j];  // instantaneous power
    }

    float avgPower = sum ;// size;

    if (avgPower > 0.01f) return POWER_FORWARD;
 8002ba4:	490e      	ldr	r1, [pc, #56]	@ (8002be0 <calculateDirection+0x50>)
 8002ba6:	4620      	mov	r0, r4
 8002ba8:	f7fe fb00 	bl	80011ac <__aeabi_fcmpgt>
 8002bac:	b9b0      	cbnz	r0, 8002bdc <calculateDirection+0x4c>
    else if (avgPower < -0.01f) return POWER_REVERSE;
 8002bae:	490d      	ldr	r1, [pc, #52]	@ (8002be4 <calculateDirection+0x54>)
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	f7fe fadd 	bl	8001170 <__aeabi_fcmplt>
 8002bb6:	3800      	subs	r0, #0
 8002bb8:	bf18      	it	ne
 8002bba:	2001      	movne	r0, #1
 8002bbc:	0040      	lsls	r0, r0, #1
    else return POWER_UNKNOWN;
}
 8002bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        sum += v[j] * i[j];  // instantaneous power
 8002bc2:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 8002bc6:	f858 0025 	ldr.w	r0, [r8, r5, lsl #2]
 8002bca:	f7fe f933 	bl	8000e34 <__aeabi_fmul>
 8002bce:	4601      	mov	r1, r0
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	f7fe f827 	bl	8000c24 <__addsf3>
 8002bd6:	3501      	adds	r5, #1
 8002bd8:	4604      	mov	r4, r0
    for (uint16_t j = 0; j < size; j++) {
 8002bda:	e7e0      	b.n	8002b9e <calculateDirection+0xe>
    if (avgPower > 0.01f) return POWER_FORWARD;
 8002bdc:	2001      	movs	r0, #1
 8002bde:	e7ee      	b.n	8002bbe <calculateDirection+0x2e>
 8002be0:	3c23d70a 	.word	0x3c23d70a
 8002be4:	bc23d70a 	.word	0xbc23d70a

08002be8 <getVoltageBuffer>:



float* getVoltageBuffer(PhaseType phase) {
    switch (phase) {
 8002be8:	3801      	subs	r0, #1
 8002bea:	b2c0      	uxtb	r0, r0
 8002bec:	2802      	cmp	r0, #2
 8002bee:	bf9a      	itte	ls
 8002bf0:	4b02      	ldrls	r3, [pc, #8]	@ (8002bfc <getVoltageBuffer+0x14>)
 8002bf2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
float* getVoltageBuffer(PhaseType phase) {
 8002bf6:	2000      	movhi	r0, #0
        case PHASE_MATCH: return VoltB;
        case PHASE_LAG: return VoltLagB;
        case PHASE_LEAD: return VoltLeadB;
        default: return NULL;
    }
}
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	0800fd88 	.word	0x0800fd88

08002c00 <updateMark>:


void updateMark(uint8_t readingNumber, PowerDirection currentDir, PowerDirection defaultDir) {
    int8_t value = (currentDir == defaultDir) ? +1 : -1;
 8002c00:	4291      	cmp	r1, r2
 8002c02:	bf14      	ite	ne
 8002c04:	f04f 31ff 	movne.w	r1, #4294967295
 8002c08:	2101      	moveq	r1, #1

    switch (readingNumber) {
 8002c0a:	2802      	cmp	r0, #2
 8002c0c:	d006      	beq.n	8002c1c <updateMark+0x1c>
 8002c0e:	2803      	cmp	r0, #3
 8002c10:	d007      	beq.n	8002c22 <updateMark+0x22>
 8002c12:	2801      	cmp	r0, #1
 8002c14:	d107      	bne.n	8002c26 <updateMark+0x26>
        case 1: mark.i1s = value; break;
 8002c16:	4b04      	ldr	r3, [pc, #16]	@ (8002c28 <updateMark+0x28>)
 8002c18:	6019      	str	r1, [r3, #0]
 8002c1a:	4770      	bx	lr
        case 2: mark.i2s = value; break;
 8002c1c:	4b02      	ldr	r3, [pc, #8]	@ (8002c28 <updateMark+0x28>)
 8002c1e:	6059      	str	r1, [r3, #4]
 8002c20:	4770      	bx	lr
        case 3: mark.i3s = value; break;
 8002c22:	4b01      	ldr	r3, [pc, #4]	@ (8002c28 <updateMark+0x28>)
 8002c24:	6099      	str	r1, [r3, #8]
        default: break;
    }
}
 8002c26:	4770      	bx	lr
 8002c28:	2000032c 	.word	0x2000032c

08002c2c <directionsConfirm>:



bool directionsConfirm(Directions d1, Directions d2) {
 8002c2c:	b082      	sub	sp, #8
 8002c2e:	e9cd 1000 	strd	r1, r0, [sp]
    return (d1.ofcurrentRead_1 == d2.ofcurrentRead_1) &&
           (d1.ofcurrentRead_2 == d2.ofcurrentRead_2) &&
 8002c32:	b2c0      	uxtb	r0, r0
 8002c34:	b2c9      	uxtb	r1, r1
 8002c36:	4288      	cmp	r0, r1
 8002c38:	d10e      	bne.n	8002c58 <directionsConfirm+0x2c>
    return (d1.ofcurrentRead_1 == d2.ofcurrentRead_1) &&
 8002c3a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8002c3e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d108      	bne.n	8002c58 <directionsConfirm+0x2c>
           (d1.ofcurrentRead_2 == d2.ofcurrentRead_2) &&
 8002c46:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8002c4a:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8002c4e:	1ac3      	subs	r3, r0, r3
 8002c50:	4258      	negs	r0, r3
 8002c52:	4158      	adcs	r0, r3
           (d1.ofcurrentRead_3 == d2.ofcurrentRead_3);
}
 8002c54:	b002      	add	sp, #8
 8002c56:	4770      	bx	lr
           (d1.ofcurrentRead_2 == d2.ofcurrentRead_2) &&
 8002c58:	2000      	movs	r0, #0
 8002c5a:	e7fb      	b.n	8002c54 <directionsConfirm+0x28>

08002c5c <PhasesConfirm>:


bool PhasesConfirm(PhaseRelation p1, PhaseRelation p2) {
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	e9cd 1000 	strd	r1, r0, [sp]
    return (p1.currentRead_1 == p2.currentRead_1) &&
           (p1.currentRead_2 == p2.currentRead_2) &&
 8002c62:	b2c0      	uxtb	r0, r0
 8002c64:	b2c9      	uxtb	r1, r1
 8002c66:	4288      	cmp	r0, r1
 8002c68:	d10e      	bne.n	8002c88 <PhasesConfirm+0x2c>
    return (p1.currentRead_1 == p2.currentRead_1) &&
 8002c6a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8002c6e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d108      	bne.n	8002c88 <PhasesConfirm+0x2c>
           (p1.currentRead_2 == p2.currentRead_2) &&
 8002c76:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8002c7a:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8002c7e:	1ac3      	subs	r3, r0, r3
 8002c80:	4258      	negs	r0, r3
 8002c82:	4158      	adcs	r0, r3
           (p1.currentRead_3 == p2.currentRead_3);
}
 8002c84:	b002      	add	sp, #8
 8002c86:	4770      	bx	lr
           (p1.currentRead_2 == p2.currentRead_2) &&
 8002c88:	2000      	movs	r0, #0
 8002c8a:	e7fb      	b.n	8002c84 <PhasesConfirm+0x28>

08002c8c <OnTxDone>:




void OnTxDone(void)
{
 8002c8c:	b508      	push	{r3, lr}
	Radio.Sleep();
 8002c8e:	4b03      	ldr	r3, [pc, #12]	@ (8002c9c <OnTxDone+0x10>)
 8002c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c92:	4798      	blx	r3
	LoRaState = STATE_TX_DONE;
 8002c94:	4b02      	ldr	r3, [pc, #8]	@ (8002ca0 <OnTxDone+0x14>)
 8002c96:	2201      	movs	r2, #1
 8002c98:	701a      	strb	r2, [r3, #0]
}
 8002c9a:	bd08      	pop	{r3, pc}
 8002c9c:	0800fee0 	.word	0x0800fee0
 8002ca0:	2000614c 	.word	0x2000614c

08002ca4 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	461d      	mov	r5, r3
	Radio.Sleep();
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd8 <OnRxDone+0x34>)
 8002caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
{
 8002cac:	4604      	mov	r4, r0
 8002cae:	4616      	mov	r6, r2
	Radio.Sleep();
 8002cb0:	4798      	blx	r3
	rssiVal=rssi;
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cdc <OnRxDone+0x38>)
 8002cb4:	801e      	strh	r6, [r3, #0]
	snrVal=snr;
 8002cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce0 <OnRxDone+0x3c>)
 8002cb8:	701d      	strb	r5, [r3, #0]


    memcpy(LoRaLB_Rx,payload,sizeof(LoRaLB_Rx));
 8002cba:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce4 <OnRxDone+0x40>)
 8002cbc:	4620      	mov	r0, r4
 8002cbe:	f104 0220 	add.w	r2, r4, #32
 8002cc2:	f850 1b04 	ldr.w	r1, [r0], #4
 8002cc6:	f843 1b04 	str.w	r1, [r3], #4
 8002cca:	4290      	cmp	r0, r2
 8002ccc:	d1f9      	bne.n	8002cc2 <OnRxDone+0x1e>
    LoRaState = STATE_RX_DONE;
 8002cce:	4b06      	ldr	r3, [pc, #24]	@ (8002ce8 <OnRxDone+0x44>)
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	701a      	strb	r2, [r3, #0]


}
 8002cd4:	bd70      	pop	{r4, r5, r6, pc}
 8002cd6:	bf00      	nop
 8002cd8:	0800fee0 	.word	0x0800fee0
 8002cdc:	2000616e 	.word	0x2000616e
 8002ce0:	2000616d 	.word	0x2000616d
 8002ce4:	2000614d 	.word	0x2000614d
 8002ce8:	2000614c 	.word	0x2000614c

08002cec <OnTxTimeout>:

void OnTxTimeout(void)
{
 8002cec:	b508      	push	{r3, lr}
	Radio.Sleep();
 8002cee:	4b03      	ldr	r3, [pc, #12]	@ (8002cfc <OnTxTimeout+0x10>)
 8002cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf2:	4798      	blx	r3
	LoRaState = STATE_TX_TIMEOUT;
 8002cf4:	4b02      	ldr	r3, [pc, #8]	@ (8002d00 <OnTxTimeout+0x14>)
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	701a      	strb	r2, [r3, #0]
}
 8002cfa:	bd08      	pop	{r3, pc}
 8002cfc:	0800fee0 	.word	0x0800fee0
 8002d00:	2000614c 	.word	0x2000614c

08002d04 <OnRxTimeout>:


void OnRxTimeout(void)
{
 8002d04:	b508      	push	{r3, lr}
	Radio.Sleep();
 8002d06:	4b03      	ldr	r3, [pc, #12]	@ (8002d14 <OnRxTimeout+0x10>)
 8002d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0a:	4798      	blx	r3
	LoRaState = STATE_RX_TIMEOUT;
 8002d0c:	4b02      	ldr	r3, [pc, #8]	@ (8002d18 <OnRxTimeout+0x14>)
 8002d0e:	2204      	movs	r2, #4
 8002d10:	701a      	strb	r2, [r3, #0]

}
 8002d12:	bd08      	pop	{r3, pc}
 8002d14:	0800fee0 	.word	0x0800fee0
 8002d18:	2000614c 	.word	0x2000614c

08002d1c <OnRxError>:

void OnRxError(void)
{
 8002d1c:	b508      	push	{r3, lr}
	Radio.Sleep();
 8002d1e:	4b03      	ldr	r3, [pc, #12]	@ (8002d2c <OnRxError+0x10>)
 8002d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d22:	4798      	blx	r3
	LoRaState = STATE_RX_ERROR;
 8002d24:	4b02      	ldr	r3, [pc, #8]	@ (8002d30 <OnRxError+0x14>)
 8002d26:	2205      	movs	r2, #5
 8002d28:	701a      	strb	r2, [r3, #0]
}
 8002d2a:	bd08      	pop	{r3, pc}
 8002d2c:	0800fee0 	.word	0x0800fee0
 8002d30:	2000614c 	.word	0x2000614c

08002d34 <RadioInit>:



void RadioInit(void) {
 8002d34:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
    static RadioEvents_t RadioEvents;  // Make sure it's static or global

    // Assign the callback functions
    RadioEvents.TxDone = OnTxDone;
 8002d38:	4820      	ldr	r0, [pc, #128]	@ (8002dbc <RadioInit+0x88>)
 8002d3a:	4b21      	ldr	r3, [pc, #132]	@ (8002dc0 <RadioInit+0x8c>)
    RadioEvents.TxTimeout = OnTxTimeout;
    RadioEvents.RxTimeout = OnRxTimeout;
    RadioEvents.RxError = OnRxError;

    // Initialize the radio with the events
    Radio.Init(&RadioEvents);
 8002d3c:	4e21      	ldr	r6, [pc, #132]	@ (8002dc4 <RadioInit+0x90>)
void RadioInit(void) {
 8002d3e:	b08a      	sub	sp, #40	@ 0x28
    RadioEvents.TxDone = OnTxDone;
 8002d40:	6003      	str	r3, [r0, #0]
    RadioEvents.RxDone = OnRxDone;
 8002d42:	4b21      	ldr	r3, [pc, #132]	@ (8002dc8 <RadioInit+0x94>)
 8002d44:	6083      	str	r3, [r0, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 8002d46:	4b21      	ldr	r3, [pc, #132]	@ (8002dcc <RadioInit+0x98>)
 8002d48:	6043      	str	r3, [r0, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 8002d4a:	4b21      	ldr	r3, [pc, #132]	@ (8002dd0 <RadioInit+0x9c>)
 8002d4c:	60c3      	str	r3, [r0, #12]
    RadioEvents.RxError = OnRxError;
 8002d4e:	4b21      	ldr	r3, [pc, #132]	@ (8002dd4 <RadioInit+0xa0>)
 8002d50:	6103      	str	r3, [r0, #16]
    Radio.Init(&RadioEvents);
 8002d52:	6833      	ldr	r3, [r6, #0]
 8002d54:	4798      	blx	r3

    Radio.SetChannel(RF_FREQUENCY);
 8002d56:	68f3      	ldr	r3, [r6, #12]
 8002d58:	481f      	ldr	r0, [pc, #124]	@ (8002dd8 <RadioInit+0xa4>)
 8002d5a:	4798      	blx	r3

    Radio.SetTxConfig(MODEM_LORA,TX_OUTPUT_POWER,0,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,
 8002d5c:	2400      	movs	r4, #0
 8002d5e:	2501      	movs	r5, #1
 8002d60:	f04f 0908 	mov.w	r9, #8
 8002d64:	270a      	movs	r7, #10
 8002d66:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002d6a:	e9cd 4307 	strd	r4, r3, [sp, #28]
 8002d6e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8002d72:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8002d76:	f8d6 c01c 	ldr.w	ip, [r6, #28]
 8002d7a:	9700      	str	r7, [sp, #0]
 8002d7c:	4622      	mov	r2, r4
 8002d7e:	4628      	mov	r0, r5
 8002d80:	e9cd 5901 	strd	r5, r9, [sp, #4]
 8002d84:	2302      	movs	r3, #2
 8002d86:	2116      	movs	r1, #22
 8002d88:	47e0      	blx	ip
    		LORA_PREAMBLE_LENGTH,LORA_FIX_LENGTH_PAYLOAD_ON,true,0,0,LORA_IQ_INVERSION_ON,TX_TIMOUT_VALUE);

    Radio.SetRxConfig(MODEM_LORA,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,0,
 8002d8a:	2305      	movs	r3, #5
 8002d8c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002d90:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002d94:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002d98:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8002d9c:	9403      	str	r4, [sp, #12]
 8002d9e:	9400      	str	r4, [sp, #0]
 8002da0:	462b      	mov	r3, r5
 8002da2:	4628      	mov	r0, r5
 8002da4:	69b4      	ldr	r4, [r6, #24]
 8002da6:	463a      	mov	r2, r7
 8002da8:	2102      	movs	r1, #2
 8002daa:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_SYMBOL_TIMEOUT,LORA_FIX_LENGTH_PAYLOAD_ON,0,true,0,0,LORA_IQ_INVERSION_ON,true);

    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 8002dac:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002dae:	21ff      	movs	r1, #255	@ 0xff
 8002db0:	4628      	mov	r0, r5

}
 8002db2:	b00a      	add	sp, #40	@ 0x28
 8002db4:	e8bd 42f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, lr}
    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 8002db8:	4718      	bx	r3
 8002dba:	bf00      	nop
 8002dbc:	20006130 	.word	0x20006130
 8002dc0:	08002c8d 	.word	0x08002c8d
 8002dc4:	0800fee0 	.word	0x0800fee0
 8002dc8:	08002ca5 	.word	0x08002ca5
 8002dcc:	08002ced 	.word	0x08002ced
 8002dd0:	08002d05 	.word	0x08002d05
 8002dd4:	08002d1d 	.word	0x08002d1d
 8002dd8:	3689cac0 	.word	0x3689cac0

08002ddc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002ddc:	b500      	push	{lr}
 8002dde:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8002de0:	222c      	movs	r2, #44	@ 0x2c
 8002de2:	2100      	movs	r1, #0
 8002de4:	a801      	add	r0, sp, #4
 8002de6:	f009 fb76 	bl	800c4d6 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002dea:	4817      	ldr	r0, [pc, #92]	@ (8002e48 <MX_RTC_Init+0x6c>)
 8002dec:	4b17      	ldr	r3, [pc, #92]	@ (8002e4c <MX_RTC_Init+0x70>)
 8002dee:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8002df0:	231f      	movs	r3, #31
 8002df2:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002df4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002df8:	2300      	movs	r3, #0
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002dfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002dfe:	e9c0 2307 	strd	r2, r3, [r0, #28]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e02:	6183      	str	r3, [r0, #24]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8002e04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e08:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e0a:	f002 f861 	bl	8004ed0 <HAL_RTC_Init>
 8002e0e:	b108      	cbz	r0, 8002e14 <MX_RTC_Init+0x38>
  {
    Error_Handler();
 8002e10:	f7ff fbec 	bl	80025ec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8002e14:	480c      	ldr	r0, [pc, #48]	@ (8002e48 <MX_RTC_Init+0x6c>)
 8002e16:	f002 f987 	bl	8005128 <HAL_RTCEx_SetSSRU_IT>
 8002e1a:	b108      	cbz	r0, 8002e20 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8002e1c:	f7ff fbe6 	bl	80025ec <Error_Handler>
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
  sAlarm.AlarmTime.SubSeconds = 0x0;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002e20:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002e24:	2200      	movs	r2, #0
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002e26:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8002e28:	4807      	ldr	r0, [pc, #28]	@ (8002e48 <MX_RTC_Init+0x6c>)
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002e2a:	9208      	str	r2, [sp, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002e2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8002e30:	a901      	add	r1, sp, #4
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002e32:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002e34:	9206      	str	r2, [sp, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 8002e36:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8002e38:	f002 f8aa 	bl	8004f90 <HAL_RTC_SetAlarm_IT>
 8002e3c:	b108      	cbz	r0, 8002e42 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8002e3e:	f7ff fbd5 	bl	80025ec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002e42:	b00d      	add	sp, #52	@ 0x34
 8002e44:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e48:	20006170 	.word	0x20006170
 8002e4c:	40002800 	.word	0x40002800

08002e50 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002e50:	b510      	push	{r4, lr}
 8002e52:	4604      	mov	r4, r0
 8002e54:	b090      	sub	sp, #64	@ 0x40

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e56:	2238      	movs	r2, #56	@ 0x38
 8002e58:	2100      	movs	r1, #0
 8002e5a:	a802      	add	r0, sp, #8
 8002e5c:	f009 fb3b 	bl	800c4d6 <memset>
  if(rtcHandle->Instance==RTC)
 8002e60:	6822      	ldr	r2, [r4, #0]
 8002e62:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <HAL_RTC_MspInit+0x78>)
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d12c      	bne.n	8002ec2 <HAL_RTC_MspInit+0x72>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002e68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e6c:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e6e:	a802      	add	r0, sp, #8
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002e70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e74:	930f      	str	r3, [sp, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e76:	f001 fea9 	bl	8004bcc <HAL_RCCEx_PeriphCLKConfig>
 8002e7a:	b108      	cbz	r0, 8002e80 <HAL_RTC_MspInit+0x30>
    {
      Error_Handler();
 8002e7c:	f7ff fbb6 	bl	80025ec <Error_Handler>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002e80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
    __HAL_RCC_RTCAPB_CLK_ENABLE();

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 5, 0);
 8002e84:	2105      	movs	r1, #5
 8002e86:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002e8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002e92:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002e98:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	2002      	movs	r0, #2
  (void)tmpreg;
 8002ea6:	9b01      	ldr	r3, [sp, #4]
 8002ea8:	f000 fd1e 	bl	80038e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8002eac:	2002      	movs	r0, #2
 8002eae:	f000 fd4d 	bl	800394c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002eb2:	202a      	movs	r0, #42	@ 0x2a
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2105      	movs	r1, #5
 8002eb8:	f000 fd16 	bl	80038e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002ebc:	202a      	movs	r0, #42	@ 0x2a
 8002ebe:	f000 fd45 	bl	800394c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002ec2:	b010      	add	sp, #64	@ 0x40
 8002ec4:	bd10      	pop	{r4, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40002800 	.word	0x40002800

08002ecc <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002ecc:	4810      	ldr	r0, [pc, #64]	@ (8002f10 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ece:	4a11      	ldr	r2, [pc, #68]	@ (8002f14 <MX_SPI1_Init+0x48>)
{
 8002ed0:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ed2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002ed6:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002eda:	2300      	movs	r3, #0
 8002edc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002ee0:	f44f 7100 	mov.w	r1, #512	@ 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ee4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002ee8:	2208      	movs	r2, #8
 8002eea:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8002eee:	2107      	movs	r1, #7
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ef0:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ef4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ef8:	e9c0 130b 	strd	r1, r3, [r0, #44]	@ 0x2c
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002efc:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002efe:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f00:	f002 fa47 	bl	8005392 <HAL_SPI_Init>
 8002f04:	b118      	cbz	r0, 8002f0e <MX_SPI1_Init+0x42>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002f0a:	f7ff bb6f 	b.w	80025ec <Error_Handler>
}
 8002f0e:	bd08      	pop	{r3, pc}
 8002f10:	200061a8 	.word	0x200061a8
 8002f14:	40013000 	.word	0x40013000

08002f18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f18:	b510      	push	{r4, lr}
 8002f1a:	4604      	mov	r4, r0
 8002f1c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1e:	2214      	movs	r2, #20
 8002f20:	2100      	movs	r1, #0
 8002f22:	a803      	add	r0, sp, #12
 8002f24:	f009 fad7 	bl	800c4d6 <memset>
  if(spiHandle->Instance==SPI1)
 8002f28:	6822      	ldr	r2, [r4, #0]
 8002f2a:	4b12      	ldr	r3, [pc, #72]	@ (8002f74 <HAL_SPI_MspInit+0x5c>)
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d11e      	bne.n	8002f6e <HAL_SPI_MspInit+0x56>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f34:	a903      	add	r1, sp, #12
 8002f36:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f38:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f3c:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002f3e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f40:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002f44:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002f46:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002f48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002f58:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5a:	22e0      	movs	r2, #224	@ 0xe0
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f66:	2305      	movs	r3, #5
 8002f68:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6a:	f001 f823 	bl	8003fb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002f6e:	b008      	add	sp, #32
 8002f70:	bd10      	pop	{r4, pc}
 8002f72:	bf00      	nop
 8002f74:	40013000 	.word	0x40013000

08002f78 <HAL_MspInit>:

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f78:	2200      	movs	r2, #0
 8002f7a:	210f      	movs	r1, #15
 8002f7c:	f06f 0001 	mvn.w	r0, #1
 8002f80:	f000 bcb2 	b.w	80038e8 <HAL_NVIC_SetPriority>

08002f84 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f84:	e7fe      	b.n	8002f84 <NMI_Handler>

08002f86 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f86:	e7fe      	b.n	8002f86 <HardFault_Handler>

08002f88 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f88:	e7fe      	b.n	8002f88 <MemManage_Handler>

08002f8a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f8a:	e7fe      	b.n	8002f8a <BusFault_Handler>

08002f8c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f8c:	e7fe      	b.n	8002f8c <UsageFault_Handler>

08002f8e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f8e:	4770      	bx	lr

08002f90 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8002f90:	4801      	ldr	r0, [pc, #4]	@ (8002f98 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x8>)
 8002f92:	f002 b8ef 	b.w	8005174 <HAL_RTCEx_SSRUIRQHandler>
 8002f96:	bf00      	nop
 8002f98:	20006170 	.word	0x20006170

08002f9c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002f9c:	4801      	ldr	r0, [pc, #4]	@ (8002fa4 <DMA1_Channel1_IRQHandler+0x8>)
 8002f9e:	f000 bebb 	b.w	8003d18 <HAL_DMA_IRQHandler>
 8002fa2:	bf00      	nop
 8002fa4:	20006274 	.word	0x20006274

08002fa8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fa8:	4801      	ldr	r0, [pc, #4]	@ (8002fb0 <USART2_IRQHandler+0x8>)
 8002faa:	f003 bab5 	b.w	8006518 <HAL_UART_IRQHandler>
 8002fae:	bf00      	nop
 8002fb0:	200062d4 	.word	0x200062d4

08002fb4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADC_DR_Pin);
 8002fb4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002fb8:	f001 b92a 	b.w	8004210 <HAL_GPIO_EXTI_IRQHandler>

08002fbc <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002fbc:	4801      	ldr	r0, [pc, #4]	@ (8002fc4 <RTC_Alarm_IRQHandler+0x8>)
 8002fbe:	f001 bf0d 	b.w	8004ddc <HAL_RTC_AlarmIRQHandler>
 8002fc2:	bf00      	nop
 8002fc4:	20006170 	.word	0x20006170

08002fc8 <SUBGHZ_Radio_IRQHandler>:
void SUBGHZ_Radio_IRQHandler(void)
{
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8002fc8:	4801      	ldr	r0, [pc, #4]	@ (8002fd0 <SUBGHZ_Radio_IRQHandler+0x8>)
 8002fca:	f002 be56 	b.w	8005c7a <HAL_SUBGHZ_IRQHandler>
 8002fce:	bf00      	nop
 8002fd0:	2000620c 	.word	0x2000620c

08002fd4 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fd8:	b087      	sub	sp, #28
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002fda:	2400      	movs	r4, #0
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002fdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fe0:	9405      	str	r4, [sp, #20]
 8002fe2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002fe4:	4f1b      	ldr	r7, [pc, #108]	@ (8003054 <BSP_RADIO_Init+0x80>)

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002fe6:	4d1c      	ldr	r5, [pc, #112]	@ (8003058 <BSP_RADIO_Init+0x84>)
 8002fe8:	f042 0204 	orr.w	r2, r2, #4
 8002fec:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002ff0:	9403      	str	r4, [sp, #12]
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002ff8:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002ffa:	f44f 7880 	mov.w	r8, #256	@ 0x100
 8002ffe:	2301      	movs	r3, #1
 8003000:	e9cd 8301 	strd	r8, r3, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8003004:	a901      	add	r1, sp, #4
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003006:	2303      	movs	r3, #3
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8003008:	4638      	mov	r0, r7
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300a:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800300c:	f44f 5900 	mov.w	r9, #8192	@ 0x2000
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8003010:	f000 ffd0 	bl	8003fb4 <HAL_GPIO_Init>
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8003014:	a901      	add	r1, sp, #4
 8003016:	4628      	mov	r0, r5

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8003018:	2608      	movs	r6, #8
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800301a:	f8cd 9004 	str.w	r9, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800301e:	f000 ffc9 	bl	8003fb4 <HAL_GPIO_Init>
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8003022:	a901      	add	r1, sp, #4
 8003024:	4628      	mov	r0, r5
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8003026:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8003028:	f000 ffc4 	bl	8003fb4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800302c:	4622      	mov	r2, r4
 800302e:	4649      	mov	r1, r9
 8003030:	4628      	mov	r0, r5
 8003032:	f001 f8df 	bl	80041f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8003036:	4622      	mov	r2, r4
 8003038:	4641      	mov	r1, r8
 800303a:	4638      	mov	r0, r7
 800303c:	f001 f8da 	bl	80041f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8003040:	4628      	mov	r0, r5
 8003042:	4622      	mov	r2, r4
 8003044:	4631      	mov	r1, r6
 8003046:	f001 f8d5 	bl	80041f4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 800304a:	4620      	mov	r0, r4
 800304c:	b007      	add	sp, #28
 800304e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003052:	bf00      	nop
 8003054:	48000400 	.word	0x48000400
 8003058:	48000800 	.word	0x48000800

0800305c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800305c:	b508      	push	{r3, lr}
  switch (Config)
 800305e:	2803      	cmp	r0, #3
 8003060:	d814      	bhi.n	800308c <BSP_RADIO_ConfigRFSwitch+0x30>
 8003062:	e8df f000 	tbb	[pc, r0]
 8003066:	1502      	.short	0x1502
 8003068:	291c      	.short	0x291c
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800306a:	2200      	movs	r2, #0
 800306c:	4816      	ldr	r0, [pc, #88]	@ (80030c8 <BSP_RADIO_ConfigRFSwitch+0x6c>)
 800306e:	2108      	movs	r1, #8
 8003070:	f001 f8c0 	bl	80041f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8003074:	2200      	movs	r2, #0
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8003076:	4815      	ldr	r0, [pc, #84]	@ (80030cc <BSP_RADIO_ConfigRFSwitch+0x70>)
 8003078:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800307c:	f001 f8ba 	bl	80041f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003080:	2200      	movs	r2, #0
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8003082:	4811      	ldr	r0, [pc, #68]	@ (80030c8 <BSP_RADIO_ConfigRFSwitch+0x6c>)
 8003084:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003088:	f001 f8b4 	bl	80041f4 <HAL_GPIO_WritePin>
    default:
      break;
  }

  return BSP_ERROR_NONE;
}
 800308c:	2000      	movs	r0, #0
 800308e:	bd08      	pop	{r3, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8003090:	2201      	movs	r2, #1
 8003092:	480d      	ldr	r0, [pc, #52]	@ (80030c8 <BSP_RADIO_ConfigRFSwitch+0x6c>)
 8003094:	2108      	movs	r1, #8
 8003096:	f001 f8ad 	bl	80041f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800309a:	2201      	movs	r2, #1
 800309c:	e7eb      	b.n	8003076 <BSP_RADIO_ConfigRFSwitch+0x1a>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800309e:	2201      	movs	r2, #1
 80030a0:	4809      	ldr	r0, [pc, #36]	@ (80030c8 <BSP_RADIO_ConfigRFSwitch+0x6c>)
 80030a2:	2108      	movs	r1, #8
 80030a4:	f001 f8a6 	bl	80041f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 80030a8:	2201      	movs	r2, #1
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80030aa:	4808      	ldr	r0, [pc, #32]	@ (80030cc <BSP_RADIO_ConfigRFSwitch+0x70>)
 80030ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030b0:	f001 f8a0 	bl	80041f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80030b4:	2201      	movs	r2, #1
 80030b6:	e7e4      	b.n	8003082 <BSP_RADIO_ConfigRFSwitch+0x26>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80030b8:	2201      	movs	r2, #1
 80030ba:	4803      	ldr	r0, [pc, #12]	@ (80030c8 <BSP_RADIO_ConfigRFSwitch+0x6c>)
 80030bc:	2108      	movs	r1, #8
 80030be:	f001 f899 	bl	80041f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80030c2:	2200      	movs	r2, #0
 80030c4:	e7f1      	b.n	80030aa <BSP_RADIO_ConfigRFSwitch+0x4e>
 80030c6:	bf00      	nop
 80030c8:	48000800 	.word	0x48000800
 80030cc:	48000400 	.word	0x48000400

080030d0 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_LP_HP;
}
 80030d0:	2000      	movs	r0, #0
 80030d2:	4770      	bx	lr

080030d4 <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 80030d4:	2001      	movs	r0, #1
 80030d6:	4770      	bx	lr

080030d8 <BSP_RADIO_IsDCDC>:
  * @note   never remove called by MW,
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED
  */
int32_t BSP_RADIO_IsDCDC(void)
 80030d8:	2001      	movs	r0, #1
 80030da:	4770      	bx	lr

080030dc <BSP_RADIO_GetRFOMaxPowerConfig>:
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 80030dc:	2800      	cmp	r0, #0
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
  }

  return ret;
}
 80030de:	bf14      	ite	ne
 80030e0:	2016      	movne	r0, #22
 80030e2:	200f      	moveq	r0, #15
 80030e4:	4770      	bx	lr
	...

080030e8 <MX_SUBGHZ_Init>:
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80030e8:	4805      	ldr	r0, [pc, #20]	@ (8003100 <MX_SUBGHZ_Init+0x18>)
{
 80030ea:	b508      	push	{r3, lr}
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80030ec:	2308      	movs	r3, #8
 80030ee:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80030f0:	f002 fbe0 	bl	80058b4 <HAL_SUBGHZ_Init>
 80030f4:	b118      	cbz	r0, 80030fe <MX_SUBGHZ_Init+0x16>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80030f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80030fa:	f7ff ba77 	b.w	80025ec <Error_Handler>
}
 80030fe:	bd08      	pop	{r3, pc}
 8003100:	2000620c 	.word	0x2000620c

08003104 <HAL_SUBGHZ_MspInit>:
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8003104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8003108:	b507      	push	{r0, r1, r2, lr}
 800310a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8003112:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	9301      	str	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 5, 0);
 800311a:	2200      	movs	r2, #0
 800311c:	2105      	movs	r1, #5
 800311e:	2032      	movs	r0, #50	@ 0x32
  (void)tmpreg;
 8003120:	9b01      	ldr	r3, [sp, #4]
 8003122:	f000 fbe1 	bl	80038e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8003126:	2032      	movs	r0, #50	@ 0x32
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8003128:	b003      	add	sp, #12
 800312a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800312e:	f000 bc0d 	b.w	800394c <HAL_NVIC_EnableIRQ>
	...

08003134 <tiny_snprintf_like.constprop.0>:
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
 8003134:	b40c      	push	{r2, r3}
 8003136:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8003138:	4a05      	ldr	r2, [pc, #20]	@ (8003150 <tiny_snprintf_like.constprop.0+0x1c>)
  va_start(vaArgs, strFormat);
 800313a:	ab05      	add	r3, sp, #20
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800313c:	2110      	movs	r1, #16
  va_start(vaArgs, strFormat);
 800313e:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8003140:	f007 ffde 	bl	800b100 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8003144:	b003      	add	sp, #12
 8003146:	f85d eb04 	ldr.w	lr, [sp], #4
 800314a:	b002      	add	sp, #8
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	0800fb4a 	.word	0x0800fb4a

08003154 <TimestampNow>:
{
 8003154:	b530      	push	{r4, r5, lr}
 8003156:	b085      	sub	sp, #20
 8003158:	4604      	mov	r4, r0
  SysTime_t curtime = SysTimeGet();
 800315a:	a802      	add	r0, sp, #8
{
 800315c:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 800315e:	f007 ffa9 	bl	800b0b4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8003162:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8003166:	4a06      	ldr	r2, [pc, #24]	@ (8003180 <TimestampNow+0x2c>)
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	2110      	movs	r1, #16
 800316c:	9b02      	ldr	r3, [sp, #8]
 800316e:	4620      	mov	r0, r4
 8003170:	f7ff ffe0 	bl	8003134 <tiny_snprintf_like.constprop.0>
  *size = strlen((char *)buff);
 8003174:	4620      	mov	r0, r4
 8003176:	f7fd f863 	bl	8000240 <strlen>
 800317a:	8028      	strh	r0, [r5, #0]
}
 800317c:	b005      	add	sp, #20
 800317e:	bd30      	pop	{r4, r5, pc}
 8003180:	0800fb4a 	.word	0x0800fb4a

08003184 <SystemApp_Init>:
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8003184:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
{
 8003188:	b510      	push	{r4, lr}
 800318a:	6893      	ldr	r3, [r2, #8]
 800318c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003190:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8003192:	f008 f8d9 	bl	800b348 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8003196:	4b0a      	ldr	r3, [pc, #40]	@ (80031c0 <SystemApp_Init+0x3c>)
 8003198:	2401      	movs	r4, #1
 800319a:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 800319c:	f000 f82c 	bl	80031f8 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 80031a0:	f008 fa66 	bl	800b670 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80031a4:	4807      	ldr	r0, [pc, #28]	@ (80031c4 <SystemApp_Init+0x40>)
 80031a6:	f008 fa7d 	bl	800b6a4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80031aa:	2002      	movs	r0, #2
 80031ac:	f008 fa80 	bl	800b6b0 <UTIL_ADV_TRACE_SetVerboseLevel>
  UTIL_LPM_Init();
 80031b0:	f007 ff38 	bl	800b024 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80031b4:	4621      	mov	r1, r4
 80031b6:	4620      	mov	r0, r4
}
 80031b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80031bc:	f007 bf52 	b.w	800b064 <UTIL_LPM_SetOffMode>
 80031c0:	20006218 	.word	0x20006218
 80031c4:	08003155 	.word	0x08003155

080031c8 <UTIL_ADV_TRACE_PreSendHook>:
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80031c8:	2101      	movs	r1, #1
 80031ca:	2002      	movs	r0, #2
 80031cc:	f007 bf34 	b.w	800b038 <UTIL_LPM_SetStopMode>

080031d0 <UTIL_ADV_TRACE_PostSendHook>:
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80031d0:	2100      	movs	r1, #0
 80031d2:	2002      	movs	r0, #2
 80031d4:	f007 bf30 	b.w	800b038 <UTIL_LPM_SetStopMode>

080031d8 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80031d8:	2000      	movs	r0, #0
 80031da:	4770      	bx	lr

080031dc <HAL_GetTick>:
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80031dc:	4b02      	ldr	r3, [pc, #8]	@ (80031e8 <HAL_GetTick+0xc>)
 80031de:	7818      	ldrb	r0, [r3, #0]
 80031e0:	b108      	cbz	r0, 80031e6 <HAL_GetTick+0xa>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80031e2:	f000 b917 	b.w	8003414 <TIMER_IF_GetTimerValue>
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 80031e6:	4770      	bx	lr
 80031e8:	20006218 	.word	0x20006218

080031ec <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80031ec:	b082      	sub	sp, #8
 80031ee:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80031f0:	9801      	ldr	r0, [sp, #4]
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80031f2:	b002      	add	sp, #8
  TIMER_IF_DelayMs(Delay);
 80031f4:	f000 b9aa 	b.w	800354c <TIMER_IF_DelayMs>

080031f8 <DBG_Init>:
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 80031f8:	4a07      	ldr	r2, [pc, #28]	@ (8003218 <DBG_Init+0x20>)

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80031fa:	b508      	push	{r3, lr}
 80031fc:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8003200:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8003208:	f000 fb44 	bl	8003894 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800320c:	f000 fb4a 	bl	80038a4 <HAL_DBGMCU_EnableDBGStopMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8003210:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DBGMCU_EnableDBGStandbyMode();
 8003214:	f000 bb4e 	b.w	80038b4 <HAL_DBGMCU_EnableDBGStandbyMode>
 8003218:	58000800 	.word	0x58000800

0800321c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800321c:	2001      	movs	r0, #1
 800321e:	4770      	bx	lr

08003220 <_kill>:

int _kill(int pid, int sig)
{
 8003220:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003222:	f009 fa29 	bl	800c678 <__errno>
 8003226:	2316      	movs	r3, #22
 8003228:	6003      	str	r3, [r0, #0]
  return -1;
}
 800322a:	f04f 30ff 	mov.w	r0, #4294967295
 800322e:	bd08      	pop	{r3, pc}

08003230 <_exit>:

void _exit (int status)
{
 8003230:	b508      	push	{r3, lr}
  errno = EINVAL;
 8003232:	f009 fa21 	bl	800c678 <__errno>
 8003236:	2316      	movs	r3, #22
 8003238:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800323a:	e7fe      	b.n	800323a <_exit+0xa>

0800323c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	460d      	mov	r5, r1
 8003240:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003242:	460e      	mov	r6, r1
 8003244:	1b73      	subs	r3, r6, r5
 8003246:	429c      	cmp	r4, r3
 8003248:	dc01      	bgt.n	800324e <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800324a:	4620      	mov	r0, r4
 800324c:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 800324e:	f3af 8000 	nop.w
 8003252:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003256:	e7f5      	b.n	8003244 <_read+0x8>

08003258 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	460d      	mov	r5, r1
 800325c:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800325e:	460e      	mov	r6, r1
 8003260:	1b73      	subs	r3, r6, r5
 8003262:	429c      	cmp	r4, r3
 8003264:	dc01      	bgt.n	800326a <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8003266:	4620      	mov	r0, r4
 8003268:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800326a:	f816 0b01 	ldrb.w	r0, [r6], #1
 800326e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003272:	e7f5      	b.n	8003260 <_write+0x8>

08003274 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	4770      	bx	lr

0800327a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800327a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800327e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003280:	2000      	movs	r0, #0
 8003282:	4770      	bx	lr

08003284 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003284:	2001      	movs	r0, #1
 8003286:	4770      	bx	lr

08003288 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003288:	2000      	movs	r0, #0
 800328a:	4770      	bx	lr

0800328c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800328c:	4a0b      	ldr	r2, [pc, #44]	@ (80032bc <_sbrk+0x30>)
 800328e:	6811      	ldr	r1, [r2, #0]
{
 8003290:	b510      	push	{r4, lr}
 8003292:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8003294:	b909      	cbnz	r1, 800329a <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8003296:	490a      	ldr	r1, [pc, #40]	@ (80032c0 <_sbrk+0x34>)
 8003298:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800329a:	6810      	ldr	r0, [r2, #0]
 800329c:	4909      	ldr	r1, [pc, #36]	@ (80032c4 <_sbrk+0x38>)
 800329e:	4c0a      	ldr	r4, [pc, #40]	@ (80032c8 <_sbrk+0x3c>)
 80032a0:	4403      	add	r3, r0
 80032a2:	1b09      	subs	r1, r1, r4
 80032a4:	428b      	cmp	r3, r1
 80032a6:	d906      	bls.n	80032b6 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80032a8:	f009 f9e6 	bl	800c678 <__errno>
 80032ac:	230c      	movs	r3, #12
 80032ae:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80032b0:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80032b4:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80032b6:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80032b8:	e7fc      	b.n	80032b4 <_sbrk+0x28>
 80032ba:	bf00      	nop
 80032bc:	2000621c 	.word	0x2000621c
 80032c0:	200096d0 	.word	0x200096d0
 80032c4:	20010000 	.word	0x20010000
 80032c8:	00000400 	.word	0x00000400

080032cc <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80032cc:	4770      	bx	lr

080032ce <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 80032ce:	6803      	ldr	r3, [r0, #0]
 80032d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
{
 80032d4:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM2)
 80032d6:	d10a      	bne.n	80032ee <HAL_TIM_PWM_MspInit+0x20>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80032d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80032de:	f042 0201 	orr.w	r2, r2, #1
 80032e2:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80032ec:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80032ee:	b002      	add	sp, #8
 80032f0:	4770      	bx	lr

080032f2 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80032f2:	b510      	push	{r4, lr}
 80032f4:	4604      	mov	r4, r0
 80032f6:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f8:	2214      	movs	r2, #20
 80032fa:	2100      	movs	r1, #0
 80032fc:	a801      	add	r0, sp, #4
 80032fe:	f009 f8ea 	bl	800c4d6 <memset>
  if(timHandle->Instance==TIM2)
 8003302:	6823      	ldr	r3, [r4, #0]
 8003304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003308:	d114      	bne.n	8003334 <HAL_TIM_MspPostInit+0x42>
  SET_BIT(RCC->AHB2ENR, Periphs);
 800330a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    GPIO_InitStruct.Pin = GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800330e:	a901      	add	r1, sp, #4
 8003310:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8003320:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003322:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003324:	e9cd 3301 	strd	r3, r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003328:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800332c:	2301      	movs	r3, #1
 800332e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003330:	f000 fe40 	bl	8003fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003334:	b006      	add	sp, #24
 8003336:	bd10      	pop	{r4, pc}

08003338 <MX_TIM2_Init>:
{
 8003338:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800333a:	2400      	movs	r4, #0
{
 800333c:	b08a      	sub	sp, #40	@ 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 800333e:	221c      	movs	r2, #28
 8003340:	4621      	mov	r1, r4
 8003342:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003344:	e9cd 4400 	strd	r4, r4, [sp]
 8003348:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800334a:	f009 f8c4 	bl	800c4d6 <memset>
  htim2.Instance = TIM2;
 800334e:	4815      	ldr	r0, [pc, #84]	@ (80033a4 <MX_TIM2_Init+0x6c>)
 8003350:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  htim2.Init.Prescaler = 0;
 8003354:	e9c0 3400 	strd	r3, r4, [r0]
  htim2.Init.Period = 6-1;
 8003358:	2305      	movs	r3, #5
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800335a:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800335e:	6084      	str	r4, [r0, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003360:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003362:	f002 fe6b 	bl	800603c <HAL_TIM_PWM_Init>
 8003366:	b108      	cbz	r0, 800336c <MX_TIM2_Init+0x34>
    Error_Handler();
 8003368:	f7ff f940 	bl	80025ec <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800336c:	480d      	ldr	r0, [pc, #52]	@ (80033a4 <MX_TIM2_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800336e:	9400      	str	r4, [sp, #0]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003370:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003372:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003374:	f002 ffc2 	bl	80062fc <HAL_TIMEx_MasterConfigSynchronization>
 8003378:	b108      	cbz	r0, 800337e <MX_TIM2_Init+0x46>
    Error_Handler();
 800337a:	f7ff f937 	bl	80025ec <Error_Handler>
  sConfigOC.Pulse = 0;
 800337e:	2300      	movs	r3, #0
 8003380:	2260      	movs	r2, #96	@ 0x60
 8003382:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003386:	4807      	ldr	r0, [pc, #28]	@ (80033a4 <MX_TIM2_Init+0x6c>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003388:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800338a:	2204      	movs	r2, #4
 800338c:	a903      	add	r1, sp, #12
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800338e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003390:	f002 febc 	bl	800610c <HAL_TIM_PWM_ConfigChannel>
 8003394:	b108      	cbz	r0, 800339a <MX_TIM2_Init+0x62>
    Error_Handler();
 8003396:	f7ff f929 	bl	80025ec <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800339a:	4802      	ldr	r0, [pc, #8]	@ (80033a4 <MX_TIM2_Init+0x6c>)
 800339c:	f7ff ffa9 	bl	80032f2 <HAL_TIM_MspPostInit>
}
 80033a0:	b00a      	add	sp, #40	@ 0x28
 80033a2:	bd10      	pop	{r4, pc}
 80033a4:	20006220 	.word	0x20006220

080033a8 <TIMER_IF_GetTimerContext>:
  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
}
 80033a8:	4b01      	ldr	r3, [pc, #4]	@ (80033b0 <TIMER_IF_GetTimerContext+0x8>)
 80033aa:	6818      	ldr	r0, [r3, #0]
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	2000626c 	.word	0x2000626c

080033b4 <TIMER_IF_GetMinimumTimeout>:
  ret = (MIN_ALARM_DELAY);
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
}
 80033b4:	2003      	movs	r0, #3
 80033b6:	4770      	bx	lr

080033b8 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80033b8:	b508      	push	{r3, lr}
 80033ba:	4601      	mov	r1, r0
  uint32_t ret = 0;
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80033bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80033c0:	2300      	movs	r3, #0
 80033c2:	0280      	lsls	r0, r0, #10
 80033c4:	0d89      	lsrs	r1, r1, #22
 80033c6:	f7fd fefb 	bl	80011c0 <__aeabi_uldivmod>
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
}
 80033ca:	bd08      	pop	{r3, pc}

080033cc <TIMER_IF_Convert_Tick2ms>:
{
  uint32_t ret = 0;
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80033cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033d0:	fba0 0303 	umull	r0, r3, r0, r3
 80033d4:	0a80      	lsrs	r0, r0, #10
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
}
 80033d6:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 80033da:	4770      	bx	lr

080033dc <GetTimerTicks>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80033dc:	4b03      	ldr	r3, [pc, #12]	@ (80033ec <GetTimerTicks+0x10>)
 80033de:	6898      	ldr	r0, [r3, #8]
 80033e0:	689a      	ldr	r2, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80033e2:	4290      	cmp	r0, r2
 80033e4:	d1fb      	bne.n	80033de <GetTimerTicks+0x2>
  }
  return UINT32_MAX - ssr;
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80033e6:	43c0      	mvns	r0, r0
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40002800 	.word	0x40002800

080033f0 <TIMER_IF_SetTimerContext>:
{
 80033f0:	b508      	push	{r3, lr}
  RtcTimerContext = GetTimerTicks();
 80033f2:	f7ff fff3 	bl	80033dc <GetTimerTicks>
 80033f6:	4b01      	ldr	r3, [pc, #4]	@ (80033fc <TIMER_IF_SetTimerContext+0xc>)
 80033f8:	6018      	str	r0, [r3, #0]
}
 80033fa:	bd08      	pop	{r3, pc}
 80033fc:	2000626c 	.word	0x2000626c

08003400 <TIMER_IF_GetTimerElapsedTime>:
{
 8003400:	b508      	push	{r3, lr}
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8003402:	f7ff ffeb 	bl	80033dc <GetTimerTicks>
 8003406:	4b02      	ldr	r3, [pc, #8]	@ (8003410 <TIMER_IF_GetTimerElapsedTime+0x10>)
 8003408:	681b      	ldr	r3, [r3, #0]
}
 800340a:	1ac0      	subs	r0, r0, r3
 800340c:	bd08      	pop	{r3, pc}
 800340e:	bf00      	nop
 8003410:	2000626c 	.word	0x2000626c

08003414 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8003414:	4b02      	ldr	r3, [pc, #8]	@ (8003420 <TIMER_IF_GetTimerValue+0xc>)
 8003416:	7818      	ldrb	r0, [r3, #0]
 8003418:	b108      	cbz	r0, 800341e <TIMER_IF_GetTimerValue+0xa>
    ret = GetTimerTicks();
 800341a:	f7ff bfdf 	b.w	80033dc <GetTimerTicks>
}
 800341e:	4770      	bx	lr
 8003420:	20006270 	.word	0x20006270

08003424 <TIMER_IF_StopTimer>:
{
 8003424:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8003426:	4b07      	ldr	r3, [pc, #28]	@ (8003444 <TIMER_IF_StopTimer+0x20>)
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8003428:	4c07      	ldr	r4, [pc, #28]	@ (8003448 <TIMER_IF_StopTimer+0x24>)
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800342a:	2201      	movs	r2, #1
 800342c:	65da      	str	r2, [r3, #92]	@ 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800342e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003432:	4620      	mov	r0, r4
 8003434:	f001 fc98 	bl	8004d68 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8003438:	f04f 33ff 	mov.w	r3, #4294967295
 800343c:	6323      	str	r3, [r4, #48]	@ 0x30
}
 800343e:	2000      	movs	r0, #0
 8003440:	bd10      	pop	{r4, pc}
 8003442:	bf00      	nop
 8003444:	40002800 	.word	0x40002800
 8003448:	20006170 	.word	0x20006170

0800344c <TIMER_IF_BkUp_Write_Seconds>:
{
 800344c:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800344e:	2100      	movs	r1, #0
 8003450:	4801      	ldr	r0, [pc, #4]	@ (8003458 <TIMER_IF_BkUp_Write_Seconds+0xc>)
 8003452:	f001 bea0 	b.w	8005196 <HAL_RTCEx_BKUPWrite>
 8003456:	bf00      	nop
 8003458:	20006170 	.word	0x20006170

0800345c <TIMER_IF_BkUp_Write_SubSeconds>:
{
 800345c:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800345e:	2101      	movs	r1, #1
 8003460:	4801      	ldr	r0, [pc, #4]	@ (8003468 <TIMER_IF_BkUp_Write_SubSeconds+0xc>)
 8003462:	f001 be98 	b.w	8005196 <HAL_RTCEx_BKUPWrite>
 8003466:	bf00      	nop
 8003468:	20006170 	.word	0x20006170

0800346c <TIMER_IF_StartTimer>:
{
 800346c:	b510      	push	{r4, lr}
 800346e:	b08c      	sub	sp, #48	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8003470:	222c      	movs	r2, #44	@ 0x2c
 8003472:	2100      	movs	r1, #0
{
 8003474:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8003476:	a801      	add	r0, sp, #4
 8003478:	f009 f82d 	bl	800c4d6 <memset>
  TIMER_IF_StopTimer();
 800347c:	f7ff ffd2 	bl	8003424 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8003480:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <TIMER_IF_StartTimer+0x48>)
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003482:	480d      	ldr	r0, [pc, #52]	@ (80034b8 <TIMER_IF_StartTimer+0x4c>)
  timeout += RtcTimerContext;
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8003488:	2300      	movs	r3, #0
 800348a:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800348c:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800348e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8003492:	43e4      	mvns	r4, r4
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8003494:	9307      	str	r3, [sp, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003496:	2201      	movs	r2, #1
  sAlarm.Alarm = RTC_ALARM_A;
 8003498:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800349c:	a901      	add	r1, sp, #4
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800349e:	9402      	str	r4, [sp, #8]
  sAlarm.Alarm = RTC_ALARM_A;
 80034a0:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80034a2:	f001 fd75 	bl	8004f90 <HAL_RTC_SetAlarm_IT>
 80034a6:	b108      	cbz	r0, 80034ac <TIMER_IF_StartTimer+0x40>
    Error_Handler();
 80034a8:	f7ff f8a0 	bl	80025ec <Error_Handler>
}
 80034ac:	2000      	movs	r0, #0
 80034ae:	b00c      	add	sp, #48	@ 0x30
 80034b0:	bd10      	pop	{r4, pc}
 80034b2:	bf00      	nop
 80034b4:	2000626c 	.word	0x2000626c
 80034b8:	20006170 	.word	0x20006170

080034bc <TIMER_IF_GetTime>:
{
 80034bc:	b538      	push	{r3, r4, r5, lr}
 80034be:	4605      	mov	r5, r0
  uint32_t timerValueLsb = GetTimerTicks();
 80034c0:	f7ff ff8c 	bl	80033dc <GetTimerTicks>
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80034c4:	2102      	movs	r1, #2
  uint32_t timerValueLsb = GetTimerTicks();
 80034c6:	4604      	mov	r4, r0
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80034c8:	4807      	ldr	r0, [pc, #28]	@ (80034e8 <TIMER_IF_GetTime+0x2c>)
 80034ca:	f001 fe6b 	bl	80051a4 <HAL_RTCEx_BKUPRead>
  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80034ce:	f3c4 0209 	ubfx	r2, r4, #0, #10
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80034d2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80034d6:	fba2 2101 	umull	r2, r1, r2, r1
 80034da:	0a92      	lsrs	r2, r2, #10
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80034dc:	0aa3      	lsrs	r3, r4, #10
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80034de:	802a      	strh	r2, [r5, #0]
}
 80034e0:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 80034e4:	bd38      	pop	{r3, r4, r5, pc}
 80034e6:	bf00      	nop
 80034e8:	20006170 	.word	0x20006170

080034ec <TIMER_IF_BkUp_Read_Seconds>:
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80034ec:	4801      	ldr	r0, [pc, #4]	@ (80034f4 <TIMER_IF_BkUp_Read_Seconds+0x8>)
 80034ee:	2100      	movs	r1, #0
 80034f0:	f001 be58 	b.w	80051a4 <HAL_RTCEx_BKUPRead>
 80034f4:	20006170 	.word	0x20006170

080034f8 <TIMER_IF_BkUp_Read_SubSeconds>:
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80034f8:	4801      	ldr	r0, [pc, #4]	@ (8003500 <TIMER_IF_BkUp_Read_SubSeconds+0x8>)
 80034fa:	2101      	movs	r1, #1
 80034fc:	f001 be52 	b.w	80051a4 <HAL_RTCEx_BKUPRead>
 8003500:	20006170 	.word	0x20006170

08003504 <TIMER_IF_Init>:
{
 8003504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (RTC_Initialized == false)
 8003506:	4d0f      	ldr	r5, [pc, #60]	@ (8003544 <TIMER_IF_Init+0x40>)
 8003508:	782e      	ldrb	r6, [r5, #0]
 800350a:	b9ce      	cbnz	r6, 8003540 <TIMER_IF_Init+0x3c>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800350c:	4c0e      	ldr	r4, [pc, #56]	@ (8003548 <TIMER_IF_Init+0x44>)
 800350e:	f04f 37ff 	mov.w	r7, #4294967295
 8003512:	6327      	str	r7, [r4, #48]	@ 0x30
    MX_RTC_Init();
 8003514:	f7ff fc62 	bl	8002ddc <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8003518:	f7ff ff84 	bl	8003424 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800351c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003520:	4620      	mov	r0, r4
 8003522:	f001 fc21 	bl	8004d68 <HAL_RTC_DeactivateAlarm>
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8003526:	4620      	mov	r0, r4
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8003528:	6327      	str	r7, [r4, #48]	@ 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800352a:	f001 fddf 	bl	80050ec <HAL_RTCEx_EnableBypassShadow>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 800352e:	4632      	mov	r2, r6
 8003530:	4620      	mov	r0, r4
 8003532:	2102      	movs	r1, #2
 8003534:	f001 fe2f 	bl	8005196 <HAL_RTCEx_BKUPWrite>
    TIMER_IF_SetTimerContext();
 8003538:	f7ff ff5a 	bl	80033f0 <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 800353c:	2301      	movs	r3, #1
 800353e:	702b      	strb	r3, [r5, #0]
}
 8003540:	2000      	movs	r0, #0
 8003542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003544:	20006270 	.word	0x20006270
 8003548:	20006170 	.word	0x20006170

0800354c <TIMER_IF_DelayMs>:
{
 800354c:	4601      	mov	r1, r0
 800354e:	b510      	push	{r4, lr}
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8003550:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003554:	2300      	movs	r3, #0
 8003556:	0280      	lsls	r0, r0, #10
 8003558:	0d89      	lsrs	r1, r1, #22
 800355a:	f7fd fe31 	bl	80011c0 <__aeabi_uldivmod>
 800355e:	4601      	mov	r1, r0
  uint32_t timeout = GetTimerTicks();
 8003560:	f7ff ff3c 	bl	80033dc <GetTimerTicks>
 8003564:	4604      	mov	r4, r0
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8003566:	f7ff ff39 	bl	80033dc <GetTimerTicks>
 800356a:	1b03      	subs	r3, r0, r4
 800356c:	428b      	cmp	r3, r1
 800356e:	d300      	bcc.n	8003572 <TIMER_IF_DelayMs+0x26>
}
 8003570:	bd10      	pop	{r4, pc}
    __NOP();
 8003572:	bf00      	nop
 8003574:	e7f7      	b.n	8003566 <TIMER_IF_DelayMs+0x1a>

08003576 <HAL_RTC_AlarmAEventCallback>:
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8003576:	f007 bfef 	b.w	800b558 <UTIL_TIMER_IRQ_Handler>
	...

0800357c <HAL_RTCEx_SSRUEventCallback>:
{
 800357c:	b510      	push	{r4, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800357e:	4c06      	ldr	r4, [pc, #24]	@ (8003598 <HAL_RTCEx_SSRUEventCallback+0x1c>)
 8003580:	2102      	movs	r1, #2
 8003582:	4620      	mov	r0, r4
 8003584:	f001 fe0e 	bl	80051a4 <HAL_RTCEx_BKUPRead>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8003588:	2102      	movs	r1, #2
 800358a:	1c42      	adds	r2, r0, #1
 800358c:	4620      	mov	r0, r4
}
 800358e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8003592:	f001 be00 	b.w	8005196 <HAL_RTCEx_BKUPWrite>
 8003596:	bf00      	nop
 8003598:	20006170 	.word	0x20006170

0800359c <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800359c:	4816      	ldr	r0, [pc, #88]	@ (80035f8 <MX_USART2_UART_Init+0x5c>)
  huart2.Init.BaudRate = 115200;
 800359e:	4a17      	ldr	r2, [pc, #92]	@ (80035fc <MX_USART2_UART_Init+0x60>)
{
 80035a0:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 115200;
 80035a2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80035a6:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80035aa:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035ac:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80035ae:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035b2:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035b6:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035ba:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart2.Init.Parity = UART_PARITY_NONE;
 80035be:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035c0:	f003 fd8f 	bl	80070e2 <HAL_UART_Init>
 80035c4:	b108      	cbz	r0, 80035ca <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 80035c6:	f7ff f811 	bl	80025ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035ca:	480b      	ldr	r0, [pc, #44]	@ (80035f8 <MX_USART2_UART_Init+0x5c>)
 80035cc:	2100      	movs	r1, #0
 80035ce:	f003 ff06 	bl	80073de <HAL_UARTEx_SetTxFifoThreshold>
 80035d2:	b108      	cbz	r0, 80035d8 <MX_USART2_UART_Init+0x3c>
  {
    Error_Handler();
 80035d4:	f7ff f80a 	bl	80025ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035d8:	4807      	ldr	r0, [pc, #28]	@ (80035f8 <MX_USART2_UART_Init+0x5c>)
 80035da:	2100      	movs	r1, #0
 80035dc:	f003 ff1f 	bl	800741e <HAL_UARTEx_SetRxFifoThreshold>
 80035e0:	b108      	cbz	r0, 80035e6 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80035e2:	f7ff f803 	bl	80025ec <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80035e6:	4804      	ldr	r0, [pc, #16]	@ (80035f8 <MX_USART2_UART_Init+0x5c>)
 80035e8:	f003 fed9 	bl	800739e <HAL_UARTEx_EnableFifoMode>
 80035ec:	b118      	cbz	r0, 80035f6 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80035f2:	f7fe bffb 	b.w	80025ec <Error_Handler>
}
 80035f6:	bd08      	pop	{r3, pc}
 80035f8:	200062d4 	.word	0x200062d4
 80035fc:	40004400 	.word	0x40004400

08003600 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003600:	b570      	push	{r4, r5, r6, lr}
 8003602:	b096      	sub	sp, #88	@ 0x58
 8003604:	4606      	mov	r6, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003606:	2214      	movs	r2, #20
 8003608:	2100      	movs	r1, #0
 800360a:	a803      	add	r0, sp, #12
 800360c:	f008 ff63 	bl	800c4d6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003610:	2238      	movs	r2, #56	@ 0x38
 8003612:	2100      	movs	r1, #0
 8003614:	a808      	add	r0, sp, #32
 8003616:	f008 ff5e 	bl	800c4d6 <memset>
  if(uartHandle->Instance==USART2)
 800361a:	6832      	ldr	r2, [r6, #0]
 800361c:	4b27      	ldr	r3, [pc, #156]	@ (80036bc <HAL_UART_MspInit+0xbc>)
 800361e:	429a      	cmp	r2, r3
 8003620:	d14a      	bne.n	80036b8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003622:	2302      	movs	r3, #2
 8003624:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003626:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003628:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800362c:	930a      	str	r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800362e:	f001 facd 	bl	8004bcc <HAL_RCCEx_PeriphCLKConfig>
 8003632:	b108      	cbz	r0, 8003638 <HAL_UART_MspInit+0x38>
    {
      Error_Handler();
 8003634:	f7fe ffda 	bl	80025ec <Error_Handler>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363c:	2500      	movs	r5, #0
 800363e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8003640:	4c1f      	ldr	r4, [pc, #124]	@ (80036c0 <HAL_UART_MspInit+0xc0>)
 8003642:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003646:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003648:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800364a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800364e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8003650:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003652:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003654:	f042 0201 	orr.w	r2, r2, #1
 8003658:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800365a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003662:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003664:	220c      	movs	r2, #12
 8003666:	2302      	movs	r3, #2
 8003668:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800366e:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003674:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003676:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800367a:	f000 fc9b 	bl	8003fb4 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800367e:	4911      	ldr	r1, [pc, #68]	@ (80036c4 <HAL_UART_MspInit+0xc4>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003680:	6225      	str	r5, [r4, #32]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003682:	2314      	movs	r3, #20
 8003684:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003688:	2310      	movs	r3, #16
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800368a:	e9c4 3502 	strd	r3, r5, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800368e:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003690:	2380      	movs	r3, #128	@ 0x80
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003692:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003696:	e9c4 5506 	strd	r5, r5, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800369a:	f000 f9c9 	bl	8003a30 <HAL_DMA_Init>
 800369e:	b108      	cbz	r0, 80036a4 <HAL_UART_MspInit+0xa4>
    {
      Error_Handler();
 80036a0:	f7fe ffa4 	bl	80025ec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80036a4:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80036a6:	67f4      	str	r4, [r6, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80036a8:	2200      	movs	r2, #0
 80036aa:	2105      	movs	r1, #5
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80036ac:	62a6      	str	r6, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80036ae:	f000 f91b 	bl	80038e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80036b2:	2025      	movs	r0, #37	@ 0x25
 80036b4:	f000 f94a 	bl	800394c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80036b8:	b016      	add	sp, #88	@ 0x58
 80036ba:	bd70      	pop	{r4, r5, r6, pc}
 80036bc:	40004400 	.word	0x40004400
 80036c0:	20006274 	.word	0x20006274
 80036c4:	40020008 	.word	0x40020008

080036c8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 80036c8:	6802      	ldr	r2, [r0, #0]
 80036ca:	4b0c      	ldr	r3, [pc, #48]	@ (80036fc <HAL_UART_MspDeInit+0x34>)
 80036cc:	429a      	cmp	r2, r3
{
 80036ce:	b510      	push	{r4, lr}
 80036d0:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART2)
 80036d2:	d112      	bne.n	80036fa <HAL_UART_MspDeInit+0x32>
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80036d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80036d8:	210c      	movs	r1, #12
 80036da:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80036dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80036e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036e6:	f000 fd11 	bl	800410c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80036ea:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80036ec:	f000 fa10 	bl	8003b10 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80036f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80036f4:	2025      	movs	r0, #37	@ 0x25
 80036f6:	f000 b937 	b.w	8003968 <HAL_NVIC_DisableIRQ>
}
 80036fa:	bd10      	pop	{r4, pc}
 80036fc:	40004400 	.word	0x40004400

08003700 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8003700:	b508      	push	{r3, lr}
 8003702:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8003704:	4601      	mov	r1, r0
 8003706:	4802      	ldr	r0, [pc, #8]	@ (8003710 <vcom_Trace_DMA+0x10>)
 8003708:	f002 fe6a 	bl	80063e0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800370c:	2000      	movs	r0, #0
 800370e:	bd08      	pop	{r3, pc}
 8003710:	200062d4 	.word	0x200062d4

08003714 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8003714:	b513      	push	{r0, r1, r4, lr}

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8003716:	4b11      	ldr	r3, [pc, #68]	@ (800375c <vcom_ReceiveInit+0x48>)

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8003718:	4c11      	ldr	r4, [pc, #68]	@ (8003760 <vcom_ReceiveInit+0x4c>)
  RxCpltCallback = RxCb;
 800371a:	6018      	str	r0, [r3, #0]
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800371c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003720:	9300      	str	r3, [sp, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8003722:	ab02      	add	r3, sp, #8
 8003724:	e913 0006 	ldmdb	r3, {r1, r2}
 8003728:	4620      	mov	r0, r4
 800372a:	f003 fddc 	bl	80072e6 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 800372e:	6823      	ldr	r3, [r4, #0]
 8003730:	69da      	ldr	r2, [r3, #28]
 8003732:	03d1      	lsls	r1, r2, #15
 8003734:	d4fc      	bmi.n	8003730 <vcom_ReceiveInit+0x1c>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	0252      	lsls	r2, r2, #9
 800373a:	d5fc      	bpl.n	8003736 <vcom_ReceiveInit+0x22>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 800373c:	689a      	ldr	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800373e:	4808      	ldr	r0, [pc, #32]	@ (8003760 <vcom_ReceiveInit+0x4c>)
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8003740:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003744:	609a      	str	r2, [r3, #8]
  HAL_UARTEx_EnableStopMode(&huart2);
 8003746:	f003 fe14 	bl	8007372 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 800374a:	4906      	ldr	r1, [pc, #24]	@ (8003764 <vcom_ReceiveInit+0x50>)
 800374c:	4804      	ldr	r0, [pc, #16]	@ (8003760 <vcom_ReceiveInit+0x4c>)
 800374e:	2201      	movs	r2, #1
 8003750:	f003 fd82 	bl	8007258 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8003754:	2000      	movs	r0, #0
 8003756:	b002      	add	sp, #8
 8003758:	bd10      	pop	{r4, pc}
 800375a:	bf00      	nop
 800375c:	20006368 	.word	0x20006368
 8003760:	200062d4 	.word	0x200062d4
 8003764:	20006370 	.word	0x20006370

08003768 <vcom_Init>:
{
 8003768:	b508      	push	{r3, lr}
  TxCpltCallback = cb;
 800376a:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <vcom_Init+0x20>)
 800376c:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 800376e:	f7fe fe1d 	bl	80023ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003772:	f7ff ff13 	bl	800359c <MX_USART2_UART_Init>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003776:	4a05      	ldr	r2, [pc, #20]	@ (800378c <vcom_Init+0x24>)
 8003778:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800377c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003780:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 8003784:	2000      	movs	r0, #0
 8003786:	bd08      	pop	{r3, pc}
 8003788:	2000636c 	.word	0x2000636c
 800378c:	58000800 	.word	0x58000800

08003790 <vcom_DeInit>:
{
 8003790:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003792:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  HAL_UART_MspDeInit(&huart2);
 8003796:	4808      	ldr	r0, [pc, #32]	@ (80037b8 <vcom_DeInit+0x28>)
 8003798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800379a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800379e:	639a      	str	r2, [r3, #56]	@ 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80037a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037a2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80037a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80037a8:	f7ff ff8e 	bl	80036c8 <HAL_UART_MspDeInit>
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80037ac:	200f      	movs	r0, #15
 80037ae:	f000 f8db 	bl	8003968 <HAL_NVIC_DisableIRQ>
}
 80037b2:	2000      	movs	r0, #0
 80037b4:	bd08      	pop	{r3, pc}
 80037b6:	bf00      	nop
 80037b8:	200062d4 	.word	0x200062d4

080037bc <HAL_UART_TxCpltCallback>:
{
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 80037bc:	6802      	ldr	r2, [r0, #0]
 80037be:	4b04      	ldr	r3, [pc, #16]	@ (80037d0 <HAL_UART_TxCpltCallback+0x14>)
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d103      	bne.n	80037cc <HAL_UART_TxCpltCallback+0x10>
  {
    TxCpltCallback(NULL);
 80037c4:	4b03      	ldr	r3, [pc, #12]	@ (80037d4 <HAL_UART_TxCpltCallback+0x18>)
 80037c6:	2000      	movs	r0, #0
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4718      	bx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	40004400 	.word	0x40004400
 80037d4:	2000636c 	.word	0x2000636c

080037d8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 80037d8:	6802      	ldr	r2, [r0, #0]
 80037da:	4b0b      	ldr	r3, [pc, #44]	@ (8003808 <HAL_UART_RxCpltCallback+0x30>)
 80037dc:	429a      	cmp	r2, r3
{
 80037de:	b510      	push	{r4, lr}
 80037e0:	4604      	mov	r4, r0
  if (huart->Instance == USART2)
 80037e2:	d10f      	bne.n	8003804 <HAL_UART_RxCpltCallback+0x2c>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80037e4:	4b09      	ldr	r3, [pc, #36]	@ (800380c <HAL_UART_RxCpltCallback+0x34>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	b12b      	cbz	r3, 80037f6 <HAL_UART_RxCpltCallback+0x1e>
 80037ea:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
 80037ee:	b912      	cbnz	r2, 80037f6 <HAL_UART_RxCpltCallback+0x1e>
    {
      RxCpltCallback(&charRx, 1, 0);
 80037f0:	4807      	ldr	r0, [pc, #28]	@ (8003810 <HAL_UART_RxCpltCallback+0x38>)
 80037f2:	2101      	movs	r1, #1
 80037f4:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80037f6:	4620      	mov	r0, r4
 80037f8:	4905      	ldr	r1, [pc, #20]	@ (8003810 <HAL_UART_RxCpltCallback+0x38>)
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80037fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80037fe:	2201      	movs	r2, #1
 8003800:	f003 bd2a 	b.w	8007258 <HAL_UART_Receive_IT>
}
 8003804:	bd10      	pop	{r4, pc}
 8003806:	bf00      	nop
 8003808:	40004400 	.word	0x40004400
 800380c:	20006368 	.word	0x20006368
 8003810:	20006370 	.word	0x20006370

08003814 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003814:	480d      	ldr	r0, [pc, #52]	@ (800384c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003816:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003818:	f7ff fd58 	bl	80032cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800381c:	480c      	ldr	r0, [pc, #48]	@ (8003850 <LoopForever+0x6>)
  ldr r1, =_edata
 800381e:	490d      	ldr	r1, [pc, #52]	@ (8003854 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003820:	4a0d      	ldr	r2, [pc, #52]	@ (8003858 <LoopForever+0xe>)
  movs r3, #0
 8003822:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003824:	e002      	b.n	800382c <LoopCopyDataInit>

08003826 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003826:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003828:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800382a:	3304      	adds	r3, #4

0800382c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800382c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800382e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003830:	d3f9      	bcc.n	8003826 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003832:	4a0a      	ldr	r2, [pc, #40]	@ (800385c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003834:	4c0a      	ldr	r4, [pc, #40]	@ (8003860 <LoopForever+0x16>)
  movs r3, #0
 8003836:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003838:	e001      	b.n	800383e <LoopFillZerobss>

0800383a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800383a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800383c:	3204      	adds	r2, #4

0800383e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800383e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003840:	d3fb      	bcc.n	800383a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003842:	f008 ff1f 	bl	800c684 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003846:	f7fe febd 	bl	80025c4 <main>

0800384a <LoopForever>:

LoopForever:
    b LoopForever
 800384a:	e7fe      	b.n	800384a <LoopForever>
  ldr   r0, =_estack
 800384c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003850:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003854:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8003858:	08010418 	.word	0x08010418
  ldr r2, =_sbss
 800385c:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8003860:	200096d0 	.word	0x200096d0

08003864 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003864:	e7fe      	b.n	8003864 <ADC_IRQHandler>
	...

08003868 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003868:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800386a:	2003      	movs	r0, #3
 800386c:	f000 f82a 	bl	80038c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003870:	f000 fdde 	bl	8004430 <HAL_RCC_GetHCLKFreq>
 8003874:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <HAL_Init+0x28>)
 8003876:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003878:	200f      	movs	r0, #15
 800387a:	f7ff fcad 	bl	80031d8 <HAL_InitTick>
 800387e:	4604      	mov	r4, r0
 8003880:	b918      	cbnz	r0, 800388a <HAL_Init+0x22>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003882:	f7ff fb79 	bl	8002f78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8003886:	4620      	mov	r0, r4
 8003888:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800388a:	2401      	movs	r4, #1
 800388c:	e7fb      	b.n	8003886 <HAL_Init+0x1e>
 800388e:	bf00      	nop
 8003890:	2000007c 	.word	0x2000007c

08003894 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003894:	4a02      	ldr	r2, [pc, #8]	@ (80038a0 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8003896:	6853      	ldr	r3, [r2, #4]
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  LL_DBGMCU_EnableDBGSleepMode();
}
 800389e:	4770      	bx	lr
 80038a0:	e0042000 	.word	0xe0042000

080038a4 <HAL_DBGMCU_EnableDBGStopMode>:
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80038a4:	4a02      	ldr	r2, [pc, #8]	@ (80038b0 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 80038a6:	6853      	ldr	r3, [r2, #4]
 80038a8:	f043 0302 	orr.w	r3, r3, #2
 80038ac:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  LL_DBGMCU_EnableDBGStopMode();
}
 80038ae:	4770      	bx	lr
 80038b0:	e0042000 	.word	0xe0042000

080038b4 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80038b4:	4a02      	ldr	r2, [pc, #8]	@ (80038c0 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 80038b6:	6853      	ldr	r3, [r2, #4]
 80038b8:	f043 0304 	orr.w	r3, r3, #4
 80038bc:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  LL_DBGMCU_EnableDBGStandbyMode();
}
 80038be:	4770      	bx	lr
 80038c0:	e0042000 	.word	0xe0042000

080038c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c4:	4907      	ldr	r1, [pc, #28]	@ (80038e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80038c6:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038cc:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ce:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038d4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80038e0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80038e2:	4770      	bx	lr
 80038e4:	e000ed00 	.word	0xe000ed00

080038e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038e8:	4b16      	ldr	r3, [pc, #88]	@ (8003944 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038ea:	b530      	push	{r4, r5, lr}
 80038ec:	68dc      	ldr	r4, [r3, #12]
 80038ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	bf28      	it	cs
 80038fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003900:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003904:	bf8c      	ite	hi
 8003906:	3c03      	subhi	r4, #3
 8003908:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800390a:	fa05 f303 	lsl.w	r3, r5, r3
 800390e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003912:	40a5      	lsls	r5, r4
 8003914:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003918:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800391a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800391c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003920:	bfac      	ite	ge
 8003922:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003926:	4a08      	ldrlt	r2, [pc, #32]	@ (8003948 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003928:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392c:	bfb8      	it	lt
 800392e:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003932:	b2db      	uxtb	r3, r3
 8003934:	bfaa      	itet	ge
 8003936:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393c:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003940:	bd30      	pop	{r4, r5, pc}
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00
 8003948:	e000ed14 	.word	0xe000ed14

0800394c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800394c:	2800      	cmp	r0, #0
 800394e:	db07      	blt.n	8003960 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003950:	4a04      	ldr	r2, [pc, #16]	@ (8003964 <HAL_NVIC_EnableIRQ+0x18>)
 8003952:	0941      	lsrs	r1, r0, #5
 8003954:	2301      	movs	r3, #1
 8003956:	f000 001f 	and.w	r0, r0, #31
 800395a:	4083      	lsls	r3, r0
 800395c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	e000e100 	.word	0xe000e100

08003968 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003968:	2800      	cmp	r0, #0
 800396a:	db0c      	blt.n	8003986 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800396c:	0943      	lsrs	r3, r0, #5
 800396e:	4906      	ldr	r1, [pc, #24]	@ (8003988 <HAL_NVIC_DisableIRQ+0x20>)
 8003970:	f000 001f 	and.w	r0, r0, #31
 8003974:	3320      	adds	r3, #32
 8003976:	2201      	movs	r2, #1
 8003978:	4082      	lsls	r2, r0
 800397a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800397e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003982:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003986:	4770      	bx	lr
 8003988:	e000e100 	.word	0xe000e100

0800398c <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 800398c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003990:	4905      	ldr	r1, [pc, #20]	@ (80039a8 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003992:	4b06      	ldr	r3, [pc, #24]	@ (80039ac <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003994:	68ca      	ldr	r2, [r1, #12]
 8003996:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800399a:	4313      	orrs	r3, r2
 800399c:	60cb      	str	r3, [r1, #12]
 800399e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80039a2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80039a4:	e7fd      	b.n	80039a2 <HAL_NVIC_SystemReset+0x16>
 80039a6:	bf00      	nop
 80039a8:	e000ed00 	.word	0xe000ed00
 80039ac:	05fa0004 	.word	0x05fa0004

080039b0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039b0:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039b2:	e9d0 4513 	ldrd	r4, r5, [r0, #76]	@ 0x4c
 80039b6:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 80039b8:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80039ba:	b114      	cbz	r4, 80039c2 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039bc:	e9d0 4516 	ldrd	r4, r5, [r0, #88]	@ 0x58
 80039c0:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039c2:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
 80039c6:	f004 061c 	and.w	r6, r4, #28
 80039ca:	2401      	movs	r4, #1
 80039cc:	40b4      	lsls	r4, r6
 80039ce:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039d0:	6804      	ldr	r4, [r0, #0]
 80039d2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039d4:	6883      	ldr	r3, [r0, #8]
 80039d6:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039d8:	bf0b      	itete	eq
 80039da:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80039dc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80039de:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80039e0:	60e2      	strne	r2, [r4, #12]
  }
}
 80039e2:	bd70      	pop	{r4, r5, r6, pc}

080039e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80039e4:	6802      	ldr	r2, [r0, #0]
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80039e6:	6c41      	ldr	r1, [r0, #68]	@ 0x44

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80039e8:	b2d3      	uxtb	r3, r2
{
 80039ea:	b510      	push	{r4, lr}
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80039ec:	3b08      	subs	r3, #8
 80039ee:	2414      	movs	r4, #20
 80039f0:	fbb3 f3f4 	udiv	r3, r3, r4
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80039f4:	4c0b      	ldr	r4, [pc, #44]	@ (8003a24 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 80039f6:	42a2      	cmp	r2, r4
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80039f8:	bf88      	it	hi
 80039fa:	4a0b      	ldrhi	r2, [pc, #44]	@ (8003a28 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80039fc:	f021 0103 	bic.w	r1, r1, #3
 8003a00:	bf99      	ittee	ls
 8003a02:	f101 4280 	addls.w	r2, r1, #1073741824	@ 0x40000000
 8003a06:	f502 3202 	addls.w	r2, r2, #133120	@ 0x20800
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003a0a:	1852      	addhi	r2, r2, r1

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8003a0c:	3307      	addhi	r3, #7
 8003a0e:	6482      	str	r2, [r0, #72]	@ 0x48
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a10:	4a06      	ldr	r2, [pc, #24]	@ (8003a2c <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8003a12:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003a14:	f003 031f 	and.w	r3, r3, #31
 8003a18:	2201      	movs	r2, #1
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8003a20:	bd10      	pop	{r4, pc}
 8003a22:	bf00      	nop
 8003a24:	40020407 	.word	0x40020407
 8003a28:	4002081c 	.word	0x4002081c
 8003a2c:	40020880 	.word	0x40020880

08003a30 <HAL_DMA_Init>:
{
 8003a30:	b538      	push	{r3, r4, r5, lr}
  if (hdma == NULL)
 8003a32:	2800      	cmp	r0, #0
 8003a34:	d05a      	beq.n	8003aec <HAL_DMA_Init+0xbc>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a36:	6802      	ldr	r2, [r0, #0]
 8003a38:	4b2d      	ldr	r3, [pc, #180]	@ (8003af0 <HAL_DMA_Init+0xc0>)
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	f04f 0114 	mov.w	r1, #20
 8003a40:	d848      	bhi.n	8003ad4 <HAL_DMA_Init+0xa4>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a42:	4b2c      	ldr	r3, [pc, #176]	@ (8003af4 <HAL_DMA_Init+0xc4>)
 8003a44:	4413      	add	r3, r2
 8003a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a4a:	492b      	ldr	r1, [pc, #172]	@ (8003af8 <HAL_DMA_Init+0xc8>)
 8003a4c:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8003a4e:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a52:	2302      	movs	r3, #2
 8003a54:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a58:	6813      	ldr	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003a5a:	6905      	ldr	r5, [r0, #16]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a5c:	f36f 130e 	bfc	r3, #4, #11
 8003a60:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003a62:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 8003a66:	4323      	orrs	r3, r4
 8003a68:	432b      	orrs	r3, r5
 8003a6a:	6945      	ldr	r5, [r0, #20]
 8003a6c:	6811      	ldr	r1, [r2, #0]
 8003a6e:	432b      	orrs	r3, r5
 8003a70:	6985      	ldr	r5, [r0, #24]
 8003a72:	432b      	orrs	r3, r5
 8003a74:	69c5      	ldr	r5, [r0, #28]
 8003a76:	432b      	orrs	r3, r5
 8003a78:	6a05      	ldr	r5, [r0, #32]
 8003a7a:	432b      	orrs	r3, r5
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a80:	f7ff ffb0 	bl	80039e4 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a84:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a88:	bf04      	itt	eq
 8003a8a:	2300      	moveq	r3, #0
 8003a8c:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a8e:	6843      	ldr	r3, [r0, #4]
 8003a90:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003a92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a96:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a98:	e9d0 1413 	ldrd	r1, r4, [r0, #76]	@ 0x4c
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003aa0:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003aa2:	d81e      	bhi.n	8003ae2 <HAL_DMA_Init+0xb2>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003aa4:	4b15      	ldr	r3, [pc, #84]	@ (8003afc <HAL_DMA_Init+0xcc>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003aa6:	4916      	ldr	r1, [pc, #88]	@ (8003b00 <HAL_DMA_Init+0xd0>)
 8003aa8:	6581      	str	r1, [r0, #88]	@ 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003aae:	2101      	movs	r1, #1
 8003ab0:	3a01      	subs	r2, #1
 8003ab2:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ab6:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ab8:	6543      	str	r3, [r0, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003aba:	65c2      	str	r2, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003abc:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003abe:	4b11      	ldr	r3, [pc, #68]	@ (8003b04 <HAL_DMA_Init+0xd4>)
 8003ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ac2:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003ac4:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ac6:	63c3      	str	r3, [r0, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8003ac8:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8003acc:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 8003ad0:	4618      	mov	r0, r3
}
 8003ad2:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8003b08 <HAL_DMA_Init+0xd8>)
 8003ad6:	4413      	add	r3, r2
 8003ad8:	fbb3 f3f1 	udiv	r3, r3, r1
 8003adc:	490b      	ldr	r1, [pc, #44]	@ (8003b0c <HAL_DMA_Init+0xdc>)
 8003ade:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8003ae0:	e7b5      	b.n	8003a4e <HAL_DMA_Init+0x1e>
    hdma->DMAmuxRequestGen = NULL;
 8003ae2:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = NULL;
 8003ae4:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ae8:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8003aea:	e7ea      	b.n	8003ac2 <HAL_DMA_Init+0x92>
    return HAL_ERROR;
 8003aec:	2001      	movs	r0, #1
 8003aee:	e7f0      	b.n	8003ad2 <HAL_DMA_Init+0xa2>
 8003af0:	40020407 	.word	0x40020407
 8003af4:	bffdfff8 	.word	0xbffdfff8
 8003af8:	40020000 	.word	0x40020000
 8003afc:	1000823f 	.word	0x1000823f
 8003b00:	40020940 	.word	0x40020940
 8003b04:	40020900 	.word	0x40020900
 8003b08:	bffdfbf8 	.word	0xbffdfbf8
 8003b0c:	40020400 	.word	0x40020400

08003b10 <HAL_DMA_DeInit>:
{
 8003b10:	b538      	push	{r3, r4, r5, lr}
  if (NULL == hdma)
 8003b12:	2800      	cmp	r0, #0
 8003b14:	d041      	beq.n	8003b9a <HAL_DMA_DeInit+0x8a>
  __HAL_DMA_DISABLE(hdma);
 8003b16:	6802      	ldr	r2, [r0, #0]
 8003b18:	6813      	ldr	r3, [r2, #0]
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003b20:	4b1f      	ldr	r3, [pc, #124]	@ (8003ba0 <HAL_DMA_DeInit+0x90>)
 8003b22:	429a      	cmp	r2, r3
 8003b24:	f04f 0114 	mov.w	r1, #20
 8003b28:	d830      	bhi.n	8003b8c <HAL_DMA_DeInit+0x7c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba4 <HAL_DMA_DeInit+0x94>)
 8003b2c:	4413      	add	r3, r2
 8003b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b32:	491d      	ldr	r1, [pc, #116]	@ (8003ba8 <HAL_DMA_DeInit+0x98>)
 8003b34:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8003b36:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b3a:	2401      	movs	r4, #1
 8003b3c:	f003 031c 	and.w	r3, r3, #28
 8003b40:	fa04 f303 	lsl.w	r3, r4, r3
  hdma->Instance->CCR = 0U;
 8003b44:	2500      	movs	r5, #0
 8003b46:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b48:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003b4a:	f7ff ff4b 	bl	80039e4 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 8003b4e:	6c83      	ldr	r3, [r0, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b50:	6841      	ldr	r1, [r0, #4]
  hdma->DMAmuxChannel->CCR = 0U;
 8003b52:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b54:	e9d0 3213 	ldrd	r3, r2, [r0, #76]	@ 0x4c
 8003b58:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b5a:	1e4a      	subs	r2, r1, #1
 8003b5c:	2a03      	cmp	r2, #3
 8003b5e:	d806      	bhi.n	8003b6e <HAL_DMA_DeInit+0x5e>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b60:	4b12      	ldr	r3, [pc, #72]	@ (8003bac <HAL_DMA_DeInit+0x9c>)
 8003b62:	440b      	add	r3, r1
 8003b64:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003b66:	4094      	lsls	r4, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b68:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b6a:	4b11      	ldr	r3, [pc, #68]	@ (8003bb0 <HAL_DMA_DeInit+0xa0>)
 8003b6c:	645c      	str	r4, [r3, #68]	@ 0x44
  hdma->DMAmuxRequestGen = NULL;
 8003b6e:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b70:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hdma->DMAmuxRequestGenStatus = NULL;
 8003b72:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
  hdma->XferHalfCpltCallback = NULL;
 8003b76:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  hdma->XferAbortCallback = NULL;
 8003b7a:	e9c0 330d 	strd	r3, r3, [r0, #52]	@ 0x34
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b7e:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hdma->State = HAL_DMA_STATE_RESET;
 8003b80:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 8003b84:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  return HAL_OK;
 8003b88:	4618      	mov	r0, r3
}
 8003b8a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b8c:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <HAL_DMA_DeInit+0xa4>)
 8003b8e:	4413      	add	r3, r2
 8003b90:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b94:	4908      	ldr	r1, [pc, #32]	@ (8003bb8 <HAL_DMA_DeInit+0xa8>)
 8003b96:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8003b98:	e7cd      	b.n	8003b36 <HAL_DMA_DeInit+0x26>
    return HAL_ERROR;
 8003b9a:	2001      	movs	r0, #1
 8003b9c:	e7f5      	b.n	8003b8a <HAL_DMA_DeInit+0x7a>
 8003b9e:	bf00      	nop
 8003ba0:	40020407 	.word	0x40020407
 8003ba4:	bffdfff8 	.word	0xbffdfff8
 8003ba8:	40020000 	.word	0x40020000
 8003bac:	1000823f 	.word	0x1000823f
 8003bb0:	40020900 	.word	0x40020900
 8003bb4:	bffdfbf8 	.word	0xbffdfbf8
 8003bb8:	40020400 	.word	0x40020400

08003bbc <HAL_DMA_Start_IT>:
{
 8003bbc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8003bbe:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 8003bc2:	2d01      	cmp	r5, #1
{
 8003bc4:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003bc6:	d03b      	beq.n	8003c40 <HAL_DMA_Start_IT+0x84>
  if (hdma->State == HAL_DMA_STATE_READY)
 8003bc8:	f890 6025 	ldrb.w	r6, [r0, #37]	@ 0x25
  __HAL_LOCK(hdma);
 8003bcc:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8003bce:	42ae      	cmp	r6, r5
  __HAL_LOCK(hdma);
 8003bd0:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 8003bd4:	f04f 0600 	mov.w	r6, #0
 8003bd8:	d12c      	bne.n	8003c34 <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bda:	2502      	movs	r5, #2
 8003bdc:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    __HAL_DMA_DISABLE(hdma);
 8003be0:	6805      	ldr	r5, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003be2:	63c6      	str	r6, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003be4:	682e      	ldr	r6, [r5, #0]
 8003be6:	f026 0601 	bic.w	r6, r6, #1
 8003bea:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bec:	f7ff fee0 	bl	80039b0 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8003bf0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003bf2:	b1bb      	cbz	r3, 8003c24 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bf4:	682b      	ldr	r3, [r5, #0]
 8003bf6:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bfa:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003bfc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c02:	bf42      	ittt	mi
 8003c04:	681a      	ldrmi	r2, [r3, #0]
 8003c06:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 8003c0a:	601a      	strmi	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8003c0c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003c0e:	b11b      	cbz	r3, 8003c18 <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c16:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c20:	2000      	movs	r0, #0
}
 8003c22:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c24:	682b      	ldr	r3, [r5, #0]
 8003c26:	f023 0304 	bic.w	r3, r3, #4
 8003c2a:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c2c:	682b      	ldr	r3, [r5, #0]
 8003c2e:	f043 030a 	orr.w	r3, r3, #10
 8003c32:	e7e2      	b.n	8003bfa <HAL_DMA_Start_IT+0x3e>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003c34:	2380      	movs	r3, #128	@ 0x80
 8003c36:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003c38:	f880 6024 	strb.w	r6, [r0, #36]	@ 0x24
    status = HAL_ERROR;
 8003c3c:	4628      	mov	r0, r5
 8003c3e:	e7f0      	b.n	8003c22 <HAL_DMA_Start_IT+0x66>
  __HAL_LOCK(hdma);
 8003c40:	2002      	movs	r0, #2
 8003c42:	e7ee      	b.n	8003c22 <HAL_DMA_Start_IT+0x66>

08003c44 <HAL_DMA_Abort>:
  if (NULL == hdma)
 8003c44:	4603      	mov	r3, r0
 8003c46:	b140      	cbz	r0, 8003c5a <HAL_DMA_Abort+0x16>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c48:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8003c4c:	2a02      	cmp	r2, #2
 8003c4e:	d006      	beq.n	8003c5e <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c50:	2204      	movs	r2, #4
 8003c52:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003c54:	2200      	movs	r2, #0
 8003c56:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c5e:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c60:	6c80      	ldr	r0, [r0, #72]	@ 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c62:	6811      	ldr	r1, [r2, #0]
 8003c64:	f021 010e 	bic.w	r1, r1, #14
 8003c68:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c6a:	6801      	ldr	r1, [r0, #0]
 8003c6c:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8003c70:	6001      	str	r1, [r0, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c72:	6811      	ldr	r1, [r2, #0]
 8003c74:	f021 0101 	bic.w	r1, r1, #1
 8003c78:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c7a:	e9d3 0210 	ldrd	r0, r2, [r3, #64]	@ 0x40
 8003c7e:	f002 011c 	and.w	r1, r2, #28
 8003c82:	2201      	movs	r2, #1
 8003c84:	408a      	lsls	r2, r1
 8003c86:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c88:	e9d3 2113 	ldrd	r2, r1, [r3, #76]	@ 0x4c
 8003c8c:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8003c8e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c90:	b132      	cbz	r2, 8003ca0 <HAL_DMA_Abort+0x5c>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c92:	6811      	ldr	r1, [r2, #0]
 8003c94:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8003c98:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c9a:	e9d3 2116 	ldrd	r2, r1, [r3, #88]	@ 0x58
 8003c9e:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003ca0:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8003ca2:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003ca4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8003ca8:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
}
 8003cac:	4770      	bx	lr

08003cae <HAL_DMA_Abort_IT>:
{
 8003cae:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003cb0:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d003      	beq.n	8003cc0 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb8:	2304      	movs	r3, #4
 8003cba:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8003cbc:	2001      	movs	r0, #1
}
 8003cbe:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cc0:	6803      	ldr	r3, [r0, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	f022 020e 	bic.w	r2, r2, #14
 8003cc8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	f022 0201 	bic.w	r2, r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cd2:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8003cd4:	6813      	ldr	r3, [r2, #0]
 8003cd6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cda:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003cdc:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	@ 0x40
 8003ce0:	f003 021c 	and.w	r2, r3, #28
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	4093      	lsls	r3, r2
 8003ce8:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cea:	e9d0 3213 	ldrd	r3, r2, [r0, #76]	@ 0x4c
 8003cee:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8003cf0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003cf2:	b133      	cbz	r3, 8003d02 <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cfa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cfc:	e9d0 3216 	ldrd	r3, r2, [r0, #88]	@ 0x58
 8003d00:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8003d08:	2300      	movs	r3, #0
 8003d0a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 8003d0e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003d10:	b103      	cbz	r3, 8003d14 <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8003d12:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003d14:	2000      	movs	r0, #0
 8003d16:	e7d2      	b.n	8003cbe <HAL_DMA_Abort_IT+0x10>

08003d18 <HAL_DMA_IRQHandler>:
{
 8003d18:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d1a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d1c:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8003d1e:	6803      	ldr	r3, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d20:	6826      	ldr	r6, [r4, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003d22:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d24:	f002 021c 	and.w	r2, r2, #28
 8003d28:	2104      	movs	r1, #4
 8003d2a:	4091      	lsls	r1, r2
 8003d2c:	4231      	tst	r1, r6
 8003d2e:	d00f      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x38>
 8003d30:	f015 0f04 	tst.w	r5, #4
 8003d34:	d00c      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x38>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d3a:	bf5e      	ittt	pl
 8003d3c:	681a      	ldrpl	r2, [r3, #0]
 8003d3e:	f022 0204 	bicpl.w	r2, r2, #4
 8003d42:	601a      	strpl	r2, [r3, #0]
      if (hdma->XferHalfCpltCallback != NULL)
 8003d44:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003d46:	6061      	str	r1, [r4, #4]
    if (hdma->XferErrorCallback != NULL)
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d033      	beq.n	8003db4 <HAL_DMA_IRQHandler+0x9c>
}
 8003d4c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003d4e:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003d50:	2102      	movs	r1, #2
 8003d52:	4091      	lsls	r1, r2
 8003d54:	4231      	tst	r1, r6
 8003d56:	d017      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x70>
 8003d58:	f015 0f02 	tst.w	r5, #2
 8003d5c:	d014      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	0694      	lsls	r4, r2, #26
 8003d62:	d406      	bmi.n	8003d72 <HAL_DMA_IRQHandler+0x5a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	f022 020a 	bic.w	r2, r2, #10
 8003d6a:	601a      	str	r2, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003d72:	4a11      	ldr	r2, [pc, #68]	@ (8003db8 <HAL_DMA_IRQHandler+0xa0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	bf8c      	ite	hi
 8003d78:	4b10      	ldrhi	r3, [pc, #64]	@ (8003dbc <HAL_DMA_IRQHandler+0xa4>)
 8003d7a:	4b11      	ldrls	r3, [pc, #68]	@ (8003dc0 <HAL_DMA_IRQHandler+0xa8>)
 8003d7c:	6059      	str	r1, [r3, #4]
      __HAL_UNLOCK(hdma);
 8003d7e:	2300      	movs	r3, #0
 8003d80:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
      if (hdma->XferCpltCallback != NULL)
 8003d84:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003d86:	e7df      	b.n	8003d48 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003d88:	2108      	movs	r1, #8
 8003d8a:	4091      	lsls	r1, r2
 8003d8c:	4231      	tst	r1, r6
 8003d8e:	d011      	beq.n	8003db4 <HAL_DMA_IRQHandler+0x9c>
 8003d90:	0729      	lsls	r1, r5, #28
 8003d92:	d50f      	bpl.n	8003db4 <HAL_DMA_IRQHandler+0x9c>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d94:	6819      	ldr	r1, [r3, #0]
 8003d96:	f021 010e 	bic.w	r1, r1, #14
 8003d9a:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	fa03 f202 	lsl.w	r2, r3, r2
 8003da2:	6062      	str	r2, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003da4:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003da6:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8003daa:	2300      	movs	r3, #0
 8003dac:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 8003db0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003db2:	e7c9      	b.n	8003d48 <HAL_DMA_IRQHandler+0x30>
}
 8003db4:	bc70      	pop	{r4, r5, r6}
 8003db6:	4770      	bx	lr
 8003db8:	40020080 	.word	0x40020080
 8003dbc:	40020400 	.word	0x40020400
 8003dc0:	40020000 	.word	0x40020000

08003dc4 <FLASH_Program_Fast>:

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <FLASH_Program_Fast+0x2c>)
 8003dc6:	6953      	ldr	r3, [r2, #20]
 8003dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
{
 8003dcc:	b530      	push	{r4, r5, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003dce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dd0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003dd4:	b672      	cpsid	i
}
 8003dd6:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003dd8:	58cd      	ldr	r5, [r1, r3]
 8003dda:	50c5      	str	r5, [r0, r3]
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
 8003ddc:	3304      	adds	r3, #4
 8003dde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003de2:	d1f9      	bne.n	8003dd8 <FLASH_Program_Fast+0x14>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8003de4:	6913      	ldr	r3, [r2, #16]
 8003de6:	03db      	lsls	r3, r3, #15
 8003de8:	d4fc      	bmi.n	8003de4 <FLASH_Program_Fast+0x20>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dea:	f384 8810 	msr	PRIMASK, r4
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8003dee:	bd30      	pop	{r4, r5, pc}
 8003df0:	58004000 	.word	0x58004000

08003df4 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003df4:	4b06      	ldr	r3, [pc, #24]	@ (8003e10 <HAL_FLASH_Unlock+0x1c>)
 8003df6:	695a      	ldr	r2, [r3, #20]
 8003df8:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003dfa:	bfbf      	itttt	lt
 8003dfc:	4a05      	ldrlt	r2, [pc, #20]	@ (8003e14 <HAL_FLASH_Unlock+0x20>)
 8003dfe:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e00:	f102 3288 	addlt.w	r2, r2, #2290649224	@ 0x88888888
 8003e04:	609a      	strlt	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003e06:	bfba      	itte	lt
 8003e08:	6958      	ldrlt	r0, [r3, #20]
 8003e0a:	0fc0      	lsrlt	r0, r0, #31
  HAL_StatusTypeDef status = HAL_OK;
 8003e0c:	2000      	movge	r0, #0
}
 8003e0e:	4770      	bx	lr
 8003e10:	58004000 	.word	0x58004000
 8003e14:	45670123 	.word	0x45670123

08003e18 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003e18:	4b04      	ldr	r3, [pc, #16]	@ (8003e2c <HAL_FLASH_Lock+0x14>)
 8003e1a:	695a      	ldr	r2, [r3, #20]
 8003e1c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003e20:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8003e22:	6958      	ldr	r0, [r3, #20]
}
 8003e24:	43c0      	mvns	r0, r0
 8003e26:	0fc0      	lsrs	r0, r0, #31
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	58004000 	.word	0x58004000

08003e30 <FLASH_WaitForLastOperation>:
{
 8003e30:	b570      	push	{r4, r5, r6, lr}
 8003e32:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8003e34:	f7ff f9d2 	bl	80031dc <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003e38:	4e12      	ldr	r6, [pc, #72]	@ (8003e84 <FLASH_WaitForLastOperation+0x54>)
  uint32_t tickstart = HAL_GetTick();
 8003e3a:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003e3c:	6933      	ldr	r3, [r6, #16]
 8003e3e:	03d9      	lsls	r1, r3, #15
 8003e40:	d413      	bmi.n	8003e6a <FLASH_WaitForLastOperation+0x3a>
  error = FLASH->SR;
 8003e42:	6933      	ldr	r3, [r6, #16]
  if ((error & FLASH_FLAG_EOP) != 0U)
 8003e44:	07da      	lsls	r2, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e46:	bf44      	itt	mi
 8003e48:	2201      	movmi	r2, #1
 8003e4a:	6132      	strmi	r2, [r6, #16]
  error &= FLASH_FLAG_SR_ERRORS;
 8003e4c:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  __HAL_FLASH_CLEAR_FLAG(error);
 8003e50:	4013      	ands	r3, r2
 8003e52:	d111      	bne.n	8003e78 <FLASH_WaitForLastOperation+0x48>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8003e54:	4e0b      	ldr	r6, [pc, #44]	@ (8003e84 <FLASH_WaitForLastOperation+0x54>)
 8003e56:	6930      	ldr	r0, [r6, #16]
 8003e58:	f410 2080 	ands.w	r0, r0, #262144	@ 0x40000
 8003e5c:	d00b      	beq.n	8003e76 <FLASH_WaitForLastOperation+0x46>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8003e5e:	f7ff f9bd 	bl	80031dc <HAL_GetTick>
 8003e62:	1b00      	subs	r0, r0, r4
 8003e64:	42a8      	cmp	r0, r5
 8003e66:	d3f6      	bcc.n	8003e56 <FLASH_WaitForLastOperation+0x26>
 8003e68:	e004      	b.n	8003e74 <FLASH_WaitForLastOperation+0x44>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8003e6a:	f7ff f9b7 	bl	80031dc <HAL_GetTick>
 8003e6e:	1b00      	subs	r0, r0, r4
 8003e70:	42a8      	cmp	r0, r5
 8003e72:	d3e3      	bcc.n	8003e3c <FLASH_WaitForLastOperation+0xc>
      return HAL_TIMEOUT;
 8003e74:	2003      	movs	r0, #3
}
 8003e76:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_FLASH_CLEAR_FLAG(error);
 8003e78:	4a02      	ldr	r2, [pc, #8]	@ (8003e84 <FLASH_WaitForLastOperation+0x54>)
 8003e7a:	6113      	str	r3, [r2, #16]
    pFlash.ErrorCode = error;
 8003e7c:	4a02      	ldr	r2, [pc, #8]	@ (8003e88 <FLASH_WaitForLastOperation+0x58>)
    return HAL_ERROR;
 8003e7e:	2001      	movs	r0, #1
    pFlash.ErrorCode = error;
 8003e80:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 8003e82:	e7f8      	b.n	8003e76 <FLASH_WaitForLastOperation+0x46>
 8003e84:	58004000 	.word	0x58004000
 8003e88:	20006374 	.word	0x20006374

08003e8c <HAL_FLASH_Program>:
{
 8003e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8003e90:	4d18      	ldr	r5, [pc, #96]	@ (8003ef4 <HAL_FLASH_Program+0x68>)
{
 8003e92:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8003e94:	782b      	ldrb	r3, [r5, #0]
 8003e96:	2b01      	cmp	r3, #1
{
 8003e98:	4606      	mov	r6, r0
 8003e9a:	460c      	mov	r4, r1
 8003e9c:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 8003e9e:	d026      	beq.n	8003eee <HAL_FLASH_Program+0x62>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	702b      	strb	r3, [r5, #0]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003ea4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	606b      	str	r3, [r5, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003eac:	f7ff ffc0 	bl	8003e30 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8003eb0:	b9a0      	cbnz	r0, 8003edc <HAL_FLASH_Program+0x50>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003eb2:	2e01      	cmp	r6, #1
 8003eb4:	d116      	bne.n	8003ee4 <HAL_FLASH_Program+0x58>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003eb6:	4a10      	ldr	r2, [pc, #64]	@ (8003ef8 <HAL_FLASH_Program+0x6c>)
 8003eb8:	6953      	ldr	r3, [r2, #20]
 8003eba:	f043 0301 	orr.w	r3, r3, #1
 8003ebe:	6153      	str	r3, [r2, #20]
  *(uint32_t *)Address = (uint32_t)Data;
 8003ec0:	6027      	str	r7, [r4, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003ec2:	f3bf 8f6f 	isb	sy
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8003ec6:	f8c4 8004 	str.w	r8, [r4, #4]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003eca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003ece:	f7ff ffaf 	bl	8003e30 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8003ed2:	4a09      	ldr	r2, [pc, #36]	@ (8003ef8 <HAL_FLASH_Program+0x6c>)
 8003ed4:	6953      	ldr	r3, [r2, #20]
 8003ed6:	ea23 0306 	bic.w	r3, r3, r6
 8003eda:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8003edc:	2300      	movs	r3, #0
 8003ede:	702b      	strb	r3, [r5, #0]
}
 8003ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003ee4:	4639      	mov	r1, r7
 8003ee6:	4620      	mov	r0, r4
 8003ee8:	f7ff ff6c 	bl	8003dc4 <FLASH_Program_Fast>
 8003eec:	e7ed      	b.n	8003eca <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8003eee:	2002      	movs	r0, #2
 8003ef0:	e7f6      	b.n	8003ee0 <HAL_FLASH_Program+0x54>
 8003ef2:	bf00      	nop
 8003ef4:	20006374 	.word	0x20006374
 8003ef8:	58004000 	.word	0x58004000

08003efc <FLASH_PageErase>:

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8003efc:	4a05      	ldr	r2, [pc, #20]	@ (8003f14 <FLASH_PageErase+0x18>)
 8003efe:	6953      	ldr	r3, [r2, #20]
 8003f00:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8003f04:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
 8003f08:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8003f0c:	f040 0002 	orr.w	r0, r0, #2
 8003f10:	6150      	str	r0, [r2, #20]
#endif
}
 8003f12:	4770      	bx	lr
 8003f14:	58004000 	.word	0x58004000

08003f18 <HAL_FLASHEx_Erase>:
{
 8003f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8003f1c:	4f23      	ldr	r7, [pc, #140]	@ (8003fac <HAL_FLASHEx_Erase+0x94>)
 8003f1e:	783b      	ldrb	r3, [r7, #0]
 8003f20:	2b01      	cmp	r3, #1
{
 8003f22:	4605      	mov	r5, r0
 8003f24:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8003f26:	d03f      	beq.n	8003fa8 <HAL_FLASHEx_Erase+0x90>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	703b      	strb	r3, [r7, #0]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f30:	2300      	movs	r3, #0
 8003f32:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f34:	f7ff ff7c 	bl	8003e30 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8003f38:	4604      	mov	r4, r0
 8003f3a:	b988      	cbnz	r0, 8003f60 <HAL_FLASHEx_Erase+0x48>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003f3c:	682b      	ldr	r3, [r5, #0]
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d113      	bne.n	8003f6a <HAL_FLASHEx_Erase+0x52>
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8003f42:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb0 <HAL_FLASHEx_Erase+0x98>)
 8003f44:	6953      	ldr	r3, [r2, #20]
 8003f46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f4a:	f043 0304 	orr.w	r3, r3, #4
 8003f4e:	6153      	str	r3, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003f54:	f7ff ff6c 	bl	8003e30 <FLASH_WaitForLastOperation>
 8003f58:	4604      	mov	r4, r0
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <HAL_FLASHEx_Erase+0x98>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8003f5e:	681b      	ldr	r3, [r3, #0]
  __HAL_UNLOCK(&pFlash);
 8003f60:	2300      	movs	r3, #0
 8003f62:	703b      	strb	r3, [r7, #0]
}
 8003f64:	4620      	mov	r0, r4
 8003f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      *PageError = 0xFFFFFFFFU;
 8003f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f6e:	f8c8 3000 	str.w	r3, [r8]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8003f72:	686e      	ldr	r6, [r5, #4]
 8003f74:	e9d5 3201 	ldrd	r3, r2, [r5, #4]
 8003f78:	4413      	add	r3, r2
 8003f7a:	42b3      	cmp	r3, r6
 8003f7c:	d90a      	bls.n	8003f94 <HAL_FLASHEx_Erase+0x7c>
        FLASH_PageErase(index);
 8003f7e:	4630      	mov	r0, r6
 8003f80:	f7ff ffbc 	bl	8003efc <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f84:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003f88:	f7ff ff52 	bl	8003e30 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8003f8c:	b150      	cbz	r0, 8003fa4 <HAL_FLASHEx_Erase+0x8c>
          *PageError = index;
 8003f8e:	f8c8 6000 	str.w	r6, [r8]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f92:	4604      	mov	r4, r0
static void FLASH_AcknowledgePageErase(void)
{
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003f94:	4a06      	ldr	r2, [pc, #24]	@ (8003fb0 <HAL_FLASHEx_Erase+0x98>)
 8003f96:	6953      	ldr	r3, [r2, #20]
 8003f98:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8003f9c:	f023 0302 	bic.w	r3, r3, #2
 8003fa0:	6153      	str	r3, [r2, #20]
#endif
}
 8003fa2:	e7da      	b.n	8003f5a <HAL_FLASHEx_Erase+0x42>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8003fa4:	3601      	adds	r6, #1
 8003fa6:	e7e5      	b.n	8003f74 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8003fa8:	2402      	movs	r4, #2
 8003faa:	e7db      	b.n	8003f64 <HAL_FLASHEx_Erase+0x4c>
 8003fac:	20006374 	.word	0x20006374
 8003fb0:	58004000 	.word	0x58004000

08003fb4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fb8:	4c52      	ldr	r4, [pc, #328]	@ (8004104 <HAL_GPIO_Init+0x150>)
  uint32_t position = 0x00u;
 8003fba:	2300      	movs	r3, #0
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fbc:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fc0:	680a      	ldr	r2, [r1, #0]
 8003fc2:	fa32 f503 	lsrs.w	r5, r2, r3
 8003fc6:	d101      	bne.n	8003fcc <HAL_GPIO_Init+0x18>
      }
    }

    position++;
  }
}
 8003fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fcc:	2501      	movs	r5, #1
 8003fce:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8003fd2:	ea18 0202 	ands.w	r2, r8, r2
 8003fd6:	f000 808e 	beq.w	80040f6 <HAL_GPIO_Init+0x142>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fda:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fdc:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fde:	f006 0503 	and.w	r5, r6, #3
 8003fe2:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fe6:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fea:	1e6f      	subs	r7, r5, #1
 8003fec:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fee:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ff2:	d832      	bhi.n	800405a <HAL_GPIO_Init+0xa6>
        temp = GPIOx->OSPEEDR;
 8003ff4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ff6:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ffa:	68cf      	ldr	r7, [r1, #12]
 8003ffc:	fa07 f70e 	lsl.w	r7, r7, lr
 8004000:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8004004:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8004006:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004008:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800400c:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8004010:	409f      	lsls	r7, r3
 8004012:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8004016:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8004018:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800401a:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800401e:	688f      	ldr	r7, [r1, #8]
 8004020:	fa07 f70e 	lsl.w	r7, r7, lr
 8004024:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004028:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 800402a:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800402c:	d117      	bne.n	800405e <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 800402e:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8004032:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004036:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800403a:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800403e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8004042:	fa09 fb0a 	lsl.w	fp, r9, sl
 8004046:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800404a:	690f      	ldr	r7, [r1, #16]
 800404c:	fa07 f70a 	lsl.w	r7, r7, sl
 8004050:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8004054:	f8c8 7020 	str.w	r7, [r8, #32]
 8004058:	e001      	b.n	800405e <HAL_GPIO_Init+0xaa>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800405a:	2d03      	cmp	r5, #3
 800405c:	d1dc      	bne.n	8004018 <HAL_GPIO_Init+0x64>
      temp = GPIOx->MODER;
 800405e:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004060:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004064:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004068:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800406a:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800406e:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004070:	d041      	beq.n	80040f6 <HAL_GPIO_Init+0x142>
        temp = SYSCFG->EXTICR[position >> 2u];
 8004072:	f023 0703 	bic.w	r7, r3, #3
 8004076:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 800407a:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800407e:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8004082:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004084:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004088:	f04f 0e07 	mov.w	lr, #7
 800408c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004090:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004094:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004098:	d02f      	beq.n	80040fa <HAL_GPIO_Init+0x146>
 800409a:	4d1b      	ldr	r5, [pc, #108]	@ (8004108 <HAL_GPIO_Init+0x154>)
 800409c:	42a8      	cmp	r0, r5
 800409e:	d02e      	beq.n	80040fe <HAL_GPIO_Init+0x14a>
 80040a0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80040a4:	42a8      	cmp	r0, r5
 80040a6:	bf14      	ite	ne
 80040a8:	2507      	movne	r5, #7
 80040aa:	2502      	moveq	r5, #2
 80040ac:	fa05 f50c 	lsl.w	r5, r5, ip
 80040b0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040b4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 80040b6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80040b8:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80040ba:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 80040be:	bf0c      	ite	eq
 80040c0:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80040c2:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 80040c4:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 80040c6:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040c8:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 80040cc:	bf0c      	ite	eq
 80040ce:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80040d0:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 80040d2:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 80040d4:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040d8:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~(iocurrent);
 80040dc:	bf0c      	ite	eq
 80040de:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80040e0:	4315      	orrne	r5, r2
        EXTI->IMR1 = temp;
 80040e2:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
        temp = EXTI->EMR1;
 80040e6:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040ea:	03b6      	lsls	r6, r6, #14
        temp &= ~(iocurrent);
 80040ec:	bf54      	ite	pl
 80040ee:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80040f0:	4315      	orrmi	r5, r2
        EXTI->EMR1 = temp;
 80040f2:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
    position++;
 80040f6:	3301      	adds	r3, #1
 80040f8:	e762      	b.n	8003fc0 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040fa:	2500      	movs	r5, #0
 80040fc:	e7d6      	b.n	80040ac <HAL_GPIO_Init+0xf8>
 80040fe:	2501      	movs	r5, #1
 8004100:	e7d4      	b.n	80040ac <HAL_GPIO_Init+0xf8>
 8004102:	bf00      	nop
 8004104:	58000800 	.word	0x58000800
 8004108:	48000400 	.word	0x48000400

0800410c <HAL_GPIO_DeInit>:
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800410c:	4a37      	ldr	r2, [pc, #220]	@ (80041ec <HAL_GPIO_DeInit+0xe0>)
{
 800410e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
 8004112:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004114:	f04f 0a01 	mov.w	sl, #1
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004118:	f04f 0b07 	mov.w	fp, #7
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800411c:	f04f 090f 	mov.w	r9, #15
  while ((GPIO_Pin >> position) != 0x00u)
 8004120:	fa31 f403 	lsrs.w	r4, r1, r3
 8004124:	d101      	bne.n	800412a <HAL_GPIO_DeInit+0x1e>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
    }

    position++;
  }
}
 8004126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 800412a:	fa0a fc03 	lsl.w	ip, sl, r3
    if (iocurrent != 0x00u)
 800412e:	ea1c 0601 	ands.w	r6, ip, r1
 8004132:	d054      	beq.n	80041de <HAL_GPIO_DeInit+0xd2>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8004134:	f023 0403 	bic.w	r4, r3, #3
 8004138:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 800413c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004140:	f003 0703 	and.w	r7, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8004144:	68a5      	ldr	r5, [r4, #8]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004146:	00bf      	lsls	r7, r7, #2
 8004148:	fa0b f807 	lsl.w	r8, fp, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800414c:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004150:	ea08 0e05 	and.w	lr, r8, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004154:	d045      	beq.n	80041e2 <HAL_GPIO_DeInit+0xd6>
 8004156:	4d26      	ldr	r5, [pc, #152]	@ (80041f0 <HAL_GPIO_DeInit+0xe4>)
 8004158:	42a8      	cmp	r0, r5
 800415a:	d044      	beq.n	80041e6 <HAL_GPIO_DeInit+0xda>
 800415c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004160:	42a8      	cmp	r0, r5
 8004162:	bf14      	ite	ne
 8004164:	2507      	movne	r5, #7
 8004166:	2502      	moveq	r5, #2
 8004168:	40bd      	lsls	r5, r7
 800416a:	4575      	cmp	r5, lr
 800416c:	d117      	bne.n	800419e <HAL_GPIO_DeInit+0x92>
        EXTI->IMR1 &= ~(iocurrent);
 800416e:	f8d2 5080 	ldr.w	r5, [r2, #128]	@ 0x80
 8004172:	ea25 0506 	bic.w	r5, r5, r6
 8004176:	f8c2 5080 	str.w	r5, [r2, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800417a:	f8d2 5084 	ldr.w	r5, [r2, #132]	@ 0x84
 800417e:	ea25 0506 	bic.w	r5, r5, r6
 8004182:	f8c2 5084 	str.w	r5, [r2, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8004186:	6815      	ldr	r5, [r2, #0]
 8004188:	ea25 0506 	bic.w	r5, r5, r6
 800418c:	6015      	str	r5, [r2, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800418e:	6855      	ldr	r5, [r2, #4]
 8004190:	ea25 0506 	bic.w	r5, r5, r6
 8004194:	6055      	str	r5, [r2, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004196:	68a5      	ldr	r5, [r4, #8]
 8004198:	ea25 0508 	bic.w	r5, r5, r8
 800419c:	60a5      	str	r5, [r4, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800419e:	6805      	ldr	r5, [r0, #0]
 80041a0:	2603      	movs	r6, #3
 80041a2:	005c      	lsls	r4, r3, #1
 80041a4:	fa06 f404 	lsl.w	r4, r6, r4
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80041a8:	fa23 f606 	lsr.w	r6, r3, r6
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80041ac:	4325      	orrs	r5, r4
 80041ae:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80041b2:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80041b4:	f003 0507 	and.w	r5, r3, #7
 80041b8:	6a37      	ldr	r7, [r6, #32]
 80041ba:	00ad      	lsls	r5, r5, #2
 80041bc:	fa09 f505 	lsl.w	r5, r9, r5
 80041c0:	ea27 0705 	bic.w	r7, r7, r5
 80041c4:	6237      	str	r7, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80041c6:	6885      	ldr	r5, [r0, #8]
 80041c8:	ea25 0504 	bic.w	r5, r5, r4
 80041cc:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80041ce:	6845      	ldr	r5, [r0, #4]
 80041d0:	ea25 050c 	bic.w	r5, r5, ip
 80041d4:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041d6:	68c5      	ldr	r5, [r0, #12]
 80041d8:	ea25 0404 	bic.w	r4, r5, r4
 80041dc:	60c4      	str	r4, [r0, #12]
    position++;
 80041de:	3301      	adds	r3, #1
 80041e0:	e79e      	b.n	8004120 <HAL_GPIO_DeInit+0x14>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80041e2:	2500      	movs	r5, #0
 80041e4:	e7c0      	b.n	8004168 <HAL_GPIO_DeInit+0x5c>
 80041e6:	2501      	movs	r5, #1
 80041e8:	e7be      	b.n	8004168 <HAL_GPIO_DeInit+0x5c>
 80041ea:	bf00      	nop
 80041ec:	58000800 	.word	0x58000800
 80041f0:	48000400 	.word	0x48000400

080041f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041f4:	b10a      	cbz	r2, 80041fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041f6:	6181      	str	r1, [r0, #24]
 80041f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041fa:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80041fc:	4770      	bx	lr

080041fe <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80041fe:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004200:	ea01 0203 	and.w	r2, r1, r3
 8004204:	ea21 0103 	bic.w	r1, r1, r3
 8004208:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800420c:	6181      	str	r1, [r0, #24]
}
 800420e:	4770      	bx	lr

08004210 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004210:	4a04      	ldr	r2, [pc, #16]	@ (8004224 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8004212:	68d1      	ldr	r1, [r2, #12]
 8004214:	4201      	tst	r1, r0
{
 8004216:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004218:	d002      	beq.n	8004220 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800421a:	60d0      	str	r0, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800421c:	f7fd fefa 	bl	8002014 <HAL_GPIO_EXTI_Callback>
  }
}
 8004220:	bd08      	pop	{r3, pc}
 8004222:	bf00      	nop
 8004224:	58000800 	.word	0x58000800

08004228 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004228:	4a02      	ldr	r2, [pc, #8]	@ (8004234 <HAL_PWR_EnableBkUpAccess+0xc>)
 800422a:	6813      	ldr	r3, [r2, #0]
 800422c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004230:	6013      	str	r3, [r2, #0]
}
 8004232:	4770      	bx	lr
 8004234:	58000400 	.word	0x58000400

08004238 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8004238:	4b02      	ldr	r3, [pc, #8]	@ (8004244 <HAL_PWREx_GetVoltageRange+0xc>)
 800423a:	6818      	ldr	r0, [r3, #0]
}
 800423c:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	58000400 	.word	0x58000400

08004248 <LL_RCC_HSE_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004248:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800424c:	6818      	ldr	r0, [r3, #0]
}
 800424e:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8004252:	4770      	bx	lr

08004254 <LL_RCC_MSI_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004258:	6818      	ldr	r0, [r3, #0]
}
 800425a:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800425e:	4770      	bx	lr

08004260 <LL_RCC_MSI_SetCalibTrimming>:
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004260:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004264:	6853      	ldr	r3, [r2, #4]
 8004266:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800426a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800426e:	6053      	str	r3, [r2, #4]
}
 8004270:	4770      	bx	lr

08004272 <LL_RCC_PLL_IsReady>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004276:	6818      	ldr	r0, [r3, #0]
}
 8004278:	f3c0 6040 	ubfx	r0, r0, #25, #1
 800427c:	4770      	bx	lr
	...

08004280 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004280:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004282:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8004286:	4a2c      	ldr	r2, [pc, #176]	@ (8004338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004288:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800428c:	f3c0 1003 	ubfx	r0, r0, #4, #4
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
 8004298:	4a28      	ldr	r2, [pc, #160]	@ (800433c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800429e:	fbb4 f4f3 	udiv	r4, r4, r3

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80042a2:	f7ff ffc9 	bl	8004238 <HAL_PWREx_GetVoltageRange>

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80042a6:	4b26      	ldr	r3, [pc, #152]	@ (8004340 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80042a8:	4605      	mov	r5, r0
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80042aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042ae:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80042b2:	ab04      	add	r3, sp, #16
 80042b4:	e903 0007 	stmdb	r3, {r0, r1, r2}
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042b8:	d010      	beq.n	80042dc <RCC_SetFlashLatencyFromMSIRange+0x5c>
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80042ba:	4b22      	ldr	r3, [pc, #136]	@ (8004344 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80042bc:	429c      	cmp	r4, r3
 80042be:	d318      	bcc.n	80042f2 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80042c0:	f503 03b7 	add.w	r3, r3, #5996544	@ 0x5b8000
 80042c4:	f603 537f 	addw	r3, r3, #3455	@ 0xd7f
 80042c8:	429c      	cmp	r4, r3
 80042ca:	d929      	bls.n	8004320 <RCC_SetFlashLatencyFromMSIRange+0xa0>
 80042cc:	f503 1374 	add.w	r3, r3, #3997696	@ 0x3d0000
 80042d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80042d4:	429c      	cmp	r4, r3
 80042d6:	d825      	bhi.n	8004324 <RCC_SetFlashLatencyFromMSIRange+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80042d8:	2302      	movs	r3, #2
 80042da:	e00b      	b.n	80042f4 <RCC_SetFlashLatencyFromMSIRange+0x74>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80042dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004348 <RCC_SetFlashLatencyFromMSIRange+0xc8>)
 80042de:	429c      	cmp	r4, r3
 80042e0:	d907      	bls.n	80042f2 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80042e2:	4b1a      	ldr	r3, [pc, #104]	@ (800434c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80042e4:	429c      	cmp	r4, r3
 80042e6:	d91b      	bls.n	8004320 <RCC_SetFlashLatencyFromMSIRange+0xa0>
 80042e8:	f503 0337 	add.w	r3, r3, #11993088	@ 0xb70000
 80042ec:	f503 53d8 	add.w	r3, r3, #6912	@ 0x1b00
 80042f0:	e7f0      	b.n	80042d4 <RCC_SetFlashLatencyFromMSIRange+0x54>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80042f2:	2300      	movs	r3, #0
      {
        latency = FLASH_LATENCY_RANGE[index];
 80042f4:	aa04      	add	r2, sp, #16
 80042f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80042fa:	f853 4c0c 	ldr.w	r4, [r3, #-12]
        break;
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042fe:	4d14      	ldr	r5, [pc, #80]	@ (8004350 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8004300:	682b      	ldr	r3, [r5, #0]
 8004302:	f023 0307 	bic.w	r3, r3, #7
 8004306:	4323      	orrs	r3, r4
 8004308:	602b      	str	r3, [r5, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800430a:	f7fe ff67 	bl	80031dc <HAL_GetTick>
 800430e:	4606      	mov	r6, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004310:	682b      	ldr	r3, [r5, #0]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	429c      	cmp	r4, r3
 8004318:	d106      	bne.n	8004328 <RCC_SetFlashLatencyFromMSIRange+0xa8>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800431a:	2000      	movs	r0, #0
}
 800431c:	b004      	add	sp, #16
 800431e:	bd70      	pop	{r4, r5, r6, pc}
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004320:	2301      	movs	r3, #1
 8004322:	e7e7      	b.n	80042f4 <RCC_SetFlashLatencyFromMSIRange+0x74>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004324:	2400      	movs	r4, #0
 8004326:	e7ea      	b.n	80042fe <RCC_SetFlashLatencyFromMSIRange+0x7e>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004328:	f7fe ff58 	bl	80031dc <HAL_GetTick>
 800432c:	1b80      	subs	r0, r0, r6
 800432e:	2802      	cmp	r0, #2
 8004330:	d9ee      	bls.n	8004310 <RCC_SetFlashLatencyFromMSIRange+0x90>
      return HAL_TIMEOUT;
 8004332:	2003      	movs	r0, #3
 8004334:	e7f2      	b.n	800431c <RCC_SetFlashLatencyFromMSIRange+0x9c>
 8004336:	bf00      	nop
 8004338:	0800fd94 	.word	0x0800fd94
 800433c:	0800fdf4 	.word	0x0800fdf4
 8004340:	0800f8f8 	.word	0x0800f8f8
 8004344:	006acfc0 	.word	0x006acfc0
 8004348:	0121eabf 	.word	0x0121eabf
 800434c:	0234933f 	.word	0x0234933f
 8004350:	58004000 	.word	0x58004000

08004354 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
{
 8004358:	b510      	push	{r4, lr}
 800435a:	689a      	ldr	r2, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800435c:	68d9      	ldr	r1, [r3, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800435e:	f012 020c 	ands.w	r2, r2, #12
 8004362:	d005      	beq.n	8004370 <HAL_RCC_GetSysClockFreq+0x1c>
 8004364:	2a0c      	cmp	r2, #12
 8004366:	d14a      	bne.n	80043fe <HAL_RCC_GetSysClockFreq+0xaa>
 8004368:	f001 0303 	and.w	r3, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800436c:	2b01      	cmp	r3, #1
 800436e:	d150      	bne.n	8004412 <HAL_RCC_GetSysClockFreq+0xbe>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8004370:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004374:	482b      	ldr	r0, [pc, #172]	@ (8004424 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004376:	680b      	ldr	r3, [r1, #0]
 8004378:	f013 0308 	ands.w	r3, r3, #8
 800437c:	d006      	beq.n	800438c <HAL_RCC_GetSysClockFreq+0x38>
 800437e:	680b      	ldr	r3, [r1, #0]
 8004380:	f013 0308 	ands.w	r3, r3, #8
 8004384:	d137      	bne.n	80043f6 <HAL_RCC_GetSysClockFreq+0xa2>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8004386:	f8d1 1094 	ldr.w	r1, [r1, #148]	@ 0x94
 800438a:	e007      	b.n	800439c <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800438c:	680c      	ldr	r4, [r1, #0]
 800438e:	0724      	lsls	r4, r4, #28
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8004390:	bf56      	itet	pl
 8004392:	f8d1 3094 	ldrpl.w	r3, [r1, #148]	@ 0x94
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8004396:	6809      	ldrmi	r1, [r1, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8004398:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 800439c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  uint32_t sysclockfreq = 0U;
 80043a0:	2a00      	cmp	r2, #0
 80043a2:	bf0c      	ite	eq
 80043a4:	4618      	moveq	r0, r3
 80043a6:	2000      	movne	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80043a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80043ac:	688a      	ldr	r2, [r1, #8]
 80043ae:	f002 020c 	and.w	r2, r2, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043b2:	2a0c      	cmp	r2, #12
 80043b4:	d11e      	bne.n	80043f4 <HAL_RCC_GetSysClockFreq+0xa0>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80043b6:	68ca      	ldr	r2, [r1, #12]
 80043b8:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80043bc:	2a02      	cmp	r2, #2
 80043be:	d02e      	beq.n	800441e <HAL_RCC_GetSysClockFreq+0xca>
 80043c0:	2a03      	cmp	r2, #3
 80043c2:	d106      	bne.n	80043d2 <HAL_RCC_GetSysClockFreq+0x7e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80043c4:	680b      	ldr	r3, [r1, #0]
          pllinputfreq = HSE_VALUE;
 80043c6:	4a18      	ldr	r2, [pc, #96]	@ (8004428 <HAL_RCC_GetSysClockFreq+0xd4>)
 80043c8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80043cc:	4b17      	ldr	r3, [pc, #92]	@ (800442c <HAL_RCC_GetSysClockFreq+0xd8>)
 80043ce:	bf08      	it	eq
 80043d0:	4613      	moveq	r3, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80043d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80043d6:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80043d8:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80043da:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80043dc:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80043e0:	4358      	muls	r0, r3
 80043e2:	f3c1 1302 	ubfx	r3, r1, #4, #3
 80043e6:	3301      	adds	r3, #1
 80043e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80043ec:	0f53      	lsrs	r3, r2, #29
 80043ee:	3301      	adds	r3, #1
 80043f0:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80043f4:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80043f6:	680b      	ldr	r3, [r1, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80043f8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80043fc:	e7ce      	b.n	800439c <HAL_RCC_GetSysClockFreq+0x48>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043fe:	2a04      	cmp	r2, #4
 8004400:	d00a      	beq.n	8004418 <HAL_RCC_GetSysClockFreq+0xc4>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004402:	2a08      	cmp	r2, #8
 8004404:	d105      	bne.n	8004412 <HAL_RCC_GetSysClockFreq+0xbe>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f413 1380 	ands.w	r3, r3, #1048576	@ 0x100000
 800440c:	d104      	bne.n	8004418 <HAL_RCC_GetSysClockFreq+0xc4>
      sysclockfreq = HSE_VALUE;
 800440e:	4806      	ldr	r0, [pc, #24]	@ (8004428 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004410:	e7ca      	b.n	80043a8 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msifreq = 0U;
 8004412:	2300      	movs	r3, #0
  uint32_t sysclockfreq = 0U;
 8004414:	4618      	mov	r0, r3
 8004416:	e7c7      	b.n	80043a8 <HAL_RCC_GetSysClockFreq+0x54>
    sysclockfreq = HSI_VALUE;
 8004418:	4804      	ldr	r0, [pc, #16]	@ (800442c <HAL_RCC_GetSysClockFreq+0xd8>)
  uint32_t msifreq = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	e7c4      	b.n	80043a8 <HAL_RCC_GetSysClockFreq+0x54>
        pllinputfreq = HSI_VALUE;
 800441e:	4b03      	ldr	r3, [pc, #12]	@ (800442c <HAL_RCC_GetSysClockFreq+0xd8>)
 8004420:	e7d7      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x7e>
 8004422:	bf00      	nop
 8004424:	0800fd94 	.word	0x0800fd94
 8004428:	01e84800 	.word	0x01e84800
 800442c:	00f42400 	.word	0x00f42400

08004430 <HAL_RCC_GetHCLKFreq>:
{
 8004430:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004432:	f7ff ff8f 	bl	8004354 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800443a:	4a04      	ldr	r2, [pc, #16]	@ (800444c <HAL_RCC_GetHCLKFreq+0x1c>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004446:	fbb0 f0f3 	udiv	r0, r0, r3
 800444a:	bd08      	pop	{r3, pc}
 800444c:	0800fdf4 	.word	0x0800fdf4

08004450 <HAL_RCC_OscConfig>:
{
 8004450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCC_OscInitStruct == NULL)
 8004454:	4604      	mov	r4, r0
 8004456:	2800      	cmp	r0, #0
 8004458:	d053      	beq.n	8004502 <HAL_RCC_OscConfig+0xb2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800445a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800445e:	689d      	ldr	r5, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004460:	68de      	ldr	r6, [r3, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004462:	6803      	ldr	r3, [r0, #0]
 8004464:	069b      	lsls	r3, r3, #26
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004466:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800446a:	f006 0603 	and.w	r6, r6, #3
 800446e:	d568      	bpl.n	8004542 <HAL_RCC_OscConfig+0xf2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004470:	6a02      	ldr	r2, [r0, #32]
 8004472:	b11d      	cbz	r5, 800447c <HAL_RCC_OscConfig+0x2c>
 8004474:	2d0c      	cmp	r5, #12
 8004476:	d146      	bne.n	8004506 <HAL_RCC_OscConfig+0xb6>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004478:	2e01      	cmp	r6, #1
 800447a:	d144      	bne.n	8004506 <HAL_RCC_OscConfig+0xb6>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800447c:	2a00      	cmp	r2, #0
 800447e:	d040      	beq.n	8004502 <HAL_RCC_OscConfig+0xb2>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004480:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004484:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	0717      	lsls	r7, r2, #28
 800448a:	bf56      	itet	pl
 800448c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 8004490:	681b      	ldrmi	r3, [r3, #0]
 8004492:	091b      	lsrpl	r3, r3, #4
 8004494:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004498:	4299      	cmp	r1, r3
 800449a:	d91f      	bls.n	80044dc <HAL_RCC_OscConfig+0x8c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800449c:	4608      	mov	r0, r1
 800449e:	f7ff feef 	bl	8004280 <RCC_SetFlashLatencyFromMSIRange>
 80044a2:	2800      	cmp	r0, #0
 80044a4:	d12d      	bne.n	8004502 <HAL_RCC_OscConfig+0xb2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044aa:	6813      	ldr	r3, [r2, #0]
 80044ac:	f043 0308 	orr.w	r3, r3, #8
 80044b0:	6013      	str	r3, [r2, #0]
 80044b2:	6813      	ldr	r3, [r2, #0]
 80044b4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80044b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044ba:	430b      	orrs	r3, r1
 80044bc:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044be:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80044c0:	f7ff fece 	bl	8004260 <LL_RCC_MSI_SetCalibTrimming>
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80044c4:	f7ff ffb4 	bl	8004430 <HAL_RCC_GetHCLKFreq>
 80044c8:	4bab      	ldr	r3, [pc, #684]	@ (8004778 <HAL_RCC_OscConfig+0x328>)
 80044ca:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80044cc:	4bab      	ldr	r3, [pc, #684]	@ (800477c <HAL_RCC_OscConfig+0x32c>)
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	f7fe fe82 	bl	80031d8 <HAL_InitTick>
        if (status != HAL_OK)
 80044d4:	2800      	cmp	r0, #0
 80044d6:	d034      	beq.n	8004542 <HAL_RCC_OscConfig+0xf2>
}
 80044d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044e0:	6813      	ldr	r3, [r2, #0]
 80044e2:	f043 0308 	orr.w	r3, r3, #8
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	6813      	ldr	r3, [r2, #0]
 80044ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044ee:	430b      	orrs	r3, r1
 80044f0:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044f2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80044f4:	f7ff feb4 	bl	8004260 <LL_RCC_MSI_SetCalibTrimming>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044f8:	4608      	mov	r0, r1
 80044fa:	f7ff fec1 	bl	8004280 <RCC_SetFlashLatencyFromMSIRange>
 80044fe:	2800      	cmp	r0, #0
 8004500:	d0e0      	beq.n	80044c4 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 8004502:	2001      	movs	r0, #1
 8004504:	e7e8      	b.n	80044d8 <HAL_RCC_OscConfig+0x88>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004506:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800450a:	2a00      	cmp	r2, #0
 800450c:	d054      	beq.n	80045b8 <HAL_RCC_OscConfig+0x168>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	f042 0201 	orr.w	r2, r2, #1
 8004514:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004516:	f7fe fe61 	bl	80031dc <HAL_GetTick>
 800451a:	4607      	mov	r7, r0
        while (LL_RCC_MSI_IsReady() == 0U)
 800451c:	f7ff fe9a 	bl	8004254 <LL_RCC_MSI_IsReady>
 8004520:	2800      	cmp	r0, #0
 8004522:	d042      	beq.n	80045aa <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004524:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004528:	6813      	ldr	r3, [r2, #0]
 800452a:	f043 0308 	orr.w	r3, r3, #8
 800452e:	6013      	str	r3, [r2, #0]
 8004530:	6813      	ldr	r3, [r2, #0]
 8004532:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004534:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004538:	430b      	orrs	r3, r1
 800453a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800453c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800453e:	f7ff fe8f 	bl	8004260 <LL_RCC_MSI_SetCalibTrimming>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	07d8      	lsls	r0, r3, #31
 8004546:	d448      	bmi.n	80045da <HAL_RCC_OscConfig+0x18a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	0799      	lsls	r1, r3, #30
 800454c:	f100 808c 	bmi.w	8004668 <HAL_RCC_OscConfig+0x218>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004550:	6823      	ldr	r3, [r4, #0]
 8004552:	071e      	lsls	r6, r3, #28
 8004554:	f140 80fa 	bpl.w	800474c <HAL_RCC_OscConfig+0x2fc>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004558:	69a3      	ldr	r3, [r4, #24]
 800455a:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	f000 80e1 	beq.w	8004726 <HAL_RCC_OscConfig+0x2d6>
      uint32_t csr_temp = RCC->CSR;
 8004564:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8004568:	69e1      	ldr	r1, [r4, #28]
 800456a:	f003 0210 	and.w	r2, r3, #16
 800456e:	4291      	cmp	r1, r2
 8004570:	f000 80c4 	beq.w	80046fc <HAL_RCC_OscConfig+0x2ac>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004574:	f003 0203 	and.w	r2, r3, #3
 8004578:	2a02      	cmp	r2, #2
 800457a:	d0c2      	beq.n	8004502 <HAL_RCC_OscConfig+0xb2>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800457c:	07d8      	lsls	r0, r3, #31
 800457e:	f140 80b3 	bpl.w	80046e8 <HAL_RCC_OscConfig+0x298>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8004582:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
          tickstart = HAL_GetTick();
 800458e:	f7fe fe25 	bl	80031dc <HAL_GetTick>
 8004592:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8004594:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004598:	0799      	lsls	r1, r3, #30
 800459a:	f140 80a5 	bpl.w	80046e8 <HAL_RCC_OscConfig+0x298>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800459e:	f7fe fe1d 	bl	80031dc <HAL_GetTick>
 80045a2:	1bc3      	subs	r3, r0, r7
 80045a4:	2b11      	cmp	r3, #17
 80045a6:	d9f5      	bls.n	8004594 <HAL_RCC_OscConfig+0x144>
 80045a8:	e004      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045aa:	f7fe fe17 	bl	80031dc <HAL_GetTick>
 80045ae:	1bc0      	subs	r0, r0, r7
 80045b0:	2802      	cmp	r0, #2
 80045b2:	d9b3      	bls.n	800451c <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 80045b4:	2003      	movs	r0, #3
 80045b6:	e78f      	b.n	80044d8 <HAL_RCC_OscConfig+0x88>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80045c0:	f7fe fe0c 	bl	80031dc <HAL_GetTick>
 80045c4:	4607      	mov	r7, r0
        while (LL_RCC_MSI_IsReady() != 0U)
 80045c6:	f7ff fe45 	bl	8004254 <LL_RCC_MSI_IsReady>
 80045ca:	2800      	cmp	r0, #0
 80045cc:	d0b9      	beq.n	8004542 <HAL_RCC_OscConfig+0xf2>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045ce:	f7fe fe05 	bl	80031dc <HAL_GetTick>
 80045d2:	1bc0      	subs	r0, r0, r7
 80045d4:	2802      	cmp	r0, #2
 80045d6:	d9f6      	bls.n	80045c6 <HAL_RCC_OscConfig+0x176>
 80045d8:	e7ec      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80045da:	2d08      	cmp	r5, #8
 80045dc:	d003      	beq.n	80045e6 <HAL_RCC_OscConfig+0x196>
 80045de:	2d0c      	cmp	r5, #12
 80045e0:	d105      	bne.n	80045ee <HAL_RCC_OscConfig+0x19e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045e2:	2e03      	cmp	r6, #3
 80045e4:	d103      	bne.n	80045ee <HAL_RCC_OscConfig+0x19e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80045e6:	6863      	ldr	r3, [r4, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1ad      	bne.n	8004548 <HAL_RCC_OscConfig+0xf8>
 80045ec:	e789      	b.n	8004502 <HAL_RCC_OscConfig+0xb2>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80045ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045f2:	68a1      	ldr	r1, [r4, #8]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80045fa:	430a      	orrs	r2, r1
 80045fc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045fe:	6862      	ldr	r2, [r4, #4]
 8004600:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8004604:	d110      	bne.n	8004628 <HAL_RCC_OscConfig+0x1d8>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800460c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800460e:	f7fe fde5 	bl	80031dc <HAL_GetTick>
 8004612:	4607      	mov	r7, r0
        while (LL_RCC_HSE_IsReady() == 0U)
 8004614:	f7ff fe18 	bl	8004248 <LL_RCC_HSE_IsReady>
 8004618:	2800      	cmp	r0, #0
 800461a:	d195      	bne.n	8004548 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800461c:	f7fe fdde 	bl	80031dc <HAL_GetTick>
 8004620:	1bc0      	subs	r0, r0, r7
 8004622:	2864      	cmp	r0, #100	@ 0x64
 8004624:	d9f6      	bls.n	8004614 <HAL_RCC_OscConfig+0x1c4>
 8004626:	e7c5      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004628:	f5b2 1f04 	cmp.w	r2, #2162688	@ 0x210000
 800462c:	d104      	bne.n	8004638 <HAL_RCC_OscConfig+0x1e8>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	e7e6      	b.n	8004606 <HAL_RCC_OscConfig+0x1b6>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004638:	6819      	ldr	r1, [r3, #0]
 800463a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800463e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004640:	6819      	ldr	r1, [r3, #0]
 8004642:	f421 1100 	bic.w	r1, r1, #2097152	@ 0x200000
 8004646:	6019      	str	r1, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004648:	2a00      	cmp	r2, #0
 800464a:	d1e0      	bne.n	800460e <HAL_RCC_OscConfig+0x1be>
        tickstart = HAL_GetTick();
 800464c:	f7fe fdc6 	bl	80031dc <HAL_GetTick>
 8004650:	4607      	mov	r7, r0
        while (LL_RCC_HSE_IsReady() != 0U)
 8004652:	f7ff fdf9 	bl	8004248 <LL_RCC_HSE_IsReady>
 8004656:	2800      	cmp	r0, #0
 8004658:	f43f af76 	beq.w	8004548 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800465c:	f7fe fdbe 	bl	80031dc <HAL_GetTick>
 8004660:	1bc0      	subs	r0, r0, r7
 8004662:	2864      	cmp	r0, #100	@ 0x64
 8004664:	d9f5      	bls.n	8004652 <HAL_RCC_OscConfig+0x202>
 8004666:	e7a5      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004668:	2d04      	cmp	r5, #4
 800466a:	6923      	ldr	r3, [r4, #16]
 800466c:	d003      	beq.n	8004676 <HAL_RCC_OscConfig+0x226>
 800466e:	2d0c      	cmp	r5, #12
 8004670:	d10e      	bne.n	8004690 <HAL_RCC_OscConfig+0x240>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004672:	2e02      	cmp	r6, #2
 8004674:	d10c      	bne.n	8004690 <HAL_RCC_OscConfig+0x240>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004676:	2b00      	cmp	r3, #0
 8004678:	f43f af43 	beq.w	8004502 <HAL_RCC_OscConfig+0xb2>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800467c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004680:	6961      	ldr	r1, [r4, #20]
 8004682:	6853      	ldr	r3, [r2, #4]
 8004684:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004688:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800468c:	6053      	str	r3, [r2, #4]
}
 800468e:	e75f      	b.n	8004550 <HAL_RCC_OscConfig+0x100>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004690:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004694:	b1bb      	cbz	r3, 80046c6 <HAL_RCC_OscConfig+0x276>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004696:	6833      	ldr	r3, [r6, #0]
 8004698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800469c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800469e:	f7fe fd9d 	bl	80031dc <HAL_GetTick>
 80046a2:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80046a4:	6833      	ldr	r3, [r6, #0]
 80046a6:	055a      	lsls	r2, r3, #21
 80046a8:	d405      	bmi.n	80046b6 <HAL_RCC_OscConfig+0x266>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046aa:	f7fe fd97 	bl	80031dc <HAL_GetTick>
 80046ae:	1bc3      	subs	r3, r0, r7
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d9f7      	bls.n	80046a4 <HAL_RCC_OscConfig+0x254>
 80046b4:	e77e      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80046b6:	6873      	ldr	r3, [r6, #4]
 80046b8:	6962      	ldr	r2, [r4, #20]
 80046ba:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80046be:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80046c2:	6073      	str	r3, [r6, #4]
}
 80046c4:	e744      	b.n	8004550 <HAL_RCC_OscConfig+0x100>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80046c6:	6833      	ldr	r3, [r6, #0]
 80046c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046cc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80046ce:	f7fe fd85 	bl	80031dc <HAL_GetTick>
 80046d2:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80046d4:	6833      	ldr	r3, [r6, #0]
 80046d6:	055b      	lsls	r3, r3, #21
 80046d8:	f57f af3a 	bpl.w	8004550 <HAL_RCC_OscConfig+0x100>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046dc:	f7fe fd7e 	bl	80031dc <HAL_GetTick>
 80046e0:	1bc3      	subs	r3, r0, r7
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d9f6      	bls.n	80046d4 <HAL_RCC_OscConfig+0x284>
 80046e6:	e765      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80046e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046ec:	69e1      	ldr	r1, [r4, #28]
 80046ee:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80046f2:	f023 0310 	bic.w	r3, r3, #16
 80046f6:	430b      	orrs	r3, r1
 80046f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80046fc:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8004700:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004704:	f043 0301 	orr.w	r3, r3, #1
 8004708:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800470c:	f7fe fd66 	bl	80031dc <HAL_GetTick>
 8004710:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8004712:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004716:	079a      	lsls	r2, r3, #30
 8004718:	d418      	bmi.n	800474c <HAL_RCC_OscConfig+0x2fc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800471a:	f7fe fd5f 	bl	80031dc <HAL_GetTick>
 800471e:	1b83      	subs	r3, r0, r6
 8004720:	2b11      	cmp	r3, #17
 8004722:	d9f6      	bls.n	8004712 <HAL_RCC_OscConfig+0x2c2>
 8004724:	e746      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8004726:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800472a:	f023 0301 	bic.w	r3, r3, #1
 800472e:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004732:	f7fe fd53 	bl	80031dc <HAL_GetTick>
 8004736:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8004738:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800473c:	079b      	lsls	r3, r3, #30
 800473e:	d505      	bpl.n	800474c <HAL_RCC_OscConfig+0x2fc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004740:	f7fe fd4c 	bl	80031dc <HAL_GetTick>
 8004744:	1bc3      	subs	r3, r0, r7
 8004746:	2b11      	cmp	r3, #17
 8004748:	d9f6      	bls.n	8004738 <HAL_RCC_OscConfig+0x2e8>
 800474a:	e733      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	0758      	lsls	r0, r3, #29
 8004750:	d554      	bpl.n	80047fc <HAL_RCC_OscConfig+0x3ac>
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8004752:	4f0b      	ldr	r7, [pc, #44]	@ (8004780 <HAL_RCC_OscConfig+0x330>)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	05d9      	lsls	r1, r3, #23
 8004758:	d414      	bmi.n	8004784 <HAL_RCC_OscConfig+0x334>
      HAL_PWR_EnableBkUpAccess();
 800475a:	f7ff fd65 	bl	8004228 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 800475e:	f7fe fd3d 	bl	80031dc <HAL_GetTick>
 8004762:	4606      	mov	r6, r0
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	05da      	lsls	r2, r3, #23
 8004768:	d40c      	bmi.n	8004784 <HAL_RCC_OscConfig+0x334>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800476a:	f7fe fd37 	bl	80031dc <HAL_GetTick>
 800476e:	1b83      	subs	r3, r0, r6
 8004770:	2b02      	cmp	r3, #2
 8004772:	d9f7      	bls.n	8004764 <HAL_RCC_OscConfig+0x314>
 8004774:	e71e      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
 8004776:	bf00      	nop
 8004778:	2000007c 	.word	0x2000007c
 800477c:	20000080 	.word	0x20000080
 8004780:	58000400 	.word	0x58000400
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004784:	68e3      	ldr	r3, [r4, #12]
 8004786:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d058      	beq.n	8004840 <HAL_RCC_OscConfig+0x3f0>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800478e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004792:	2b05      	cmp	r3, #5
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004794:	bf02      	ittt	eq
 8004796:	f8d6 3090 	ldreq.w	r3, [r6, #144]	@ 0x90
 800479a:	f043 0304 	orreq.w	r3, r3, #4
 800479e:	f8c6 3090 	streq.w	r3, [r6, #144]	@ 0x90
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80047a2:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
      tickstart = HAL_GetTick();
 80047a6:	f7fe fd19 	bl	80031dc <HAL_GetTick>
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80047aa:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80047ae:	f043 0301 	orr.w	r3, r3, #1
      tickstart = HAL_GetTick();
 80047b2:	4607      	mov	r7, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80047b4:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b8:	f241 3888 	movw	r8, #5000	@ 0x1388
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80047bc:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80047c0:	079b      	lsls	r3, r3, #30
 80047c2:	d405      	bmi.n	80047d0 <HAL_RCC_OscConfig+0x380>
 80047c4:	f7fe fd0a 	bl	80031dc <HAL_GetTick>
 80047c8:	1bc3      	subs	r3, r0, r7
 80047ca:	4543      	cmp	r3, r8
 80047cc:	d9f6      	bls.n	80047bc <HAL_RCC_OscConfig+0x36c>
 80047ce:	e6f1      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80047d0:	68e3      	ldr	r3, [r4, #12]
 80047d2:	f023 0304 	bic.w	r3, r3, #4
 80047d6:	2b81      	cmp	r3, #129	@ 0x81
 80047d8:	d11b      	bne.n	8004812 <HAL_RCC_OscConfig+0x3c2>
        tickstart = HAL_GetTick();
 80047da:	f7fe fcff 	bl	80031dc <HAL_GetTick>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80047de:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80047e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047e6:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        tickstart = HAL_GetTick();
 80047ea:	4607      	mov	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80047ec:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f0:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80047f4:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80047f8:	0518      	lsls	r0, r3, #20
 80047fa:	d504      	bpl.n	8004806 <HAL_RCC_OscConfig+0x3b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80047fc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d14a      	bne.n	8004898 <HAL_RCC_OscConfig+0x448>
  return HAL_OK;
 8004802:	2000      	movs	r0, #0
 8004804:	e668      	b.n	80044d8 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004806:	f7fe fce9 	bl	80031dc <HAL_GetTick>
 800480a:	1bc0      	subs	r0, r0, r7
 800480c:	4540      	cmp	r0, r8
 800480e:	d9f1      	bls.n	80047f4 <HAL_RCC_OscConfig+0x3a4>
 8004810:	e6d0      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
        tickstart = HAL_GetTick();
 8004812:	f7fe fce3 	bl	80031dc <HAL_GetTick>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004816:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800481a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800481e:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        tickstart = HAL_GetTick();
 8004822:	4607      	mov	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004824:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004828:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800482c:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8004830:	0519      	lsls	r1, r3, #20
 8004832:	d5e3      	bpl.n	80047fc <HAL_RCC_OscConfig+0x3ac>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fe fcd2 	bl	80031dc <HAL_GetTick>
 8004838:	1bc0      	subs	r0, r0, r7
 800483a:	4540      	cmp	r0, r8
 800483c:	d9f6      	bls.n	800482c <HAL_RCC_OscConfig+0x3dc>
 800483e:	e6b9      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
      tickstart = HAL_GetTick();
 8004840:	f7fe fccc 	bl	80031dc <HAL_GetTick>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004844:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8004848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
      tickstart = HAL_GetTick();
 800484c:	4607      	mov	r7, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800484e:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004852:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004856:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800485a:	051a      	lsls	r2, r3, #20
 800485c:	d416      	bmi.n	800488c <HAL_RCC_OscConfig+0x43c>
      tickstart = HAL_GetTick();
 800485e:	f7fe fcbd 	bl	80031dc <HAL_GetTick>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004862:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8004866:	f023 0301 	bic.w	r3, r3, #1
 800486a:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
      tickstart = HAL_GetTick();
 800486e:	4607      	mov	r7, r0
 8004870:	f04f 48b0 	mov.w	r8, #1476395008	@ 0x58000000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004874:	f241 3688 	movw	r6, #5000	@ 0x1388
 8004878:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 800487c:	079b      	lsls	r3, r3, #30
 800487e:	d5bd      	bpl.n	80047fc <HAL_RCC_OscConfig+0x3ac>
 8004880:	f7fe fcac 	bl	80031dc <HAL_GetTick>
 8004884:	1bc3      	subs	r3, r0, r7
 8004886:	42b3      	cmp	r3, r6
 8004888:	d9f6      	bls.n	8004878 <HAL_RCC_OscConfig+0x428>
 800488a:	e693      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800488c:	f7fe fca6 	bl	80031dc <HAL_GetTick>
 8004890:	1bc0      	subs	r0, r0, r7
 8004892:	4540      	cmp	r0, r8
 8004894:	d9df      	bls.n	8004856 <HAL_RCC_OscConfig+0x406>
 8004896:	e68d      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004898:	2d0c      	cmp	r5, #12
 800489a:	d04e      	beq.n	800493a <HAL_RCC_OscConfig+0x4ea>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800489c:	2b02      	cmp	r3, #2
 800489e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	d133      	bne.n	8004914 <HAL_RCC_OscConfig+0x4c4>
        tickstart = HAL_GetTick();
 80048ac:	f7fe fc96 	bl	80031dc <HAL_GetTick>
 80048b0:	4605      	mov	r5, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 80048b2:	f7ff fcde 	bl	8004272 <LL_RCC_PLL_IsReady>
 80048b6:	bb38      	cbnz	r0, 8004908 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048b8:	e9d4 310c 	ldrd	r3, r1, [r4, #48]	@ 0x30
 80048bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80048c0:	430b      	orrs	r3, r1
 80048c2:	68d0      	ldr	r0, [r2, #12]
 80048c4:	492d      	ldr	r1, [pc, #180]	@ (800497c <HAL_RCC_OscConfig+0x52c>)
 80048c6:	4001      	ands	r1, r0
 80048c8:	430b      	orrs	r3, r1
 80048ca:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80048cc:	430b      	orrs	r3, r1
 80048ce:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80048d0:	430b      	orrs	r3, r1
 80048d2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80048d4:	430b      	orrs	r3, r1
 80048d6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80048d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80048dc:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80048de:	6813      	ldr	r3, [r2, #0]
 80048e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048e4:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048e6:	68d3      	ldr	r3, [r2, #12]
 80048e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ec:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80048ee:	f7fe fc75 	bl	80031dc <HAL_GetTick>
 80048f2:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() == 0U)
 80048f4:	f7ff fcbd 	bl	8004272 <LL_RCC_PLL_IsReady>
 80048f8:	2800      	cmp	r0, #0
 80048fa:	d182      	bne.n	8004802 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fc:	f7fe fc6e 	bl	80031dc <HAL_GetTick>
 8004900:	1b00      	subs	r0, r0, r4
 8004902:	280a      	cmp	r0, #10
 8004904:	d9f6      	bls.n	80048f4 <HAL_RCC_OscConfig+0x4a4>
 8004906:	e655      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004908:	f7fe fc68 	bl	80031dc <HAL_GetTick>
 800490c:	1b40      	subs	r0, r0, r5
 800490e:	280a      	cmp	r0, #10
 8004910:	d9cf      	bls.n	80048b2 <HAL_RCC_OscConfig+0x462>
 8004912:	e64f      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
        tickstart = HAL_GetTick();
 8004914:	f7fe fc62 	bl	80031dc <HAL_GetTick>
 8004918:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 800491a:	f7ff fcaa 	bl	8004272 <LL_RCC_PLL_IsReady>
 800491e:	b930      	cbnz	r0, 800492e <HAL_RCC_OscConfig+0x4de>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004924:	4b16      	ldr	r3, [pc, #88]	@ (8004980 <HAL_RCC_OscConfig+0x530>)
 8004926:	68d1      	ldr	r1, [r2, #12]
 8004928:	400b      	ands	r3, r1
 800492a:	60d3      	str	r3, [r2, #12]
 800492c:	e769      	b.n	8004802 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800492e:	f7fe fc55 	bl	80031dc <HAL_GetTick>
 8004932:	1b00      	subs	r0, r0, r4
 8004934:	280a      	cmp	r0, #10
 8004936:	d9f0      	bls.n	800491a <HAL_RCC_OscConfig+0x4ca>
 8004938:	e63c      	b.n	80045b4 <HAL_RCC_OscConfig+0x164>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800493a:	2b01      	cmp	r3, #1
 800493c:	f43f ade1 	beq.w	8004502 <HAL_RCC_OscConfig+0xb2>
        pll_config = RCC->PLLCFGR;
 8004940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004944:	68d8      	ldr	r0, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8004946:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004948:	f000 0203 	and.w	r2, r0, #3
 800494c:	429a      	cmp	r2, r3
 800494e:	f47f add8 	bne.w	8004502 <HAL_RCC_OscConfig+0xb2>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8004952:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004954:	f000 0370 	and.w	r3, r0, #112	@ 0x70
 8004958:	4293      	cmp	r3, r2
 800495a:	f47f add2 	bne.w	8004502 <HAL_RCC_OscConfig+0xb2>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800495e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004960:	f400 43fe 	and.w	r3, r0, #32512	@ 0x7f00
 8004964:	ebb3 2f02 	cmp.w	r3, r2, lsl #8
 8004968:	f47f adcb 	bne.w	8004502 <HAL_RCC_OscConfig+0xb2>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800496c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800496e:	f000 4060 	and.w	r0, r0, #3758096384	@ 0xe0000000
 8004972:	1ac0      	subs	r0, r0, r3
 8004974:	bf18      	it	ne
 8004976:	2001      	movne	r0, #1
 8004978:	e5ae      	b.n	80044d8 <HAL_RCC_OscConfig+0x88>
 800497a:	bf00      	nop
 800497c:	11c1808c 	.word	0x11c1808c
 8004980:	eefefffc 	.word	0xeefefffc

08004984 <HAL_RCC_ClockConfig>:
{
 8004984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004988:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800498a:	4604      	mov	r4, r0
 800498c:	b910      	cbnz	r0, 8004994 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800498e:	2001      	movs	r0, #1
}
 8004990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004994:	4e68      	ldr	r6, [pc, #416]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b4>)
 8004996:	6833      	ldr	r3, [r6, #0]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	428b      	cmp	r3, r1
 800499e:	d316      	bcc.n	80049ce <HAL_RCC_ClockConfig+0x4a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	079a      	lsls	r2, r3, #30
 80049a4:	d527      	bpl.n	80049f6 <HAL_RCC_ClockConfig+0x72>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80049a6:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 80049aa:	68a2      	ldr	r2, [r4, #8]
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80049b6:	f7fe fc11 	bl	80031dc <HAL_GetTick>
 80049ba:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	03db      	lsls	r3, r3, #15
 80049c0:	d419      	bmi.n	80049f6 <HAL_RCC_ClockConfig+0x72>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80049c2:	f7fe fc0b 	bl	80031dc <HAL_GetTick>
 80049c6:	1b83      	subs	r3, r0, r6
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d9f7      	bls.n	80049bc <HAL_RCC_ClockConfig+0x38>
 80049cc:	e011      	b.n	80049f2 <HAL_RCC_ClockConfig+0x6e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	6833      	ldr	r3, [r6, #0]
 80049d0:	f023 0307 	bic.w	r3, r3, #7
 80049d4:	430b      	orrs	r3, r1
 80049d6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80049d8:	f7fe fc00 	bl	80031dc <HAL_GetTick>
 80049dc:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049de:	6833      	ldr	r3, [r6, #0]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	42ab      	cmp	r3, r5
 80049e6:	d0db      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80049e8:	f7fe fbf8 	bl	80031dc <HAL_GetTick>
 80049ec:	1bc0      	subs	r0, r0, r7
 80049ee:	2802      	cmp	r0, #2
 80049f0:	d9f5      	bls.n	80049de <HAL_RCC_ClockConfig+0x5a>
        return HAL_TIMEOUT;
 80049f2:	2003      	movs	r0, #3
 80049f4:	e7cc      	b.n	8004990 <HAL_RCC_ClockConfig+0xc>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	0658      	lsls	r0, r3, #25
 80049fa:	d517      	bpl.n	8004a2c <HAL_RCC_ClockConfig+0xa8>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80049fc:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8004a00:	6962      	ldr	r2, [r4, #20]
 8004a02:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004a06:	f023 030f 	bic.w	r3, r3, #15
 8004a0a:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
 8004a0e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8004a12:	f7fe fbe3 	bl	80031dc <HAL_GetTick>
 8004a16:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004a18:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004a1c:	03d9      	lsls	r1, r3, #15
 8004a1e:	d405      	bmi.n	8004a2c <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a20:	f7fe fbdc 	bl	80031dc <HAL_GetTick>
 8004a24:	1b83      	subs	r3, r0, r6
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d9f6      	bls.n	8004a18 <HAL_RCC_ClockConfig+0x94>
 8004a2a:	e7e2      	b.n	80049f2 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	075a      	lsls	r2, r3, #29
 8004a30:	d513      	bpl.n	8004a5a <HAL_RCC_ClockConfig+0xd6>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004a32:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8004a36:	68e2      	ldr	r2, [r4, #12]
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8004a42:	f7fe fbcb 	bl	80031dc <HAL_GetTick>
 8004a46:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	039b      	lsls	r3, r3, #14
 8004a4c:	d405      	bmi.n	8004a5a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a4e:	f7fe fbc5 	bl	80031dc <HAL_GetTick>
 8004a52:	1b83      	subs	r3, r0, r6
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d9f7      	bls.n	8004a48 <HAL_RCC_ClockConfig+0xc4>
 8004a58:	e7cb      	b.n	80049f2 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a5a:	6823      	ldr	r3, [r4, #0]
 8004a5c:	0718      	lsls	r0, r3, #28
 8004a5e:	d514      	bpl.n	8004a8a <HAL_RCC_ClockConfig+0x106>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004a60:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004a64:	6922      	ldr	r2, [r4, #16]
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8004a6c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004a70:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8004a72:	f7fe fbb3 	bl	80031dc <HAL_GetTick>
 8004a76:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	0359      	lsls	r1, r3, #13
 8004a7c:	d405      	bmi.n	8004a8a <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a7e:	f7fe fbad 	bl	80031dc <HAL_GetTick>
 8004a82:	1b83      	subs	r3, r0, r6
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d9f7      	bls.n	8004a78 <HAL_RCC_ClockConfig+0xf4>
 8004a88:	e7b3      	b.n	80049f2 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a8a:	6823      	ldr	r3, [r4, #0]
 8004a8c:	07da      	lsls	r2, r3, #31
 8004a8e:	d40f      	bmi.n	8004ab0 <HAL_RCC_ClockConfig+0x12c>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a90:	4c29      	ldr	r4, [pc, #164]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b4>)
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	f003 0307 	and.w	r3, r3, #7
 8004a98:	42ab      	cmp	r3, r5
 8004a9a:	d839      	bhi.n	8004b10 <HAL_RCC_ClockConfig+0x18c>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004a9c:	f7ff fcc8 	bl	8004430 <HAL_RCC_GetHCLKFreq>
 8004aa0:	4b26      	ldr	r3, [pc, #152]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004aa2:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8004aa4:	4b26      	ldr	r3, [pc, #152]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
}
 8004aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return HAL_InitTick(uwTickPrio);
 8004aaa:	6818      	ldr	r0, [r3, #0]
 8004aac:	f7fe bb94 	b.w	80031d8 <HAL_InitTick>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ab0:	6862      	ldr	r2, [r4, #4]
 8004ab2:	2a02      	cmp	r2, #2
 8004ab4:	d11d      	bne.n	8004af2 <HAL_RCC_ClockConfig+0x16e>
      if (LL_RCC_HSE_IsReady() == 0U)
 8004ab6:	f7ff fbc7 	bl	8004248 <LL_RCC_HSE_IsReady>
      if (LL_RCC_MSI_IsReady() == 0U)
 8004aba:	2800      	cmp	r0, #0
 8004abc:	f43f af67 	beq.w	800498e <HAL_RCC_ClockConfig+0xa>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004ac0:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ac4:	f241 3888 	movw	r8, #5000	@ 0x1388
 8004ac8:	68b3      	ldr	r3, [r6, #8]
 8004aca:	f023 0303 	bic.w	r3, r3, #3
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004ad2:	f7fe fb83 	bl	80031dc <HAL_GetTick>
 8004ad6:	4607      	mov	r7, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004ad8:	68b3      	ldr	r3, [r6, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ada:	6862      	ldr	r2, [r4, #4]
 8004adc:	f003 030c 	and.w	r3, r3, #12
 8004ae0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004ae4:	d0d4      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae6:	f7fe fb79 	bl	80031dc <HAL_GetTick>
 8004aea:	1bc0      	subs	r0, r0, r7
 8004aec:	4540      	cmp	r0, r8
 8004aee:	d9f3      	bls.n	8004ad8 <HAL_RCC_ClockConfig+0x154>
 8004af0:	e77f      	b.n	80049f2 <HAL_RCC_ClockConfig+0x6e>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004af2:	2a03      	cmp	r2, #3
 8004af4:	d102      	bne.n	8004afc <HAL_RCC_ClockConfig+0x178>
      if (LL_RCC_PLL_IsReady() == 0U)
 8004af6:	f7ff fbbc 	bl	8004272 <LL_RCC_PLL_IsReady>
 8004afa:	e7de      	b.n	8004aba <HAL_RCC_ClockConfig+0x136>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004afc:	b912      	cbnz	r2, 8004b04 <HAL_RCC_ClockConfig+0x180>
      if (LL_RCC_MSI_IsReady() == 0U)
 8004afe:	f7ff fba9 	bl	8004254 <LL_RCC_MSI_IsReady>
 8004b02:	e7da      	b.n	8004aba <HAL_RCC_ClockConfig+0x136>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	055b      	lsls	r3, r3, #21
 8004b0c:	d4d8      	bmi.n	8004ac0 <HAL_RCC_ClockConfig+0x13c>
 8004b0e:	e73e      	b.n	800498e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b10:	6823      	ldr	r3, [r4, #0]
 8004b12:	f023 0307 	bic.w	r3, r3, #7
 8004b16:	432b      	orrs	r3, r5
 8004b18:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8004b1a:	f7fe fb5f 	bl	80031dc <HAL_GetTick>
 8004b1e:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b20:	6823      	ldr	r3, [r4, #0]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	42ab      	cmp	r3, r5
 8004b28:	d0b8      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004b2a:	f7fe fb57 	bl	80031dc <HAL_GetTick>
 8004b2e:	1b80      	subs	r0, r0, r6
 8004b30:	2802      	cmp	r0, #2
 8004b32:	d9f5      	bls.n	8004b20 <HAL_RCC_ClockConfig+0x19c>
 8004b34:	e75d      	b.n	80049f2 <HAL_RCC_ClockConfig+0x6e>
 8004b36:	bf00      	nop
 8004b38:	58004000 	.word	0x58004000
 8004b3c:	2000007c 	.word	0x2000007c
 8004b40:	20000080 	.word	0x20000080

08004b44 <HAL_RCC_GetPCLK1Freq>:
{
 8004b44:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004b46:	f7ff fc73 	bl	8004430 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b4e:	4a04      	ldr	r2, [pc, #16]	@ (8004b60 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004b5a:	40d8      	lsrs	r0, r3
 8004b5c:	bd08      	pop	{r3, pc}
 8004b5e:	bf00      	nop
 8004b60:	0800fdd4 	.word	0x0800fdd4

08004b64 <HAL_RCC_GetPCLK2Freq>:
{
 8004b64:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004b66:	f7ff fc63 	bl	8004430 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004b6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b6e:	4a04      	ldr	r2, [pc, #16]	@ (8004b80 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004b7a:	40d8      	lsrs	r0, r3
 8004b7c:	bd08      	pop	{r3, pc}
 8004b7e:	bf00      	nop
 8004b80:	0800fdd4 	.word	0x0800fdd4

08004b84 <LL_RCC_LSE_IsReady>:
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004b84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b88:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
}
 8004b8c:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004b90:	4770      	bx	lr

08004b92 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004b92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b96:	0902      	lsrs	r2, r0, #4
 8004b98:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004b9c:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 8004ba0:	0100      	lsls	r0, r0, #4
 8004ba2:	ea23 0302 	bic.w	r3, r3, r2
 8004ba6:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 8004baa:	4303      	orrs	r3, r0
 8004bac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004bb0:	4770      	bx	lr

08004bb2 <LL_RCC_SetLPTIMClockSource>:
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004bb2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bb6:	0c01      	lsrs	r1, r0, #16
 8004bb8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004bbc:	0409      	lsls	r1, r1, #16
 8004bbe:	ea23 0301 	bic.w	r3, r3, r1
 8004bc2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8004bc6:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
}
 8004bca:	4770      	bx	lr

08004bcc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bcc:	6803      	ldr	r3, [r0, #0]
 8004bce:	03da      	lsls	r2, r3, #15
{
 8004bd0:	b570      	push	{r4, r5, r6, lr}
 8004bd2:	4604      	mov	r4, r0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bd4:	d539      	bpl.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8004bd6:	f7ff fb27 	bl	8004228 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bda:	f7fe faff 	bl	80031dc <HAL_GetTick>

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004bde:	4e61      	ldr	r6, [pc, #388]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x198>)
    tickstart = HAL_GetTick();
 8004be0:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004be2:	6833      	ldr	r3, [r6, #0]
 8004be4:	05db      	lsls	r3, r3, #23
 8004be6:	d532      	bpl.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x82>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004be8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8004bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bee:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004bf2:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8004bf6:	4291      	cmp	r1, r2
 8004bf8:	d01d      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004bfa:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004bfe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004c02:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004c0a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004c0e:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 8004c12:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8004c16:	078d      	lsls	r5, r1, #30
 8004c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 8004c1c:	f8c3 0090 	str.w	r0, [r3, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8004c20:	d509      	bpl.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c22:	f7fe fadb 	bl	80031dc <HAL_GetTick>

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c26:	f241 3688 	movw	r6, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8004c2a:	4605      	mov	r5, r0
        while (LL_RCC_LSE_IsReady() != 1U)
 8004c2c:	f7ff ffaa 	bl	8004b84 <LL_RCC_LSE_IsReady>
 8004c30:	2801      	cmp	r0, #1
 8004c32:	f040 8090 	bne.w	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004c36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c3a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c3c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8004c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c44:	430b      	orrs	r3, r1
 8004c46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004c4a:	2600      	movs	r6, #0
 8004c4c:	e005      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c4e:	f7fe fac5 	bl	80031dc <HAL_GetTick>
 8004c52:	1b40      	subs	r0, r0, r5
 8004c54:	2802      	cmp	r0, #2
 8004c56:	d9c4      	bls.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x16>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c58:	2603      	movs	r6, #3
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c5a:	6825      	ldr	r5, [r4, #0]
 8004c5c:	07e8      	lsls	r0, r5, #31
 8004c5e:	d50a      	bpl.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8004c60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c64:	6862      	ldr	r2, [r4, #4]
 8004c66:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004c6a:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8004c6e:	b292      	uxth	r2, r2
 8004c70:	4313      	orrs	r3, r2
 8004c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c76:	07a9      	lsls	r1, r5, #30
 8004c78:	d50a      	bpl.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8004c7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c7e:	68a2      	ldr	r2, [r4, #8]
 8004c80:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004c84:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8004c88:	b292      	uxth	r2, r2
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c90:	06aa      	lsls	r2, r5, #26
 8004c92:	d509      	bpl.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004c94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c98:	6921      	ldr	r1, [r4, #16]
 8004c9a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004c9e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004ca2:	430b      	orrs	r3, r1
 8004ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ca8:	05ab      	lsls	r3, r5, #22
 8004caa:	d502      	bpl.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004cac:	6a20      	ldr	r0, [r4, #32]
 8004cae:	f7ff ff80 	bl	8004bb2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004cb2:	0568      	lsls	r0, r5, #21
 8004cb4:	d502      	bpl.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004cb6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004cb8:	f7ff ff7b 	bl	8004bb2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004cbc:	0529      	lsls	r1, r5, #20
 8004cbe:	d502      	bpl.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8004cc0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8004cc2:	f7ff ff76 	bl	8004bb2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cc6:	066a      	lsls	r2, r5, #25
 8004cc8:	d502      	bpl.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cca:	6960      	ldr	r0, [r4, #20]
 8004ccc:	f7ff ff61 	bl	8004b92 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cd0:	062b      	lsls	r3, r5, #24
 8004cd2:	d502      	bpl.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cd4:	69a0      	ldr	r0, [r4, #24]
 8004cd6:	f7ff ff5c 	bl	8004b92 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cda:	05e8      	lsls	r0, r5, #23
 8004cdc:	d502      	bpl.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cde:	69e0      	ldr	r0, [r4, #28]
 8004ce0:	f7ff ff57 	bl	8004b92 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8004ce4:	06e9      	lsls	r1, r5, #27
 8004ce6:	d510      	bpl.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8004ce8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004cec:	68e1      	ldr	r1, [r4, #12]
 8004cee:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cf6:	430b      	orrs	r3, r1
 8004cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004cfc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8004d00:	bf02      	ittt	eq
 8004d02:	68d3      	ldreq	r3, [r2, #12]
 8004d04:	f043 7380 	orreq.w	r3, r3, #16777216	@ 0x1000000
 8004d08:	60d3      	streq	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d0a:	042a      	lsls	r2, r5, #16
 8004d0c:	d50e      	bpl.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x160>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004d0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d12:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004d14:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004d18:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d22:	b919      	cbnz	r1, 8004d2c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004d24:	68d3      	ldr	r3, [r2, #12]
 8004d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d2a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d2c:	046b      	lsls	r3, r5, #17
 8004d2e:	d510      	bpl.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x186>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004d30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d34:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004d36:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004d3a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8004d3e:	430b      	orrs	r3, r1

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004d40:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8004d44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8004d48:	d103      	bne.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d4a:	68d3      	ldr	r3, [r2, #12]
 8004d4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d50:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
}
 8004d52:	4630      	mov	r0, r6
 8004d54:	bd70      	pop	{r4, r5, r6, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d56:	f7fe fa41 	bl	80031dc <HAL_GetTick>
 8004d5a:	1b40      	subs	r0, r0, r5
 8004d5c:	42b0      	cmp	r0, r6
 8004d5e:	f67f af65 	bls.w	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004d62:	e779      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8004d64:	58000400 	.word	0x58000400

08004d68 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8004d68:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d6a:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8004d6e:	2b01      	cmp	r3, #1
{
 8004d70:	4602      	mov	r2, r0
 8004d72:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8004d76:	d022      	beq.n	8004dbe <HAL_RTC_DeactivateAlarm+0x56>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d78:	4b17      	ldr	r3, [pc, #92]	@ (8004dd8 <HAL_RTC_DeactivateAlarm+0x70>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d7a:	f882 002d 	strb.w	r0, [r2, #45]	@ 0x2d
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d7e:	24ca      	movs	r4, #202	@ 0xca
  __HAL_LOCK(hrtc);
 8004d80:	2501      	movs	r5, #1
 8004d82:	f882 502c 	strb.w	r5, [r2, #44]	@ 0x2c
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d86:	625c      	str	r4, [r3, #36]	@ 0x24
 8004d88:	2453      	movs	r4, #83	@ 0x53
 8004d8a:	625c      	str	r4, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8004d8c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004d90:	6b14      	ldr	r4, [r2, #48]	@ 0x30
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004d92:	6999      	ldr	r1, [r3, #24]
  if (Alarm == RTC_ALARM_A)
 8004d94:	d114      	bne.n	8004dc0 <HAL_RTC_DeactivateAlarm+0x58>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004d96:	f421 5188 	bic.w	r1, r1, #4352	@ 0x1100
 8004d9a:	6199      	str	r1, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8004d9c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004d9e:	f024 0401 	bic.w	r4, r4, #1
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8004da2:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004da6:	6459      	str	r1, [r3, #68]	@ 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004da8:	6314      	str	r4, [r2, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004daa:	65dd      	str	r5, [r3, #92]	@ 0x5c
    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dac:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd8 <HAL_RTC_DeactivateAlarm+0x70>)
 8004dae:	21ff      	movs	r1, #255	@ 0xff
 8004db0:	6259      	str	r1, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004db2:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8004db4:	2301      	movs	r3, #1
 8004db6:	f882 302d 	strb.w	r3, [r2, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 8004dba:	f882 002c 	strb.w	r0, [r2, #44]	@ 0x2c

  return HAL_OK;
}
 8004dbe:	bd30      	pop	{r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8004dc0:	f421 5108 	bic.w	r1, r1, #8704	@ 0x2200
 8004dc4:	6199      	str	r1, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8004dc6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8004dc8:	f024 0402 	bic.w	r4, r4, #2
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8004dcc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004dd0:	64d9      	str	r1, [r3, #76]	@ 0x4c
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8004dd2:	6314      	str	r4, [r2, #48]	@ 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004dd4:	65d8      	str	r0, [r3, #92]	@ 0x5c
 8004dd6:	e7e9      	b.n	8004dac <HAL_RTC_DeactivateAlarm+0x44>
 8004dd8:	40002800 	.word	0x40002800

08004ddc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004ddc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8004dde:	4e0b      	ldr	r6, [pc, #44]	@ (8004e0c <HAL_RTC_AlarmIRQHandler+0x30>)
 8004de0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004de2:	6d75      	ldr	r5, [r6, #84]	@ 0x54
 8004de4:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8004de6:	07ea      	lsls	r2, r5, #31
{
 8004de8:	4604      	mov	r4, r0
  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8004dea:	d503      	bpl.n	8004df4 <HAL_RTC_AlarmIRQHandler+0x18>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004dec:	2301      	movs	r3, #1
 8004dee:	65f3      	str	r3, [r6, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8004df0:	f7fe fbc1 	bl	8003576 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8004df4:	07ab      	lsls	r3, r5, #30
 8004df6:	d504      	bpl.n	8004e02 <HAL_RTC_AlarmIRQHandler+0x26>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004df8:	2302      	movs	r3, #2
 8004dfa:	65f3      	str	r3, [r6, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	f000 f9c9 	bl	8005194 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004e02:	2301      	movs	r3, #1
 8004e04:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 8004e08:	bd70      	pop	{r4, r5, r6, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40002800 	.word	0x40002800

08004e10 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004e10:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8004e12:	4c0a      	ldr	r4, [pc, #40]	@ (8004e3c <HAL_RTC_WaitForSynchro+0x2c>)
 8004e14:	68e3      	ldr	r3, [r4, #12]
 8004e16:	f023 0320 	bic.w	r3, r3, #32
 8004e1a:	60e3      	str	r3, [r4, #12]

  tickstart = HAL_GetTick();
 8004e1c:	f7fe f9de 	bl	80031dc <HAL_GetTick>
 8004e20:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8004e22:	68e3      	ldr	r3, [r4, #12]
 8004e24:	069b      	lsls	r3, r3, #26
 8004e26:	d501      	bpl.n	8004e2c <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8004e28:	2000      	movs	r0, #0
}
 8004e2a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004e2c:	f7fe f9d6 	bl	80031dc <HAL_GetTick>
 8004e30:	1b40      	subs	r0, r0, r5
 8004e32:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004e36:	d9f4      	bls.n	8004e22 <HAL_RTC_WaitForSynchro+0x12>
      return HAL_TIMEOUT;
 8004e38:	2003      	movs	r0, #3
 8004e3a:	e7f6      	b.n	8004e2a <HAL_RTC_WaitForSynchro+0x1a>
 8004e3c:	40002800 	.word	0x40002800

08004e40 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004e42:	4d11      	ldr	r5, [pc, #68]	@ (8004e88 <RTC_EnterInitMode+0x48>)
 8004e44:	68ec      	ldr	r4, [r5, #12]
 8004e46:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 8004e4a:	4606      	mov	r6, r0
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004e4c:	d11a      	bne.n	8004e84 <RTC_EnterInitMode+0x44>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004e4e:	68eb      	ldr	r3, [r5, #12]
 8004e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e54:	60eb      	str	r3, [r5, #12]

    tickstart = HAL_GetTick();
 8004e56:	f7fe f9c1 	bl	80031dc <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 8004e5a:	4623      	mov	r3, r4
    tickstart = HAL_GetTick();
 8004e5c:	4607      	mov	r7, r0
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004e5e:	68ec      	ldr	r4, [r5, #12]
 8004e60:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 8004e64:	d101      	bne.n	8004e6a <RTC_EnterInitMode+0x2a>
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d101      	bne.n	8004e6e <RTC_EnterInitMode+0x2e>
      }
    }
  }

  return status;
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004e6e:	f7fe f9b5 	bl	80031dc <HAL_GetTick>
 8004e72:	1bc0      	subs	r0, r0, r7
 8004e74:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e78:	4623      	mov	r3, r4
 8004e7a:	bf84      	itt	hi
 8004e7c:	2303      	movhi	r3, #3
 8004e7e:	f886 302d 	strbhi.w	r3, [r6, #45]	@ 0x2d
 8004e82:	e7ec      	b.n	8004e5e <RTC_EnterInitMode+0x1e>
  HAL_StatusTypeDef status = HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	e7f0      	b.n	8004e6a <RTC_EnterInitMode+0x2a>
 8004e88:	40002800 	.word	0x40002800

08004e8c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004e8c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004e8e:	4c0f      	ldr	r4, [pc, #60]	@ (8004ecc <RTC_ExitInitMode+0x40>)
 8004e90:	68e3      	ldr	r3, [r4, #12]
 8004e92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e96:	60e3      	str	r3, [r4, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004e98:	69a3      	ldr	r3, [r4, #24]
 8004e9a:	069b      	lsls	r3, r3, #26
{
 8004e9c:	4605      	mov	r5, r0
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004e9e:	d406      	bmi.n	8004eae <RTC_ExitInitMode+0x22>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ea0:	f7ff ffb6 	bl	8004e10 <HAL_RTC_WaitForSynchro>
 8004ea4:	b110      	cbz	r0, 8004eac <RTC_ExitInitMode+0x20>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ea6:	2003      	movs	r0, #3
 8004ea8:	f885 002d 	strb.w	r0, [r5, #45]	@ 0x2d
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
  }

  return status;
}
 8004eac:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004eae:	69a3      	ldr	r3, [r4, #24]
 8004eb0:	f023 0320 	bic.w	r3, r3, #32
 8004eb4:	61a3      	str	r3, [r4, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004eb6:	f7ff ffab 	bl	8004e10 <HAL_RTC_WaitForSynchro>
 8004eba:	b110      	cbz	r0, 8004ec2 <RTC_ExitInitMode+0x36>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ebc:	2003      	movs	r0, #3
 8004ebe:	f885 002d 	strb.w	r0, [r5, #45]	@ 0x2d
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004ec2:	69a3      	ldr	r3, [r4, #24]
 8004ec4:	f043 0320 	orr.w	r3, r3, #32
 8004ec8:	61a3      	str	r3, [r4, #24]
  return status;
 8004eca:	e7ef      	b.n	8004eac <RTC_ExitInitMode+0x20>
 8004ecc:	40002800 	.word	0x40002800

08004ed0 <HAL_RTC_Init>:
{
 8004ed0:	b538      	push	{r3, r4, r5, lr}
  if (hrtc != NULL)
 8004ed2:	4604      	mov	r4, r0
 8004ed4:	2800      	cmp	r0, #0
 8004ed6:	d04b      	beq.n	8004f70 <HAL_RTC_Init+0xa0>
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004ed8:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8004edc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004ee0:	b91b      	cbnz	r3, 8004eea <HAL_RTC_Init+0x1a>
      hrtc->Lock = HAL_UNLOCKED;
 8004ee2:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      HAL_RTC_MspInit(hrtc);
 8004ee6:	f7fd ffb3 	bl	8002e50 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004eea:	2302      	movs	r3, #2
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004eec:	4d21      	ldr	r5, [pc, #132]	@ (8004f74 <HAL_RTC_Init+0xa4>)
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004eee:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004ef2:	68eb      	ldr	r3, [r5, #12]
 8004ef4:	06db      	lsls	r3, r3, #27
 8004ef6:	d436      	bmi.n	8004f66 <HAL_RTC_Init+0x96>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ef8:	23ca      	movs	r3, #202	@ 0xca
 8004efa:	626b      	str	r3, [r5, #36]	@ 0x24
 8004efc:	2353      	movs	r3, #83	@ 0x53
 8004efe:	626b      	str	r3, [r5, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 8004f00:	4620      	mov	r0, r4
 8004f02:	f7ff ff9d 	bl	8004e40 <RTC_EnterInitMode>
      if (status == HAL_OK)
 8004f06:	b110      	cbz	r0, 8004f0e <HAL_RTC_Init+0x3e>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f08:	23ff      	movs	r3, #255	@ 0xff
 8004f0a:	626b      	str	r3, [r5, #36]	@ 0x24
}
 8004f0c:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8004f0e:	69ab      	ldr	r3, [r5, #24]
 8004f10:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8004f14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f18:	61ab      	str	r3, [r5, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8004f1a:	6921      	ldr	r1, [r4, #16]
 8004f1c:	6863      	ldr	r3, [r4, #4]
 8004f1e:	69aa      	ldr	r2, [r5, #24]
 8004f20:	430b      	orrs	r3, r1
 8004f22:	4313      	orrs	r3, r2
 8004f24:	69a2      	ldr	r2, [r4, #24]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	61ab      	str	r3, [r5, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8004f2a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8004f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f32:	612b      	str	r3, [r5, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8004f34:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	@ 0x24
 8004f38:	68ea      	ldr	r2, [r5, #12]
 8004f3a:	430b      	orrs	r3, r1
 8004f3c:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60eb      	str	r3, [r5, #12]
        status = RTC_ExitInitMode(hrtc);
 8004f44:	4620      	mov	r0, r4
 8004f46:	f7ff ffa1 	bl	8004e8c <RTC_ExitInitMode>
        if (status == HAL_OK)
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d1dc      	bne.n	8004f08 <HAL_RTC_Init+0x38>
          MODIFY_REG(RTC->CR, \
 8004f4e:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8004f52:	69aa      	ldr	r2, [r5, #24]
 8004f54:	430b      	orrs	r3, r1
 8004f56:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	6962      	ldr	r2, [r4, #20]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	61ab      	str	r3, [r5, #24]
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f62:	23ff      	movs	r3, #255	@ 0xff
 8004f64:	626b      	str	r3, [r5, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_READY;
 8004f66:	2301      	movs	r3, #1
 8004f68:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	e7cd      	b.n	8004f0c <HAL_RTC_Init+0x3c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f70:	2001      	movs	r0, #1
 8004f72:	e7cb      	b.n	8004f0c <HAL_RTC_Init+0x3c>
 8004f74:	40002800 	.word	0x40002800

08004f78 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8004f78:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 8004f7a:	2809      	cmp	r0, #9
 8004f7c:	d803      	bhi.n	8004f86 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    tmp_Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8004f7e:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8004f82:	b2c0      	uxtb	r0, r0
 8004f84:	4770      	bx	lr
    tmp_Value -= 10U;
 8004f86:	380a      	subs	r0, #10
    bcdhigh++;
 8004f88:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 8004f8a:	b2c0      	uxtb	r0, r0
 8004f8c:	e7f5      	b.n	8004f7a <RTC_ByteToBcd2+0x2>
	...

08004f90 <HAL_RTC_SetAlarm_IT>:
{
 8004f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hrtc);
 8004f94:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8004f98:	2b01      	cmp	r3, #1
{
 8004f9a:	4605      	mov	r5, r0
 8004f9c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8004fa0:	d069      	beq.n	8005076 <HAL_RTC_SetAlarm_IT+0xe6>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f885 302c 	strb.w	r3, [r5, #44]	@ 0x2c
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8004fa8:	4b4e      	ldr	r3, [pc, #312]	@ (80050e4 <HAL_RTC_SetAlarm_IT+0x154>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004faa:	f885 002d 	strb.w	r0, [r5, #45]	@ 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8004fae:	68de      	ldr	r6, [r3, #12]
 8004fb0:	f406 7640 	and.w	r6, r6, #768	@ 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 8004fb4:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
 8004fb8:	d078      	beq.n	80050ac <HAL_RTC_SetAlarm_IT+0x11c>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8004fba:	694c      	ldr	r4, [r1, #20]
 8004fbc:	7808      	ldrb	r0, [r1, #0]
 8004fbe:	f891 9001 	ldrb.w	r9, [r1, #1]
 8004fc2:	f891 a002 	ldrb.w	sl, [r1, #2]
 8004fc6:	f891 7024 	ldrb.w	r7, [r1, #36]	@ 0x24
    if (Format == RTC_FORMAT_BIN)
 8004fca:	2a00      	cmp	r2, #0
 8004fcc:	d155      	bne.n	800507a <HAL_RTC_SetAlarm_IT+0xea>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004fd4:	bf08      	it	eq
 8004fd6:	70cb      	strbeq	r3, [r1, #3]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004fd8:	f7ff ffce 	bl	8004f78 <RTC_ByteToBcd2>
 8004fdc:	4680      	mov	r8, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004fde:	4648      	mov	r0, r9
 8004fe0:	f7ff ffca 	bl	8004f78 <RTC_ByteToBcd2>
 8004fe4:	4602      	mov	r2, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004fe6:	4650      	mov	r0, sl
 8004fe8:	f7ff ffc6 	bl	8004f78 <RTC_ByteToBcd2>
 8004fec:	4681      	mov	r9, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004fee:	4638      	mov	r0, r7
 8004ff0:	f7ff ffc2 	bl	8004f78 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ff4:	6a0b      	ldr	r3, [r1, #32]
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004ff6:	78cf      	ldrb	r7, [r1, #3]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ff8:	4323      	orrs	r3, r4
 8004ffa:	ea43 5387 	orr.w	r3, r3, r7, lsl #22
 8004ffe:	ea43 0309 	orr.w	r3, r3, r9
 8005002:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005006:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800500a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800500e:	4a35      	ldr	r2, [pc, #212]	@ (80050e4 <HAL_RTC_SetAlarm_IT+0x154>)
 8005010:	20ca      	movs	r0, #202	@ 0xca
 8005012:	6250      	str	r0, [r2, #36]	@ 0x24
 8005014:	2053      	movs	r0, #83	@ 0x53
 8005016:	6250      	str	r0, [r2, #36]	@ 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005018:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800501a:	6988      	ldr	r0, [r1, #24]
  if (sAlarm->Alarm == RTC_ALARM_A)
 800501c:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005020:	6994      	ldr	r4, [r2, #24]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005022:	d145      	bne.n	80050b0 <HAL_RTC_SetAlarm_IT+0x120>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005024:	f424 5488 	bic.w	r4, r4, #4352	@ 0x1100
 8005028:	6194      	str	r4, [r2, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800502a:	2401      	movs	r4, #1
 800502c:	65d4      	str	r4, [r2, #92]	@ 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 800502e:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8005032:	bf09      	itett	eq
 8005034:	69cb      	ldreq	r3, [r1, #28]
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8005036:	6413      	strne	r3, [r2, #64]	@ 0x40
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8005038:	4303      	orreq	r3, r0
 800503a:	6453      	streq	r3, [r2, #68]	@ 0x44
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800503c:	bf18      	it	ne
 800503e:	6450      	strne	r0, [r2, #68]	@ 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8005040:	4b28      	ldr	r3, [pc, #160]	@ (80050e4 <HAL_RTC_SetAlarm_IT+0x154>)
 8005042:	684a      	ldr	r2, [r1, #4]
 8005044:	671a      	str	r2, [r3, #112]	@ 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8005046:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8005048:	f042 0201 	orr.w	r2, r2, #1
 800504c:	632a      	str	r2, [r5, #48]	@ 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800504e:	699a      	ldr	r2, [r3, #24]
 8005050:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8005054:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005056:	4a24      	ldr	r2, [pc, #144]	@ (80050e8 <HAL_RTC_SetAlarm_IT+0x158>)
 8005058:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800505c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005060:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005064:	4b1f      	ldr	r3, [pc, #124]	@ (80050e4 <HAL_RTC_SetAlarm_IT+0x154>)
 8005066:	22ff      	movs	r2, #255	@ 0xff
 8005068:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800506a:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 800506c:	2301      	movs	r3, #1
 800506e:	f885 302d 	strb.w	r3, [r5, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 8005072:	f885 002c 	strb.w	r0, [r5, #44]	@ 0x2c
}
 8005076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 800507a:	f1b4 3f80 	cmp.w	r4, #2155905152	@ 0x80808080
 800507e:	d007      	beq.n	8005090 <HAL_RTC_SetAlarm_IT+0x100>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8005080:	f5b4 0f00 	cmp.w	r4, #8388608	@ 0x800000
 8005084:	d004      	beq.n	8005090 <HAL_RTC_SetAlarm_IT+0x100>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 800508c:	bf08      	it	eq
 800508e:	70cb      	strbeq	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005090:	6a0b      	ldr	r3, [r1, #32]
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005092:	78ca      	ldrb	r2, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005094:	431c      	orrs	r4, r3
 8005096:	ea44 040a 	orr.w	r4, r4, sl
 800509a:	ea44 4300 	orr.w	r3, r4, r0, lsl #16
 800509e:	ea43 2309 	orr.w	r3, r3, r9, lsl #8
 80050a2:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 80050a6:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 80050aa:	e7b0      	b.n	800500e <HAL_RTC_SetAlarm_IT+0x7e>
  uint32_t tmpreg = 0;
 80050ac:	2300      	movs	r3, #0
 80050ae:	e7ae      	b.n	800500e <HAL_RTC_SetAlarm_IT+0x7e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80050b0:	f424 5408 	bic.w	r4, r4, #8704	@ 0x2200
 80050b4:	6194      	str	r4, [r2, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80050b6:	2402      	movs	r4, #2
 80050b8:	65d4      	str	r4, [r2, #92]	@ 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 80050ba:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80050be:	bf09      	itett	eq
 80050c0:	69cb      	ldreq	r3, [r1, #28]
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80050c2:	6493      	strne	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80050c4:	4303      	orreq	r3, r0
 80050c6:	64d3      	streq	r3, [r2, #76]	@ 0x4c
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80050c8:	bf18      	it	ne
 80050ca:	64d0      	strne	r0, [r2, #76]	@ 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80050cc:	4b05      	ldr	r3, [pc, #20]	@ (80050e4 <HAL_RTC_SetAlarm_IT+0x154>)
 80050ce:	684a      	ldr	r2, [r1, #4]
 80050d0:	675a      	str	r2, [r3, #116]	@ 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80050d2:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80050d4:	f042 0202 	orr.w	r2, r2, #2
 80050d8:	632a      	str	r2, [r5, #48]	@ 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80050da:	699a      	ldr	r2, [r3, #24]
 80050dc:	f442 5208 	orr.w	r2, r2, #8704	@ 0x2200
 80050e0:	e7b8      	b.n	8005054 <HAL_RTC_SetAlarm_IT+0xc4>
 80050e2:	bf00      	nop
 80050e4:	40002800 	.word	0x40002800
 80050e8:	58000800 	.word	0x58000800

080050ec <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80050ec:	f890 202c 	ldrb.w	r2, [r0, #44]	@ 0x2c
 80050f0:	2a01      	cmp	r2, #1
{
 80050f2:	4603      	mov	r3, r0
 80050f4:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80050f8:	d012      	beq.n	8005120 <HAL_RTCEx_EnableBypassShadow+0x34>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005124 <HAL_RTCEx_EnableBypassShadow+0x38>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 80050fc:	f883 002d 	strb.w	r0, [r3, #45]	@ 0x2d
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005100:	21ca      	movs	r1, #202	@ 0xca
 8005102:	6251      	str	r1, [r2, #36]	@ 0x24
 8005104:	2153      	movs	r1, #83	@ 0x53
 8005106:	6251      	str	r1, [r2, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005108:	6991      	ldr	r1, [r2, #24]
 800510a:	f041 0120 	orr.w	r1, r1, #32
 800510e:	6191      	str	r1, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005110:	21ff      	movs	r1, #255	@ 0xff
 8005112:	6251      	str	r1, [r2, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005114:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8005116:	2201      	movs	r2, #1
 8005118:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 800511c:	f883 002c 	strb.w	r0, [r3, #44]	@ 0x2c

  return HAL_OK;
}
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	40002800 	.word	0x40002800

08005128 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005128:	f890 202c 	ldrb.w	r2, [r0, #44]	@ 0x2c
 800512c:	2a01      	cmp	r2, #1
{
 800512e:	4603      	mov	r3, r0
 8005130:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8005134:	d019      	beq.n	800516a <HAL_RTCEx_SetSSRU_IT+0x42>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005136:	4a0d      	ldr	r2, [pc, #52]	@ (800516c <HAL_RTCEx_SetSSRU_IT+0x44>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005138:	f883 002d 	strb.w	r0, [r3, #45]	@ 0x2d
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800513c:	21ca      	movs	r1, #202	@ 0xca
 800513e:	6251      	str	r1, [r2, #36]	@ 0x24
 8005140:	2153      	movs	r1, #83	@ 0x53
 8005142:	6251      	str	r1, [r2, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8005144:	6991      	ldr	r1, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8005146:	480a      	ldr	r0, [pc, #40]	@ (8005170 <HAL_RTCEx_SetSSRU_IT+0x48>)
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8005148:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800514c:	6191      	str	r1, [r2, #24]
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800514e:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
 8005152:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 8005156:	f8c0 1080 	str.w	r1, [r0, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800515a:	21ff      	movs	r1, #255	@ 0xff
 800515c:	6251      	str	r1, [r2, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800515e:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8005160:	2201      	movs	r2, #1
 8005162:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 8005166:	f883 002c 	strb.w	r0, [r3, #44]	@ 0x2c

  return HAL_OK;
}
 800516a:	4770      	bx	lr
 800516c:	40002800 	.word	0x40002800
 8005170:	58000800 	.word	0x58000800

08005174 <HAL_RTCEx_SSRUIRQHandler>:
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8005174:	4b06      	ldr	r3, [pc, #24]	@ (8005190 <HAL_RTCEx_SSRUIRQHandler+0x1c>)
 8005176:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005178:	0652      	lsls	r2, r2, #25
{
 800517a:	b510      	push	{r4, lr}
 800517c:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800517e:	d503      	bpl.n	8005188 <HAL_RTCEx_SSRUIRQHandler+0x14>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8005180:	2240      	movs	r2, #64	@ 0x40
 8005182:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8005184:	f7fe f9fa 	bl	800357c <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005188:	2301      	movs	r3, #1
 800518a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 800518e:	bd10      	pop	{r4, pc}
 8005190:	40002800 	.word	0x40002800

08005194 <HAL_RTCEx_AlarmBEventCallback>:
/**
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
 8005194:	4770      	bx	lr

08005196 <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8005196:	0089      	lsls	r1, r1, #2
 8005198:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800519c:	f501 4131 	add.w	r1, r1, #45312	@ 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80051a0:	600a      	str	r2, [r1, #0]
}
 80051a2:	4770      	bx	lr

080051a4 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 80051a4:	0089      	lsls	r1, r1, #2
 80051a6:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 80051aa:	f501 4131 	add.w	r1, r1, #45312	@ 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80051ae:	6808      	ldr	r0, [r1, #0]
}
 80051b0:	4770      	bx	lr
	...

080051b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051b4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b8:	461f      	mov	r7, r3
 80051ba:	4689      	mov	r9, r1
 80051bc:	4690      	mov	r8, r2
 80051be:	4604      	mov	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051c0:	f7fe f80c 	bl	80031dc <HAL_GetTick>
 80051c4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80051c6:	443d      	add	r5, r7
 80051c8:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 80051ca:	f7fe f807 	bl	80031dc <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051ce:	4b26      	ldr	r3, [pc, #152]	@ (8005268 <SPI_WaitFlagStateUntilTimeout+0xb4>)
 80051d0:	681e      	ldr	r6, [r3, #0]
 80051d2:	f3c6 36cb 	ubfx	r6, r6, #15, #12
 80051d6:	436e      	muls	r6, r5
  tmp_tickstart = HAL_GetTick();
 80051d8:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051da:	9601      	str	r6, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051dc:	6822      	ldr	r2, [r4, #0]
 80051de:	6893      	ldr	r3, [r2, #8]
 80051e0:	ea39 0303 	bics.w	r3, r9, r3
 80051e4:	bf0c      	ite	eq
 80051e6:	2301      	moveq	r3, #1
 80051e8:	2300      	movne	r3, #0
 80051ea:	4543      	cmp	r3, r8
 80051ec:	d101      	bne.n	80051f2 <SPI_WaitFlagStateUntilTimeout+0x3e>
      }
      count--;
    }
  }

  return HAL_OK;
 80051ee:	2000      	movs	r0, #0
 80051f0:	e02e      	b.n	8005250 <SPI_WaitFlagStateUntilTimeout+0x9c>
    if (Timeout != HAL_MAX_DELAY)
 80051f2:	1c7b      	adds	r3, r7, #1
 80051f4:	d0f3      	beq.n	80051de <SPI_WaitFlagStateUntilTimeout+0x2a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051f6:	f7fd fff1 	bl	80031dc <HAL_GetTick>
 80051fa:	eba0 000a 	sub.w	r0, r0, sl
 80051fe:	42a8      	cmp	r0, r5
 8005200:	d329      	bcc.n	8005256 <SPI_WaitFlagStateUntilTimeout+0xa2>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005202:	6823      	ldr	r3, [r4, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800520a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800520c:	6862      	ldr	r2, [r4, #4]
 800520e:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8005212:	d10a      	bne.n	800522a <SPI_WaitFlagStateUntilTimeout+0x76>
 8005214:	68a2      	ldr	r2, [r4, #8]
 8005216:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800521a:	d002      	beq.n	8005222 <SPI_WaitFlagStateUntilTimeout+0x6e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800521c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005220:	d103      	bne.n	800522a <SPI_WaitFlagStateUntilTimeout+0x76>
          __HAL_SPI_DISABLE(hspi);
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005228:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800522a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800522c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005230:	d107      	bne.n	8005242 <SPI_WaitFlagStateUntilTimeout+0x8e>
          SPI_RESET_CRC(hspi);
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005238:	601a      	str	r2, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005240:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005242:	2301      	movs	r3, #1
 8005244:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005248:	2300      	movs	r3, #0
 800524a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800524e:	2003      	movs	r0, #3
}
 8005250:	b002      	add	sp, #8
 8005252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (count == 0U)
 8005256:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005258:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 800525a:	2a00      	cmp	r2, #0
      count--;
 800525c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	bf08      	it	eq
 8005264:	4615      	moveq	r5, r2
 8005266:	e7b9      	b.n	80051dc <SPI_WaitFlagStateUntilTimeout+0x28>
 8005268:	2000007c 	.word	0x2000007c

0800526c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800526c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005270:	4699      	mov	r9, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005272:	2300      	movs	r3, #0
 8005274:	f88d 3003 	strb.w	r3, [sp, #3]
{
 8005278:	4604      	mov	r4, r0
 800527a:	4688      	mov	r8, r1
 800527c:	4617      	mov	r7, r2

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800527e:	f7fd ffad 	bl	80031dc <HAL_GetTick>
 8005282:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005284:	444d      	add	r5, r9
 8005286:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8005288:	f7fd ffa8 	bl	80031dc <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800528c:	4b2c      	ldr	r3, [pc, #176]	@ (8005340 <SPI_WaitFifoStateUntilTimeout+0xd4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800528e:	f8d4 b000 	ldr.w	fp, [r4]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005292:	681e      	ldr	r6, [r3, #0]
 8005294:	2323      	movs	r3, #35	@ 0x23
 8005296:	435e      	muls	r6, r3
 8005298:	0d36      	lsrs	r6, r6, #20
 800529a:	436e      	muls	r6, r5
  tmp_tickstart = HAL_GetTick();
 800529c:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800529e:	9601      	str	r6, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80052a0:	6822      	ldr	r2, [r4, #0]
 80052a2:	6893      	ldr	r3, [r2, #8]
 80052a4:	ea03 0308 	and.w	r3, r3, r8
 80052a8:	42bb      	cmp	r3, r7
 80052aa:	d101      	bne.n	80052b0 <SPI_WaitFifoStateUntilTimeout+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 80052ac:	2000      	movs	r0, #0
 80052ae:	e03a      	b.n	8005326 <SPI_WaitFifoStateUntilTimeout+0xba>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052b0:	f5b8 6fc0 	cmp.w	r8, #1536	@ 0x600
 80052b4:	d107      	bne.n	80052c6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80052b6:	b937      	cbnz	r7, 80052c6 <SPI_WaitFifoStateUntilTimeout+0x5a>
      tmpreg8 = *ptmpreg8;
 80052b8:	f89b 300c 	ldrb.w	r3, [fp, #12]
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80052c2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    if (Timeout != HAL_MAX_DELAY)
 80052c6:	f1b9 3fff 	cmp.w	r9, #4294967295
 80052ca:	d0ea      	beq.n	80052a2 <SPI_WaitFifoStateUntilTimeout+0x36>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052cc:	f7fd ff86 	bl	80031dc <HAL_GetTick>
 80052d0:	eba0 000a 	sub.w	r0, r0, sl
 80052d4:	42a8      	cmp	r0, r5
 80052d6:	d329      	bcc.n	800532c <SPI_WaitFifoStateUntilTimeout+0xc0>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052e0:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052e2:	6862      	ldr	r2, [r4, #4]
 80052e4:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80052e8:	d10a      	bne.n	8005300 <SPI_WaitFifoStateUntilTimeout+0x94>
 80052ea:	68a2      	ldr	r2, [r4, #8]
 80052ec:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80052f0:	d002      	beq.n	80052f8 <SPI_WaitFifoStateUntilTimeout+0x8c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052f2:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80052f6:	d103      	bne.n	8005300 <SPI_WaitFifoStateUntilTimeout+0x94>
          __HAL_SPI_DISABLE(hspi);
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052fe:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005300:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005302:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005306:	d107      	bne.n	8005318 <SPI_WaitFifoStateUntilTimeout+0xac>
          SPI_RESET_CRC(hspi);
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005316:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005318:	2301      	movs	r3, #1
 800531a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800531e:	2300      	movs	r3, #0
 8005320:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005324:	2003      	movs	r0, #3
}
 8005326:	b003      	add	sp, #12
 8005328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (count == 0U)
 800532c:	9a01      	ldr	r2, [sp, #4]
      count--;
 800532e:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8005330:	2a00      	cmp	r2, #0
      count--;
 8005332:	f103 33ff 	add.w	r3, r3, #4294967295
 8005336:	9301      	str	r3, [sp, #4]
 8005338:	bf08      	it	eq
 800533a:	4615      	moveq	r5, r2
 800533c:	e7b0      	b.n	80052a0 <SPI_WaitFifoStateUntilTimeout+0x34>
 800533e:	bf00      	nop
 8005340:	2000007c 	.word	0x2000007c

08005344 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005344:	b573      	push	{r0, r1, r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005346:	460b      	mov	r3, r1
 8005348:	9200      	str	r2, [sp, #0]
{
 800534a:	460d      	mov	r5, r1
 800534c:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800534e:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005352:	2200      	movs	r2, #0
{
 8005354:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005356:	f7ff ff89 	bl	800526c <SPI_WaitFifoStateUntilTimeout>
 800535a:	4602      	mov	r2, r0
 800535c:	b130      	cbz	r0, 800536c <SPI_EndRxTxTransaction+0x28>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800535e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005360:	f043 0320 	orr.w	r3, r3, #32
 8005364:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005366:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8005368:	b002      	add	sp, #8
 800536a:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800536c:	9600      	str	r6, [sp, #0]
 800536e:	462b      	mov	r3, r5
 8005370:	2180      	movs	r1, #128	@ 0x80
 8005372:	4620      	mov	r0, r4
 8005374:	f7ff ff1e 	bl	80051b4 <SPI_WaitFlagStateUntilTimeout>
 8005378:	4602      	mov	r2, r0
 800537a:	2800      	cmp	r0, #0
 800537c:	d1ef      	bne.n	800535e <SPI_EndRxTxTransaction+0x1a>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800537e:	9600      	str	r6, [sp, #0]
 8005380:	462b      	mov	r3, r5
 8005382:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005386:	4620      	mov	r0, r4
 8005388:	f7ff ff70 	bl	800526c <SPI_WaitFifoStateUntilTimeout>
 800538c:	2800      	cmp	r0, #0
 800538e:	d0eb      	beq.n	8005368 <SPI_EndRxTxTransaction+0x24>
 8005390:	e7e5      	b.n	800535e <SPI_EndRxTxTransaction+0x1a>

08005392 <HAL_SPI_Init>:
{
 8005392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hspi == NULL)
 8005394:	4604      	mov	r4, r0
 8005396:	2800      	cmp	r0, #0
 8005398:	d07e      	beq.n	8005498 <HAL_SPI_Init+0x106>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800539a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800539c:	2b00      	cmp	r3, #0
 800539e:	d150      	bne.n	8005442 <HAL_SPI_Init+0xb0>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053a0:	6842      	ldr	r2, [r0, #4]
 80053a2:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80053a6:	d000      	beq.n	80053aa <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053a8:	61c3      	str	r3, [r0, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80053aa:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 80053ae:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80053b2:	b923      	cbnz	r3, 80053be <HAL_SPI_Init+0x2c>
    hspi->Lock = HAL_UNLOCKED;
 80053b4:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 80053b8:	4620      	mov	r0, r4
 80053ba:	f7fd fdad 	bl	8002f18 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80053be:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053c0:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80053c2:	2302      	movs	r3, #2
 80053c4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80053c8:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053ca:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 80053ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053d2:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053d4:	f04f 0300 	mov.w	r3, #0
 80053d8:	d937      	bls.n	800544a <HAL_SPI_Init+0xb8>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053da:	461d      	mov	r5, r3
 80053dc:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053e0:	bf18      	it	ne
 80053e2:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053e4:	68a7      	ldr	r7, [r4, #8]
 80053e6:	6863      	ldr	r3, [r4, #4]
 80053e8:	69a1      	ldr	r1, [r4, #24]
 80053ea:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80053ec:	f407 4704 	and.w	r7, r7, #33792	@ 0x8400
 80053f0:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80053f4:	433b      	orrs	r3, r7
 80053f6:	6927      	ldr	r7, [r4, #16]
 80053f8:	f007 0702 	and.w	r7, r7, #2
 80053fc:	433b      	orrs	r3, r7
 80053fe:	6967      	ldr	r7, [r4, #20]
 8005400:	f007 0701 	and.w	r7, r7, #1
 8005404:	433b      	orrs	r3, r7
 8005406:	f401 7700 	and.w	r7, r1, #512	@ 0x200
 800540a:	433b      	orrs	r3, r7
 800540c:	69e7      	ldr	r7, [r4, #28]
 800540e:	f007 0738 	and.w	r7, r7, #56	@ 0x38
 8005412:	433b      	orrs	r3, r7
 8005414:	6a27      	ldr	r7, [r4, #32]
 8005416:	f007 0780 	and.w	r7, r7, #128	@ 0x80
 800541a:	433b      	orrs	r3, r7
 800541c:	f406 5700 	and.w	r7, r6, #8192	@ 0x2000
 8005420:	433b      	orrs	r3, r7
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005422:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005426:	6013      	str	r3, [r2, #0]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005428:	d114      	bne.n	8005454 <HAL_SPI_Init+0xc2>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800542a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800542c:	bb8b      	cbnz	r3, 8005492 <HAL_SPI_Init+0x100>
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800542e:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 8005432:	d90d      	bls.n	8005450 <HAL_SPI_Init+0xbe>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005434:	2302      	movs	r3, #2
 8005436:	6323      	str	r3, [r4, #48]	@ 0x30
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8005438:	6813      	ldr	r3, [r2, #0]
 800543a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800543e:	6013      	str	r3, [r2, #0]
 8005440:	e008      	b.n	8005454 <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005442:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005444:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005448:	e7af      	b.n	80053aa <HAL_SPI_Init+0x18>
 800544a:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 800544e:	e7c7      	b.n	80053e0 <HAL_SPI_Init+0x4e>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005450:	2301      	movs	r3, #1
 8005452:	6323      	str	r3, [r4, #48]	@ 0x30
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005454:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005456:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 8005458:	f003 0310 	and.w	r3, r3, #16
 800545c:	f007 0708 	and.w	r7, r7, #8
 8005460:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 8005464:	433b      	orrs	r3, r7
 8005466:	0c09      	lsrs	r1, r1, #16
 8005468:	4303      	orrs	r3, r0
 800546a:	f001 0104 	and.w	r1, r1, #4
 800546e:	430b      	orrs	r3, r1
 8005470:	432b      	orrs	r3, r5
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005472:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005476:	6053      	str	r3, [r2, #4]
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8005478:	bf04      	itt	eq
 800547a:	8da3      	ldrheq	r3, [r4, #44]	@ 0x2c
 800547c:	6113      	streq	r3, [r2, #16]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800547e:	69d3      	ldr	r3, [r2, #28]
 8005480:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005484:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005486:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005488:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800548a:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800548c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8005490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8005492:	2b02      	cmp	r3, #2
 8005494:	d1de      	bne.n	8005454 <HAL_SPI_Init+0xc2>
 8005496:	e7cf      	b.n	8005438 <HAL_SPI_Init+0xa6>
    return HAL_ERROR;
 8005498:	2001      	movs	r0, #1
 800549a:	e7f9      	b.n	8005490 <HAL_SPI_Init+0xfe>

0800549c <HAL_SPI_TransmitReceive>:
{
 800549c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a0:	b087      	sub	sp, #28
 80054a2:	4699      	mov	r9, r3
  __IO uint32_t tmpreg = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	9305      	str	r3, [sp, #20]
  __IO uint8_t  tmpreg8 = 0;
 80054a8:	f88d 3013 	strb.w	r3, [sp, #19]
  __HAL_LOCK(hspi);
 80054ac:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
{
 80054b0:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80054b2:	9203      	str	r2, [sp, #12]
  __HAL_LOCK(hspi);
 80054b4:	2b01      	cmp	r3, #1
{
 80054b6:	4604      	mov	r4, r0
 80054b8:	460e      	mov	r6, r1
  __HAL_LOCK(hspi);
 80054ba:	f000 81d3 	beq.w	8005864 <HAL_SPI_TransmitReceive+0x3c8>
 80054be:	2301      	movs	r3, #1
 80054c0:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 80054c4:	f7fd fe8a 	bl	80031dc <HAL_GetTick>
  tmp_state           = hspi->State;
 80054c8:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054cc:	9a03      	ldr	r2, [sp, #12]
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 80054ce:	e9d4 5100 	ldrd	r5, r1, [r4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054d2:	2b01      	cmp	r3, #1
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 80054d4:	f8d5 a000 	ldr.w	sl, [r5]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 80054d8:	f8d5 b004 	ldr.w	fp, [r5, #4]
  tickstart = HAL_GetTick();
 80054dc:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80054de:	b2d8      	uxtb	r0, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054e0:	d00a      	beq.n	80054f8 <HAL_SPI_TransmitReceive+0x5c>
 80054e2:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 80054e6:	f040 81bb 	bne.w	8005860 <HAL_SPI_TransmitReceive+0x3c4>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054ea:	68a3      	ldr	r3, [r4, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f040 81b7 	bne.w	8005860 <HAL_SPI_TransmitReceive+0x3c4>
 80054f2:	2804      	cmp	r0, #4
 80054f4:	f040 81b4 	bne.w	8005860 <HAL_SPI_TransmitReceive+0x3c4>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054f8:	b93e      	cbnz	r6, 800550a <HAL_SPI_TransmitReceive+0x6e>
    errorcode = HAL_ERROR;
 80054fa:	2501      	movs	r5, #1
  __HAL_UNLOCK(hspi);
 80054fc:	2300      	movs	r3, #0
 80054fe:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8005502:	4628      	mov	r0, r5
 8005504:	b007      	add	sp, #28
 8005506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800550a:	2a00      	cmp	r2, #0
 800550c:	d0f5      	beq.n	80054fa <HAL_SPI_TransmitReceive+0x5e>
 800550e:	f1b9 0f00 	cmp.w	r9, #0
 8005512:	d0f2      	beq.n	80054fa <HAL_SPI_TransmitReceive+0x5e>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005514:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005518:	6422      	str	r2, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800551a:	2b04      	cmp	r3, #4
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800551c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  hspi->RxXferSize  = Size;
 800551e:	f8a4 9044 	strh.w	r9, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005522:	bf1c      	itt	ne
 8005524:	2305      	movne	r3, #5
 8005526:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800552a:	2300      	movs	r3, #0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800552c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005530:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->TxISR       = NULL;
 8005532:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 8005536:	f8a4 9046 	strh.w	r9, [r4, #70]	@ 0x46
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800553a:	63a6      	str	r6, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800553c:	f8a4 903e 	strh.w	r9, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005540:	f8a4 903c 	strh.w	r9, [r4, #60]	@ 0x3c
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005544:	d107      	bne.n	8005556 <HAL_SPI_TransmitReceive+0xba>
    SPI_RESET_CRC(hspi);
 8005546:	682b      	ldr	r3, [r5, #0]
 8005548:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800554c:	602b      	str	r3, [r5, #0]
 800554e:	682b      	ldr	r3, [r5, #0]
 8005550:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005554:	602b      	str	r3, [r5, #0]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005556:	68e0      	ldr	r0, [r4, #12]
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005558:	686b      	ldr	r3, [r5, #4]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800555a:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 800555e:	d802      	bhi.n	8005566 <HAL_SPI_TransmitReceive+0xca>
 8005560:	f1b9 0f01 	cmp.w	r9, #1
 8005564:	d04a      	beq.n	80055fc <HAL_SPI_TransmitReceive+0x160>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005566:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800556a:	606b      	str	r3, [r5, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8005570:	bf5e      	ittt	pl
 8005572:	682b      	ldrpl	r3, [r5, #0]
 8005574:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8005578:	602b      	strpl	r3, [r5, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800557a:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 800557e:	f240 8088 	bls.w	8005692 <HAL_SPI_TransmitReceive+0x1f6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005582:	b111      	cbz	r1, 800558a <HAL_SPI_TransmitReceive+0xee>
 8005584:	f1b9 0f01 	cmp.w	r9, #1
 8005588:	d11b      	bne.n	80055c2 <HAL_SPI_TransmitReceive+0x126>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800558a:	f836 3b02 	ldrh.w	r3, [r6], #2
 800558e:	60eb      	str	r3, [r5, #12]
      hspi->TxXferCount--;
 8005590:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005592:	63a6      	str	r6, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005594:	3b01      	subs	r3, #1
 8005596:	b29b      	uxth	r3, r3
 8005598:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800559a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800559c:	b29b      	uxth	r3, r3
 800559e:	b983      	cbnz	r3, 80055c2 <HAL_SPI_TransmitReceive+0x126>
 80055a0:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80055a4:	d10d      	bne.n	80055c2 <HAL_SPI_TransmitReceive+0x126>
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80055a6:	f01a 0f04 	tst.w	sl, #4
 80055aa:	d106      	bne.n	80055ba <HAL_SPI_TransmitReceive+0x11e>
 80055ac:	f01b 0f08 	tst.w	fp, #8
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80055b0:	bf1e      	ittt	ne
 80055b2:	682b      	ldrne	r3, [r5, #0]
 80055b4:	f443 7300 	orrne.w	r3, r3, #512	@ 0x200
 80055b8:	602b      	strne	r3, [r5, #0]
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80055ba:	682b      	ldr	r3, [r5, #0]
 80055bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80055c0:	602b      	str	r3, [r5, #0]
        txallowed = 1U;
 80055c2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	b9db      	cbnz	r3, 8005602 <HAL_SPI_TransmitReceive+0x166>
 80055ca:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	b9bb      	cbnz	r3, 8005602 <HAL_SPI_TransmitReceive+0x166>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055d2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80055d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055d8:	f040 8109 	bne.w	80057ee <HAL_SPI_TransmitReceive+0x352>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80055dc:	2201      	movs	r2, #1
 80055de:	f8cd 8000 	str.w	r8, [sp]
 80055e2:	463b      	mov	r3, r7
 80055e4:	4611      	mov	r1, r2
 80055e6:	4620      	mov	r0, r4
 80055e8:	f7ff fde4 	bl	80051b4 <SPI_WaitFlagStateUntilTimeout>
 80055ec:	2800      	cmp	r0, #0
 80055ee:	f000 80f6 	beq.w	80057de <HAL_SPI_TransmitReceive+0x342>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80055f2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80055f4:	f043 0302 	orr.w	r3, r3, #2
 80055f8:	6623      	str	r3, [r4, #96]	@ 0x60
          goto error;
 80055fa:	e048      	b.n	800568e <HAL_SPI_TransmitReceive+0x1f2>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005600:	e7b3      	b.n	800556a <HAL_SPI_TransmitReceive+0xce>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005602:	6823      	ldr	r3, [r4, #0]
 8005604:	689a      	ldr	r2, [r3, #8]
 8005606:	0790      	lsls	r0, r2, #30
 8005608:	d522      	bpl.n	8005650 <HAL_SPI_TransmitReceive+0x1b4>
 800560a:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800560c:	b292      	uxth	r2, r2
 800560e:	b1fa      	cbz	r2, 8005650 <HAL_SPI_TransmitReceive+0x1b4>
 8005610:	b1ed      	cbz	r5, 800564e <HAL_SPI_TransmitReceive+0x1b2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005612:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005614:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005618:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800561a:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800561c:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800561e:	3a01      	subs	r2, #1
 8005620:	b292      	uxth	r2, r2
 8005622:	87e2      	strh	r2, [r4, #62]	@ 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005624:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005626:	b292      	uxth	r2, r2
 8005628:	b98a      	cbnz	r2, 800564e <HAL_SPI_TransmitReceive+0x1b2>
 800562a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800562c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005630:	d10d      	bne.n	800564e <HAL_SPI_TransmitReceive+0x1b2>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005632:	f01a 0f04 	tst.w	sl, #4
 8005636:	d106      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x1aa>
 8005638:	f01b 0f08 	tst.w	fp, #8
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800563c:	bf1e      	ittt	ne
 800563e:	681a      	ldrne	r2, [r3, #0]
 8005640:	f442 7200 	orrne.w	r2, r2, #512	@ 0x200
 8005644:	601a      	strne	r2, [r3, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800564c:	601a      	str	r2, [r3, #0]
{
 800564e:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005650:	6899      	ldr	r1, [r3, #8]
 8005652:	f011 0101 	ands.w	r1, r1, #1
 8005656:	d00f      	beq.n	8005678 <HAL_SPI_TransmitReceive+0x1dc>
 8005658:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 800565c:	b292      	uxth	r2, r2
 800565e:	b15a      	cbz	r2, 8005678 <HAL_SPI_TransmitReceive+0x1dc>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005660:	68da      	ldr	r2, [r3, #12]
 8005662:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005664:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005668:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 800566a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800566e:	3b01      	subs	r3, #1
 8005670:	b29b      	uxth	r3, r3
 8005672:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8005676:	460d      	mov	r5, r1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005678:	f7fd fdb0 	bl	80031dc <HAL_GetTick>
 800567c:	eba0 0008 	sub.w	r0, r0, r8
 8005680:	42b8      	cmp	r0, r7
 8005682:	d39f      	bcc.n	80055c4 <HAL_SPI_TransmitReceive+0x128>
 8005684:	1c79      	adds	r1, r7, #1
 8005686:	d09d      	beq.n	80055c4 <HAL_SPI_TransmitReceive+0x128>
        hspi->State = HAL_SPI_STATE_READY;
 8005688:	2301      	movs	r3, #1
 800568a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        errorcode = HAL_TIMEOUT;
 800568e:	2503      	movs	r5, #3
 8005690:	e734      	b.n	80054fc <HAL_SPI_TransmitReceive+0x60>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005692:	b111      	cbz	r1, 800569a <HAL_SPI_TransmitReceive+0x1fe>
 8005694:	f1b9 0f01 	cmp.w	r9, #1
 8005698:	d10b      	bne.n	80056b2 <HAL_SPI_TransmitReceive+0x216>
      if (hspi->TxXferCount > 1U)
 800569a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800569c:	b29b      	uxth	r3, r3
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d968      	bls.n	8005774 <HAL_SPI_TransmitReceive+0x2d8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056a2:	f836 3b02 	ldrh.w	r3, [r6], #2
 80056a6:	60eb      	str	r3, [r5, #12]
        hspi->TxXferCount -= 2U;
 80056a8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056aa:	63a6      	str	r6, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80056ac:	3b02      	subs	r3, #2
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80056b2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056b4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	b923      	cbnz	r3, 80056c4 <HAL_SPI_TransmitReceive+0x228>
 80056ba:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80056be:	b29b      	uxth	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d086      	beq.n	80055d2 <HAL_SPI_TransmitReceive+0x136>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056c4:	6821      	ldr	r1, [r4, #0]
 80056c6:	688b      	ldr	r3, [r1, #8]
 80056c8:	079a      	lsls	r2, r3, #30
 80056ca:	d527      	bpl.n	800571c <HAL_SPI_TransmitReceive+0x280>
 80056cc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	b323      	cbz	r3, 800571c <HAL_SPI_TransmitReceive+0x280>
 80056d2:	b315      	cbz	r5, 800571a <HAL_SPI_TransmitReceive+0x27e>
        if (hspi->TxXferCount > 1U)
 80056d4:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 80056d8:	b292      	uxth	r2, r2
 80056da:	2a01      	cmp	r2, #1
 80056dc:	d96b      	bls.n	80057b6 <HAL_SPI_TransmitReceive+0x31a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056de:	f833 2b02 	ldrh.w	r2, [r3], #2
 80056e2:	60ca      	str	r2, [r1, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056e4:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80056e6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80056e8:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80056ee:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80056f0:	6823      	ldr	r3, [r4, #0]
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80056f2:	b292      	uxth	r2, r2
 80056f4:	b98a      	cbnz	r2, 800571a <HAL_SPI_TransmitReceive+0x27e>
 80056f6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80056f8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80056fc:	d10d      	bne.n	800571a <HAL_SPI_TransmitReceive+0x27e>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80056fe:	f01a 0f04 	tst.w	sl, #4
 8005702:	d106      	bne.n	8005712 <HAL_SPI_TransmitReceive+0x276>
 8005704:	f01b 0f08 	tst.w	fp, #8
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005708:	bf1e      	ittt	ne
 800570a:	681a      	ldrne	r2, [r3, #0]
 800570c:	f442 7200 	orrne.w	r2, r2, #512	@ 0x200
 8005710:	601a      	strne	r2, [r3, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005718:	601a      	str	r2, [r3, #0]
        txallowed = 1U;
 800571a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800571c:	6822      	ldr	r2, [r4, #0]
 800571e:	6891      	ldr	r1, [r2, #8]
 8005720:	f011 0101 	ands.w	r1, r1, #1
 8005724:	d01d      	beq.n	8005762 <HAL_SPI_TransmitReceive+0x2c6>
 8005726:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800572a:	b29b      	uxth	r3, r3
 800572c:	b1cb      	cbz	r3, 8005762 <HAL_SPI_TransmitReceive+0x2c6>
        if (hspi->RxXferCount > 1U)
 800572e:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005732:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005734:	b280      	uxth	r0, r0
 8005736:	2801      	cmp	r0, #1
 8005738:	d945      	bls.n	80057c6 <HAL_SPI_TransmitReceive+0x32a>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800573a:	68d0      	ldr	r0, [r2, #12]
 800573c:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005740:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005742:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005746:	3b02      	subs	r3, #2
 8005748:	b29b      	uxth	r3, r3
 800574a:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800574e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005752:	b29b      	uxth	r3, r3
 8005754:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005756:	bf9e      	ittt	ls
 8005758:	6853      	ldrls	r3, [r2, #4]
 800575a:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 800575e:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 8005760:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005762:	f7fd fd3b 	bl	80031dc <HAL_GetTick>
 8005766:	eba0 0008 	sub.w	r0, r0, r8
 800576a:	42b8      	cmp	r0, r7
 800576c:	d3a2      	bcc.n	80056b4 <HAL_SPI_TransmitReceive+0x218>
 800576e:	1c7b      	adds	r3, r7, #1
 8005770:	d0a0      	beq.n	80056b4 <HAL_SPI_TransmitReceive+0x218>
 8005772:	e789      	b.n	8005688 <HAL_SPI_TransmitReceive+0x1ec>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005774:	7833      	ldrb	r3, [r6, #0]
 8005776:	732b      	strb	r3, [r5, #12]
        hspi->pTxBuffPtr++;
 8005778:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800577a:	3301      	adds	r3, #1
 800577c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800577e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005780:	3b01      	subs	r3, #1
 8005782:	b29b      	uxth	r3, r3
 8005784:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005786:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005788:	b29b      	uxth	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	d191      	bne.n	80056b2 <HAL_SPI_TransmitReceive+0x216>
 800578e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005790:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005794:	d18d      	bne.n	80056b2 <HAL_SPI_TransmitReceive+0x216>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005796:	f01a 0f04 	tst.w	sl, #4
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800579a:	6823      	ldr	r3, [r4, #0]
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800579c:	d106      	bne.n	80057ac <HAL_SPI_TransmitReceive+0x310>
 800579e:	f01b 0f08 	tst.w	fp, #8
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80057a2:	bf1e      	ittt	ne
 80057a4:	681a      	ldrne	r2, [r3, #0]
 80057a6:	f442 7200 	orrne.w	r2, r2, #512	@ 0x200
 80057aa:	601a      	strne	r2, [r3, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	e77d      	b.n	80056b2 <HAL_SPI_TransmitReceive+0x216>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	730b      	strb	r3, [r1, #12]
          hspi->pTxBuffPtr++;
 80057ba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80057bc:	3301      	adds	r3, #1
 80057be:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80057c0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80057c2:	3b01      	subs	r3, #1
 80057c4:	e791      	b.n	80056ea <HAL_SPI_TransmitReceive+0x24e>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057c6:	7b12      	ldrb	r2, [r2, #12]
 80057c8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80057ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80057cc:	3301      	adds	r3, #1
 80057ce:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 80057d0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80057d4:	3b01      	subs	r3, #1
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 80057dc:	e7c0      	b.n	8005760 <HAL_SPI_TransmitReceive+0x2c4>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057de:	68e3      	ldr	r3, [r4, #12]
      tmpreg = READ_REG(hspi->Instance->DR);
 80057e0:	6825      	ldr	r5, [r4, #0]
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80057e6:	d120      	bne.n	800582a <HAL_SPI_TransmitReceive+0x38e>
      tmpreg = READ_REG(hspi->Instance->DR);
 80057e8:	68eb      	ldr	r3, [r5, #12]
 80057ea:	9305      	str	r3, [sp, #20]
      UNUSED(tmpreg);
 80057ec:	9b05      	ldr	r3, [sp, #20]
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80057ee:	6822      	ldr	r2, [r4, #0]
 80057f0:	6895      	ldr	r5, [r2, #8]
 80057f2:	f015 0510 	ands.w	r5, r5, #16
 80057f6:	d007      	beq.n	8005808 <HAL_SPI_TransmitReceive+0x36c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80057f8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80057fa:	f043 0302 	orr.w	r3, r3, #2
 80057fe:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005800:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8005804:	6093      	str	r3, [r2, #8]
    errorcode = HAL_ERROR;
 8005806:	2501      	movs	r5, #1
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005808:	4642      	mov	r2, r8
 800580a:	4639      	mov	r1, r7
 800580c:	4620      	mov	r0, r4
 800580e:	f7ff fd99 	bl	8005344 <SPI_EndRxTxTransaction>
 8005812:	b110      	cbz	r0, 800581a <HAL_SPI_TransmitReceive+0x37e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005814:	2320      	movs	r3, #32
 8005816:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8005818:	2501      	movs	r5, #1
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800581a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800581c:	2b00      	cmp	r3, #0
 800581e:	f47f ae6c 	bne.w	80054fa <HAL_SPI_TransmitReceive+0x5e>
    hspi->State = HAL_SPI_STATE_READY;
 8005822:	2301      	movs	r3, #1
 8005824:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
 8005828:	e668      	b.n	80054fc <HAL_SPI_TransmitReceive+0x60>
      tmpreg8 = *ptmpreg8;
 800582a:	7b2b      	ldrb	r3, [r5, #12]
 800582c:	b2db      	uxtb	r3, r3
 800582e:	f88d 3013 	strb.w	r3, [sp, #19]
      UNUSED(tmpreg8);
 8005832:	f89d 3013 	ldrb.w	r3, [sp, #19]
      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8005836:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005838:	2b02      	cmp	r3, #2
 800583a:	d1d8      	bne.n	80057ee <HAL_SPI_TransmitReceive+0x352>
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800583c:	2201      	movs	r2, #1
 800583e:	f8cd 8000 	str.w	r8, [sp]
 8005842:	463b      	mov	r3, r7
 8005844:	4611      	mov	r1, r2
 8005846:	4620      	mov	r0, r4
 8005848:	f7ff fcb4 	bl	80051b4 <SPI_WaitFlagStateUntilTimeout>
 800584c:	2800      	cmp	r0, #0
 800584e:	f47f aed0 	bne.w	80055f2 <HAL_SPI_TransmitReceive+0x156>
        tmpreg8 = *ptmpreg8;
 8005852:	7b2b      	ldrb	r3, [r5, #12]
 8005854:	b2db      	uxtb	r3, r3
 8005856:	f88d 3013 	strb.w	r3, [sp, #19]
        UNUSED(tmpreg8);
 800585a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800585e:	e7c6      	b.n	80057ee <HAL_SPI_TransmitReceive+0x352>
    errorcode = HAL_BUSY;
 8005860:	2502      	movs	r5, #2
 8005862:	e64b      	b.n	80054fc <HAL_SPI_TransmitReceive+0x60>
  __HAL_LOCK(hspi);
 8005864:	2502      	movs	r5, #2
 8005866:	e64c      	b.n	8005502 <HAL_SPI_TransmitReceive+0x66>

08005868 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8005868:	4a03      	ldr	r2, [pc, #12]	@ (8005878 <LL_PWR_UnselectSUBGHZSPI_NSS+0x10>)
 800586a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800586e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005872:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005876:	4770      	bx	lr
 8005878:	58000400 	.word	0x58000400

0800587c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800587c:	4a03      	ldr	r2, [pc, #12]	@ (800588c <LL_PWR_SelectSUBGHZSPI_NSS+0x10>)
 800587e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005882:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005886:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800588a:	4770      	bx	lr
 800588c:	58000400 	.word	0x58000400

08005890 <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8005890:	4b07      	ldr	r3, [pc, #28]	@ (80058b0 <SUBGHZSPI_Init+0x20>)
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005898:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800589a:	f440 7041 	orr.w	r0, r0, #772	@ 0x304
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800589e:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80058a2:	6018      	str	r0, [r3, #0]
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80058a4:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058ac:	601a      	str	r2, [r3, #0]
}
 80058ae:	4770      	bx	lr
 80058b0:	58010000 	.word	0x58010000

080058b4 <HAL_SUBGHZ_Init>:
{
 80058b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if (hsubghz == NULL)
 80058b6:	4605      	mov	r5, r0
 80058b8:	2800      	cmp	r0, #0
 80058ba:	d04e      	beq.n	800595a <HAL_SUBGHZ_Init+0xa6>
  subghz_state = hsubghz->State;
 80058bc:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 80058be:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 80058c2:	b16b      	cbz	r3, 80058e0 <HAL_SUBGHZ_Init+0x2c>
 80058c4:	2c03      	cmp	r4, #3
 80058c6:	d00b      	beq.n	80058e0 <HAL_SUBGHZ_Init+0x2c>
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80058c8:	4b25      	ldr	r3, [pc, #148]	@ (8005960 <HAL_SUBGHZ_Init+0xac>)
 80058ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058ce:	619a      	str	r2, [r3, #24]
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80058d0:	6828      	ldr	r0, [r5, #0]
 80058d2:	f7ff ffdd 	bl	8005890 <SUBGHZSPI_Init>
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80058d6:	2400      	movs	r4, #0
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80058d8:	2301      	movs	r3, #1
 80058da:	712b      	strb	r3, [r5, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80058dc:	60ac      	str	r4, [r5, #8]
 80058de:	e02f      	b.n	8005940 <HAL_SUBGHZ_Init+0x8c>
    hsubghz->Lock = HAL_UNLOCKED;
 80058e0:	2300      	movs	r3, #0
 80058e2:	716b      	strb	r3, [r5, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 80058e4:	4628      	mov	r0, r5
 80058e6:	f7fd fc0d 	bl	8003104 <HAL_SUBGHZ_MspInit>
  SET_BIT(EXTI->IMR2, ExtiLine);
 80058ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005964 <HAL_SUBGHZ_Init+0xb0>)
 80058ec:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80058f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 80058f8:	2c00      	cmp	r4, #0
 80058fa:	d1e5      	bne.n	80058c8 <HAL_SUBGHZ_Init+0x14>
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80058fc:	2302      	movs	r3, #2
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80058fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005902:	71ab      	strb	r3, [r5, #6]
 8005904:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005908:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800590c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005910:	4b15      	ldr	r3, [pc, #84]	@ (8005968 <HAL_SUBGHZ_Init+0xb4>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	211c      	movs	r1, #28
 8005916:	434b      	muls	r3, r1
 8005918:	0cdb      	lsrs	r3, r3, #19
 800591a:	2164      	movs	r1, #100	@ 0x64
 800591c:	434b      	muls	r3, r1
 800591e:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 8005920:	9b01      	ldr	r3, [sp, #4]
 8005922:	b993      	cbnz	r3, 800594a <HAL_SUBGHZ_Init+0x96>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005924:	2401      	movs	r4, #1
 8005926:	60ac      	str	r4, [r5, #8]
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005928:	f7ff ff9e 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800592c:	4b0c      	ldr	r3, [pc, #48]	@ (8005960 <HAL_SUBGHZ_Init+0xac>)
 800592e:	689a      	ldr	r2, [r3, #8]
 8005930:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005934:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8005936:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800593a:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 800593c:	2c00      	cmp	r4, #0
 800593e:	d0c7      	beq.n	80058d0 <HAL_SUBGHZ_Init+0x1c>
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005940:	2301      	movs	r3, #1
 8005942:	71ab      	strb	r3, [r5, #6]
}
 8005944:	4620      	mov	r0, r4
 8005946:	b003      	add	sp, #12
 8005948:	bd30      	pop	{r4, r5, pc}
      count--;
 800594a:	9b01      	ldr	r3, [sp, #4]
 800594c:	3b01      	subs	r3, #1
 800594e:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8005950:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005954:	045b      	lsls	r3, r3, #17
 8005956:	d4e3      	bmi.n	8005920 <HAL_SUBGHZ_Init+0x6c>
 8005958:	e7e6      	b.n	8005928 <HAL_SUBGHZ_Init+0x74>
    return status;
 800595a:	2401      	movs	r4, #1
 800595c:	e7f2      	b.n	8005944 <HAL_SUBGHZ_Init+0x90>
 800595e:	bf00      	nop
 8005960:	58000400 	.word	0x58000400
 8005964:	58000800 	.word	0x58000800
 8005968:	2000007c 	.word	0x2000007c

0800596c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800596c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800596e:	4d17      	ldr	r5, [pc, #92]	@ (80059cc <SUBGHZSPI_Transmit+0x60>)
 8005970:	682b      	ldr	r3, [r5, #0]
{
 8005972:	4602      	mov	r2, r0
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005974:	201c      	movs	r0, #28
 8005976:	4343      	muls	r3, r0
 8005978:	0cdb      	lsrs	r3, r3, #19
 800597a:	2064      	movs	r0, #100	@ 0x64
 800597c:	4343      	muls	r3, r0
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800597e:	4814      	ldr	r0, [pc, #80]	@ (80059d0 <SUBGHZSPI_Transmit+0x64>)
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005980:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 8005982:	9b01      	ldr	r3, [sp, #4]
 8005984:	b993      	cbnz	r3, 80059ac <SUBGHZSPI_Transmit+0x40>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005986:	2001      	movs	r0, #1
 8005988:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 800598a:	4c11      	ldr	r4, [pc, #68]	@ (80059d0 <SUBGHZSPI_Transmit+0x64>)
 800598c:	7321      	strb	r1, [r4, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800598e:	682b      	ldr	r3, [r5, #0]
 8005990:	211c      	movs	r1, #28
 8005992:	434b      	muls	r3, r1
 8005994:	0cdb      	lsrs	r3, r3, #19
 8005996:	2164      	movs	r1, #100	@ 0x64
 8005998:	434b      	muls	r3, r1
 800599a:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800599c:	9b01      	ldr	r3, [sp, #4]
 800599e:	b96b      	cbnz	r3, 80059bc <SUBGHZSPI_Transmit+0x50>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80059a0:	2001      	movs	r0, #1
 80059a2:	6090      	str	r0, [r2, #8]
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80059a4:	4b0a      	ldr	r3, [pc, #40]	@ (80059d0 <SUBGHZSPI_Transmit+0x64>)
 80059a6:	68db      	ldr	r3, [r3, #12]

  return status;
}
 80059a8:	b003      	add	sp, #12
 80059aa:	bd30      	pop	{r4, r5, pc}
    count--;
 80059ac:	9b01      	ldr	r3, [sp, #4]
 80059ae:	3b01      	subs	r3, #1
 80059b0:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80059b2:	6883      	ldr	r3, [r0, #8]
 80059b4:	079c      	lsls	r4, r3, #30
 80059b6:	d5e4      	bpl.n	8005982 <SUBGHZSPI_Transmit+0x16>
  HAL_StatusTypeDef status = HAL_OK;
 80059b8:	2000      	movs	r0, #0
 80059ba:	e7e6      	b.n	800598a <SUBGHZSPI_Transmit+0x1e>
    count--;
 80059bc:	9b01      	ldr	r3, [sp, #4]
 80059be:	3b01      	subs	r3, #1
 80059c0:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80059c2:	68a3      	ldr	r3, [r4, #8]
 80059c4:	07db      	lsls	r3, r3, #31
 80059c6:	d5e9      	bpl.n	800599c <SUBGHZSPI_Transmit+0x30>
 80059c8:	e7ec      	b.n	80059a4 <SUBGHZSPI_Transmit+0x38>
 80059ca:	bf00      	nop
 80059cc:	2000007c 	.word	0x2000007c
 80059d0:	58010000 	.word	0x58010000

080059d4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80059d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80059d6:	4d18      	ldr	r5, [pc, #96]	@ (8005a38 <SUBGHZSPI_Receive+0x64>)
 80059d8:	682b      	ldr	r3, [r5, #0]
{
 80059da:	4602      	mov	r2, r0
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80059dc:	201c      	movs	r0, #28
 80059de:	4343      	muls	r3, r0
 80059e0:	0cdb      	lsrs	r3, r3, #19
 80059e2:	2064      	movs	r0, #100	@ 0x64
 80059e4:	4343      	muls	r3, r0
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80059e6:	4815      	ldr	r0, [pc, #84]	@ (8005a3c <SUBGHZSPI_Receive+0x68>)
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80059e8:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 80059ea:	9b01      	ldr	r3, [sp, #4]
 80059ec:	b9a3      	cbnz	r3, 8005a18 <SUBGHZSPI_Receive+0x44>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80059ee:	2001      	movs	r0, #1
 80059f0:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 80059f2:	4c12      	ldr	r4, [pc, #72]	@ (8005a3c <SUBGHZSPI_Receive+0x68>)
 80059f4:	23ff      	movs	r3, #255	@ 0xff
 80059f6:	7323      	strb	r3, [r4, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80059f8:	682b      	ldr	r3, [r5, #0]
 80059fa:	251c      	movs	r5, #28
 80059fc:	436b      	muls	r3, r5
 80059fe:	0cdb      	lsrs	r3, r3, #19
 8005a00:	2564      	movs	r5, #100	@ 0x64
 8005a02:	436b      	muls	r3, r5
 8005a04:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8005a06:	9b01      	ldr	r3, [sp, #4]
 8005a08:	b973      	cbnz	r3, 8005a28 <SUBGHZSPI_Receive+0x54>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005a0a:	2001      	movs	r0, #1
 8005a0c:	6090      	str	r0, [r2, #8]
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8005a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a3c <SUBGHZSPI_Receive+0x68>)
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	700b      	strb	r3, [r1, #0]

  return status;
}
 8005a14:	b003      	add	sp, #12
 8005a16:	bd30      	pop	{r4, r5, pc}
    count--;
 8005a18:	9b01      	ldr	r3, [sp, #4]
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8005a1e:	6883      	ldr	r3, [r0, #8]
 8005a20:	079c      	lsls	r4, r3, #30
 8005a22:	d5e2      	bpl.n	80059ea <SUBGHZSPI_Receive+0x16>
  HAL_StatusTypeDef status = HAL_OK;
 8005a24:	2000      	movs	r0, #0
 8005a26:	e7e4      	b.n	80059f2 <SUBGHZSPI_Receive+0x1e>
    count--;
 8005a28:	9b01      	ldr	r3, [sp, #4]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8005a2e:	68a3      	ldr	r3, [r4, #8]
 8005a30:	07db      	lsls	r3, r3, #31
 8005a32:	d5e8      	bpl.n	8005a06 <SUBGHZSPI_Receive+0x32>
 8005a34:	e7eb      	b.n	8005a0e <SUBGHZSPI_Receive+0x3a>
 8005a36:	bf00      	nop
 8005a38:	2000007c 	.word	0x2000007c
 8005a3c:	58010000 	.word	0x58010000

08005a40 <SUBGHZ_WaitOnBusy>:
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8005a40:	4b0e      	ldr	r3, [pc, #56]	@ (8005a7c <SUBGHZ_WaitOnBusy+0x3c>)
{
 8005a42:	b513      	push	{r0, r1, r4, lr}
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8005a44:	681b      	ldr	r3, [r3, #0]
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8005a46:	4c0e      	ldr	r4, [pc, #56]	@ (8005a80 <SUBGHZ_WaitOnBusy+0x40>)
 8005a48:	2118      	movs	r1, #24
 8005a4a:	434b      	muls	r3, r1
 8005a4c:	0d1b      	lsrs	r3, r3, #20
 8005a4e:	2164      	movs	r1, #100	@ 0x64
 8005a50:	434b      	muls	r3, r1
{
 8005a52:	4602      	mov	r2, r0
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8005a54:	9301      	str	r3, [sp, #4]
 8005a56:	6961      	ldr	r1, [r4, #20]
  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
 8005a58:	9b01      	ldr	r3, [sp, #4]
 8005a5a:	b923      	cbnz	r3, 8005a66 <SUBGHZ_WaitOnBusy+0x26>
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	6093      	str	r3, [r2, #8]
      status  = HAL_ERROR;
 8005a60:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 8005a62:	b002      	add	sp, #8
 8005a64:	bd10      	pop	{r4, pc}
    count--;
 8005a66:	9b01      	ldr	r3, [sp, #4]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8005a6c:	6960      	ldr	r0, [r4, #20]
 8005a6e:	f010 0002 	ands.w	r0, r0, #2
 8005a72:	d0f6      	beq.n	8005a62 <SUBGHZ_WaitOnBusy+0x22>
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8005a74:	f011 0004 	ands.w	r0, r1, #4
 8005a78:	d1ed      	bne.n	8005a56 <SUBGHZ_WaitOnBusy+0x16>
 8005a7a:	e7f2      	b.n	8005a62 <SUBGHZ_WaitOnBusy+0x22>
 8005a7c:	2000007c 	.word	0x2000007c
 8005a80:	58000400 	.word	0x58000400

08005a84 <SUBGHZ_CheckDeviceReady>:
{
 8005a84:	b507      	push	{r0, r1, r2, lr}
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8005a86:	7903      	ldrb	r3, [r0, #4]
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d10f      	bne.n	8005aac <SUBGHZ_CheckDeviceReady+0x28>
    count  = SUBGHZ_NSS_LOOP_TIME;
 8005a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ab8 <SUBGHZ_CheckDeviceReady+0x34>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2218      	movs	r2, #24
 8005a92:	4353      	muls	r3, r2
 8005a94:	0c1b      	lsrs	r3, r3, #16
 8005a96:	9301      	str	r3, [sp, #4]
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005a98:	f7ff fef0 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
      count--;
 8005a9c:	9b01      	ldr	r3, [sp, #4]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8005aa2:	9b01      	ldr	r3, [sp, #4]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1f9      	bne.n	8005a9c <SUBGHZ_CheckDeviceReady+0x18>
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005aa8:	f7ff fede 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
}
 8005aac:	b003      	add	sp, #12
 8005aae:	f85d eb04 	ldr.w	lr, [sp], #4
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8005ab2:	f7ff bfc5 	b.w	8005a40 <SUBGHZ_WaitOnBusy>
 8005ab6:	bf00      	nop
 8005ab8:	2000007c 	.word	0x2000007c

08005abc <HAL_SUBGHZ_WriteRegisters>:
{
 8005abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005abe:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005ac0:	7983      	ldrb	r3, [r0, #6]
 8005ac2:	2b01      	cmp	r3, #1
{
 8005ac4:	4615      	mov	r5, r2
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005aca:	b2da      	uxtb	r2, r3
 8005acc:	d12d      	bne.n	8005b2a <HAL_SUBGHZ_WriteRegisters+0x6e>
    __HAL_LOCK(hsubghz);
 8005ace:	7943      	ldrb	r3, [r0, #5]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d02a      	beq.n	8005b2a <HAL_SUBGHZ_WriteRegisters+0x6e>
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8005ad4:	2302      	movs	r3, #2
    __HAL_LOCK(hsubghz);
 8005ad6:	7142      	strb	r2, [r0, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8005ad8:	7183      	strb	r3, [r0, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005ada:	f7ff ffd3 	bl	8005a84 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8005ade:	210d      	movs	r1, #13
 8005ae0:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005ae2:	f7ff fecb 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8005ae6:	f7ff ff41 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005aea:	0a39      	lsrs	r1, r7, #8
 8005aec:	4620      	mov	r0, r4
 8005aee:	f7ff ff3d 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005af2:	b2f9      	uxtb	r1, r7
 8005af4:	4620      	mov	r0, r4
 8005af6:	f7ff ff39 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005afa:	442e      	add	r6, r5
 8005afc:	42b5      	cmp	r5, r6
 8005afe:	d10e      	bne.n	8005b1e <HAL_SUBGHZ_WriteRegisters+0x62>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005b00:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005b02:	f7ff feb1 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005b06:	f7ff ff9b 	bl	8005a40 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005b0a:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005b0c:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005b0e:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005b10:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8005b12:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005b16:	bf18      	it	ne
 8005b18:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8005b1a:	7163      	strb	r3, [r4, #5]
}
 8005b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005b1e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8005b22:	4620      	mov	r0, r4
 8005b24:	f7ff ff22 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005b28:	e7e8      	b.n	8005afc <HAL_SUBGHZ_WriteRegisters+0x40>
    __HAL_LOCK(hsubghz);
 8005b2a:	2002      	movs	r0, #2
 8005b2c:	e7f6      	b.n	8005b1c <HAL_SUBGHZ_WriteRegisters+0x60>

08005b2e <HAL_SUBGHZ_ReadRegisters>:
{
 8005b2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b30:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005b32:	7983      	ldrb	r3, [r0, #6]
 8005b34:	2b01      	cmp	r3, #1
{
 8005b36:	4615      	mov	r5, r2
 8005b38:	4604      	mov	r4, r0
 8005b3a:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005b3c:	b2da      	uxtb	r2, r3
 8005b3e:	d12f      	bne.n	8005ba0 <HAL_SUBGHZ_ReadRegisters+0x72>
    __HAL_LOCK(hsubghz);
 8005b40:	7943      	ldrb	r3, [r0, #5]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d02c      	beq.n	8005ba0 <HAL_SUBGHZ_ReadRegisters+0x72>
 8005b46:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005b48:	f7ff ff9c 	bl	8005a84 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8005b4c:	211d      	movs	r1, #29
 8005b4e:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005b50:	f7ff fe94 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8005b54:	f7ff ff0a 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005b58:	0a39      	lsrs	r1, r7, #8
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	f7ff ff06 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005b60:	b2f9      	uxtb	r1, r7
 8005b62:	4620      	mov	r0, r4
 8005b64:	f7ff ff02 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8005b68:	2100      	movs	r1, #0
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f7ff fefe 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005b70:	442e      	add	r6, r5
 8005b72:	42ae      	cmp	r6, r5
 8005b74:	d10e      	bne.n	8005b94 <HAL_SUBGHZ_ReadRegisters+0x66>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005b76:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005b78:	f7ff fe76 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005b7c:	f7ff ff60 	bl	8005a40 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005b80:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005b82:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005b84:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005b86:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8005b88:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005b8c:	bf18      	it	ne
 8005b8e:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8005b90:	7163      	strb	r3, [r4, #5]
}
 8005b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005b94:	4629      	mov	r1, r5
 8005b96:	4620      	mov	r0, r4
 8005b98:	f7ff ff1c 	bl	80059d4 <SUBGHZSPI_Receive>
      pData++;
 8005b9c:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8005b9e:	e7e8      	b.n	8005b72 <HAL_SUBGHZ_ReadRegisters+0x44>
    __HAL_LOCK(hsubghz);
 8005ba0:	2002      	movs	r0, #2
 8005ba2:	e7f6      	b.n	8005b92 <HAL_SUBGHZ_ReadRegisters+0x64>

08005ba4 <HAL_SUBGHZ_ExecSetCmd>:
{
 8005ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ba6:	461f      	mov	r7, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005ba8:	7983      	ldrb	r3, [r0, #6]
 8005baa:	2b01      	cmp	r3, #1
{
 8005bac:	4615      	mov	r5, r2
 8005bae:	4604      	mov	r4, r0
 8005bb0:	460e      	mov	r6, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	d12c      	bne.n	8005c10 <HAL_SUBGHZ_ExecSetCmd+0x6c>
    __HAL_LOCK(hsubghz);
 8005bb6:	7943      	ldrb	r3, [r0, #5]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d029      	beq.n	8005c10 <HAL_SUBGHZ_ExecSetCmd+0x6c>
 8005bbc:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005bbe:	f7ff ff61 	bl	8005a84 <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8005bc2:	f006 03ef 	and.w	r3, r6, #239	@ 0xef
 8005bc6:	f1a3 0284 	sub.w	r2, r3, #132	@ 0x84
 8005bca:	4253      	negs	r3, r2
 8005bcc:	4153      	adcs	r3, r2
 8005bce:	7123      	strb	r3, [r4, #4]
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005bd0:	4631      	mov	r1, r6
 8005bd2:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005bd4:	f7ff fe52 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005bd8:	f7ff fec8 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005bdc:	442f      	add	r7, r5
 8005bde:	42bd      	cmp	r5, r7
 8005be0:	d110      	bne.n	8005c04 <HAL_SUBGHZ_ExecSetCmd+0x60>
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005be2:	f7ff fe41 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
    if (Command != RADIO_SET_SLEEP)
 8005be6:	2e84      	cmp	r6, #132	@ 0x84
 8005be8:	d002      	beq.n	8005bf0 <HAL_SUBGHZ_ExecSetCmd+0x4c>
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005bea:	4620      	mov	r0, r4
 8005bec:	f7ff ff28 	bl	8005a40 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005bf0:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005bf2:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005bf4:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005bf6:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8005bf8:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005bfc:	bf18      	it	ne
 8005bfe:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8005c00:	7163      	strb	r3, [r4, #5]
}
 8005c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005c04:	f815 1b01 	ldrb.w	r1, [r5], #1
 8005c08:	4620      	mov	r0, r4
 8005c0a:	f7ff feaf 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005c0e:	e7e6      	b.n	8005bde <HAL_SUBGHZ_ExecSetCmd+0x3a>
    __HAL_LOCK(hsubghz);
 8005c10:	2002      	movs	r0, #2
 8005c12:	e7f6      	b.n	8005c02 <HAL_SUBGHZ_ExecSetCmd+0x5e>

08005c14 <HAL_SUBGHZ_ExecGetCmd>:
{
 8005c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c16:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005c18:	7983      	ldrb	r3, [r0, #6]
 8005c1a:	2b01      	cmp	r3, #1
{
 8005c1c:	4615      	mov	r5, r2
 8005c1e:	4604      	mov	r4, r0
 8005c20:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	d127      	bne.n	8005c76 <HAL_SUBGHZ_ExecGetCmd+0x62>
    __HAL_LOCK(hsubghz);
 8005c26:	7943      	ldrb	r3, [r0, #5]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d024      	beq.n	8005c76 <HAL_SUBGHZ_ExecGetCmd+0x62>
 8005c2c:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005c2e:	f7ff ff29 	bl	8005a84 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005c32:	4639      	mov	r1, r7
 8005c34:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005c36:	f7ff fe21 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005c3a:	f7ff fe97 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8005c3e:	2100      	movs	r1, #0
 8005c40:	4620      	mov	r0, r4
 8005c42:	f7ff fe93 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005c46:	442e      	add	r6, r5
 8005c48:	42ae      	cmp	r6, r5
 8005c4a:	d10e      	bne.n	8005c6a <HAL_SUBGHZ_ExecGetCmd+0x56>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005c4c:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005c4e:	f7ff fe0b 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005c52:	f7ff fef5 	bl	8005a40 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005c56:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005c58:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005c5a:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005c5c:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8005c5e:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005c62:	bf18      	it	ne
 8005c64:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8005c66:	7163      	strb	r3, [r4, #5]
}
 8005c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	f7ff feb1 	bl	80059d4 <SUBGHZSPI_Receive>
      pData++;
 8005c72:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8005c74:	e7e8      	b.n	8005c48 <HAL_SUBGHZ_ExecGetCmd+0x34>
    __HAL_LOCK(hsubghz);
 8005c76:	2002      	movs	r0, #2
 8005c78:	e7f6      	b.n	8005c68 <HAL_SUBGHZ_ExecGetCmd+0x54>

08005c7a <HAL_SUBGHZ_IRQHandler>:
{
 8005c7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t tmpisr[2U] = {0U};
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8005c82:	aa01      	add	r2, sp, #4
 8005c84:	2302      	movs	r3, #2
 8005c86:	2112      	movs	r1, #18
{
 8005c88:	4605      	mov	r5, r0
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8005c8a:	f7ff ffc3 	bl	8005c14 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8005c8e:	f8bd 4004 	ldrh.w	r4, [sp, #4]
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8005c92:	2302      	movs	r3, #2
 8005c94:	ba64      	rev16	r4, r4
 8005c96:	b2a4      	uxth	r4, r4
 8005c98:	aa01      	add	r2, sp, #4
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	f7ff ff81 	bl	8005ba4 <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8005ca2:	07e6      	lsls	r6, r4, #31
 8005ca4:	d502      	bpl.n	8005cac <HAL_SUBGHZ_IRQHandler+0x32>
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	f005 f8d2 	bl	800ae50 <HAL_SUBGHZ_TxCpltCallback>
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8005cac:	07a0      	lsls	r0, r4, #30
 8005cae:	f004 0640 	and.w	r6, r4, #64	@ 0x40
 8005cb2:	d503      	bpl.n	8005cbc <HAL_SUBGHZ_IRQHandler+0x42>
 8005cb4:	b916      	cbnz	r6, 8005cbc <HAL_SUBGHZ_IRQHandler+0x42>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	f005 f8d0 	bl	800ae5c <HAL_SUBGHZ_RxCpltCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8005cbc:	0761      	lsls	r1, r4, #29
 8005cbe:	d502      	bpl.n	8005cc6 <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	f005 f8f5 	bl	800aeb0 <HAL_SUBGHZ_PreambleDetectedCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8005cc6:	0722      	lsls	r2, r4, #28
 8005cc8:	d502      	bpl.n	8005cd0 <HAL_SUBGHZ_IRQHandler+0x56>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f005 f8f6 	bl	800aebc <HAL_SUBGHZ_SyncWordValidCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8005cd0:	06e3      	lsls	r3, r4, #27
 8005cd2:	d502      	bpl.n	8005cda <HAL_SUBGHZ_IRQHandler+0x60>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	f005 f8f7 	bl	800aec8 <HAL_SUBGHZ_HeaderValidCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8005cda:	06a0      	lsls	r0, r4, #26
 8005cdc:	d502      	bpl.n	8005ce4 <HAL_SUBGHZ_IRQHandler+0x6a>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8005cde:	4628      	mov	r0, r5
 8005ce0:	f005 f8e0 	bl	800aea4 <HAL_SUBGHZ_HeaderErrorCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8005ce4:	b116      	cbz	r6, 8005cec <HAL_SUBGHZ_IRQHandler+0x72>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f005 f8be 	bl	800ae68 <HAL_SUBGHZ_CRCErrorCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8005cec:	0621      	lsls	r1, r4, #24
 8005cee:	d506      	bpl.n	8005cfe <HAL_SUBGHZ_IRQHandler+0x84>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8005cf0:	f414 7180 	ands.w	r1, r4, #256	@ 0x100
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8005cf4:	bf18      	it	ne
 8005cf6:	2101      	movne	r1, #1
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	f005 f8bb 	bl	800ae74 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8005cfe:	05a2      	lsls	r2, r4, #22
 8005d00:	d502      	bpl.n	8005d08 <HAL_SUBGHZ_IRQHandler+0x8e>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8005d02:	4628      	mov	r0, r5
 8005d04:	f005 f8c6 	bl	800ae94 <HAL_SUBGHZ_RxTxTimeoutCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8005d08:	0463      	lsls	r3, r4, #17
 8005d0a:	d502      	bpl.n	8005d12 <HAL_SUBGHZ_IRQHandler+0x98>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	f005 f8e1 	bl	800aed4 <HAL_SUBGHZ_LrFhssHopCallback>
}
 8005d12:	b002      	add	sp, #8
 8005d14:	bd70      	pop	{r4, r5, r6, pc}

08005d16 <HAL_SUBGHZ_WriteBuffer>:
{
 8005d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d18:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005d1a:	7983      	ldrb	r3, [r0, #6]
 8005d1c:	2b01      	cmp	r3, #1
{
 8005d1e:	4615      	mov	r5, r2
 8005d20:	4604      	mov	r4, r0
 8005d22:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	d127      	bne.n	8005d78 <HAL_SUBGHZ_WriteBuffer+0x62>
    __HAL_LOCK(hsubghz);
 8005d28:	7943      	ldrb	r3, [r0, #5]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d024      	beq.n	8005d78 <HAL_SUBGHZ_WriteBuffer+0x62>
 8005d2e:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005d30:	f7ff fea8 	bl	8005a84 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8005d34:	210e      	movs	r1, #14
 8005d36:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005d38:	f7ff fda0 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8005d3c:	f7ff fe16 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005d40:	4639      	mov	r1, r7
 8005d42:	4620      	mov	r0, r4
 8005d44:	f7ff fe12 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005d48:	442e      	add	r6, r5
 8005d4a:	42b5      	cmp	r5, r6
 8005d4c:	d10e      	bne.n	8005d6c <HAL_SUBGHZ_WriteBuffer+0x56>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005d4e:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005d50:	f7ff fd8a 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005d54:	f7ff fe74 	bl	8005a40 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005d58:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005d5a:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005d5c:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005d5e:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8005d60:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005d64:	bf18      	it	ne
 8005d66:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8005d68:	7163      	strb	r3, [r4, #5]
}
 8005d6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005d6c:	f815 1b01 	ldrb.w	r1, [r5], #1
 8005d70:	4620      	mov	r0, r4
 8005d72:	f7ff fdfb 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005d76:	e7e8      	b.n	8005d4a <HAL_SUBGHZ_WriteBuffer+0x34>
    __HAL_LOCK(hsubghz);
 8005d78:	2002      	movs	r0, #2
 8005d7a:	e7f6      	b.n	8005d6a <HAL_SUBGHZ_WriteBuffer+0x54>

08005d7c <HAL_SUBGHZ_ReadBuffer>:
{
 8005d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d7e:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005d80:	7983      	ldrb	r3, [r0, #6]
 8005d82:	2b01      	cmp	r3, #1
{
 8005d84:	4615      	mov	r5, r2
 8005d86:	4604      	mov	r4, r0
 8005d88:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005d8a:	b2da      	uxtb	r2, r3
 8005d8c:	d12b      	bne.n	8005de6 <HAL_SUBGHZ_ReadBuffer+0x6a>
    __HAL_LOCK(hsubghz);
 8005d8e:	7943      	ldrb	r3, [r0, #5]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d028      	beq.n	8005de6 <HAL_SUBGHZ_ReadBuffer+0x6a>
 8005d94:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005d96:	f7ff fe75 	bl	8005a84 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8005d9a:	211e      	movs	r1, #30
 8005d9c:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005d9e:	f7ff fd6d 	bl	800587c <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8005da2:	f7ff fde3 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005da6:	4639      	mov	r1, r7
 8005da8:	4620      	mov	r0, r4
 8005daa:	f7ff fddf 	bl	800596c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8005dae:	2100      	movs	r1, #0
 8005db0:	4620      	mov	r0, r4
 8005db2:	f7ff fddb 	bl	800596c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005db6:	442e      	add	r6, r5
 8005db8:	42b5      	cmp	r5, r6
 8005dba:	d10e      	bne.n	8005dda <HAL_SUBGHZ_ReadBuffer+0x5e>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005dbc:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005dbe:	f7ff fd53 	bl	8005868 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005dc2:	f7ff fe3d 	bl	8005a40 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005dc6:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005dc8:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005dca:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005dcc:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8005dce:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005dd2:	bf18      	it	ne
 8005dd4:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8005dd6:	7163      	strb	r3, [r4, #5]
}
 8005dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005dda:	4629      	mov	r1, r5
 8005ddc:	4620      	mov	r0, r4
 8005dde:	f7ff fdf9 	bl	80059d4 <SUBGHZSPI_Receive>
      pData++;
 8005de2:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8005de4:	e7e8      	b.n	8005db8 <HAL_SUBGHZ_ReadBuffer+0x3c>
    __HAL_LOCK(hsubghz);
 8005de6:	2002      	movs	r0, #2
 8005de8:	e7f6      	b.n	8005dd8 <HAL_SUBGHZ_ReadBuffer+0x5c>
	...

08005dec <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dec:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dee:	6a02      	ldr	r2, [r0, #32]
 8005df0:	f022 0201 	bic.w	r2, r2, #1
{
 8005df4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005df6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df8:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dfa:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dfc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dfe:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8005e02:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005e06:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e08:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005e0a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005e0e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e10:	4d0e      	ldr	r5, [pc, #56]	@ (8005e4c <TIM_OC1_SetConfig+0x60>)
 8005e12:	42a8      	cmp	r0, r5
 8005e14:	d007      	beq.n	8005e26 <TIM_OC1_SetConfig+0x3a>
 8005e16:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8005e1a:	42a8      	cmp	r0, r5
 8005e1c:	d003      	beq.n	8005e26 <TIM_OC1_SetConfig+0x3a>
 8005e1e:	f5a5 6580 	sub.w	r5, r5, #1024	@ 0x400
 8005e22:	42a8      	cmp	r0, r5
 8005e24:	d10b      	bne.n	8005e3e <TIM_OC1_SetConfig+0x52>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e26:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e28:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005e2c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e2e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e32:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e36:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e38:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e3c:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e3e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e40:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005e42:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005e44:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e46:	6203      	str	r3, [r0, #32]
}
 8005e48:	bd70      	pop	{r4, r5, r6, pc}
 8005e4a:	bf00      	nop
 8005e4c:	40012c00 	.word	0x40012c00

08005e50 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e50:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e52:	6a02      	ldr	r2, [r0, #32]
 8005e54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 8005e58:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e5a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e5c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e5e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e60:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e62:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8005e66:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005e6a:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e6c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005e6e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e72:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e76:	4d0f      	ldr	r5, [pc, #60]	@ (8005eb4 <TIM_OC3_SetConfig+0x64>)
 8005e78:	42a8      	cmp	r0, r5
 8005e7a:	d10e      	bne.n	8005e9a <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e7c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e82:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e8a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e8e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e92:	4335      	orrs	r5, r6
 8005e94:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8005e98:	e006      	b.n	8005ea8 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9a:	4d07      	ldr	r5, [pc, #28]	@ (8005eb8 <TIM_OC3_SetConfig+0x68>)
 8005e9c:	42a8      	cmp	r0, r5
 8005e9e:	d0f4      	beq.n	8005e8a <TIM_OC3_SetConfig+0x3a>
 8005ea0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005ea4:	42a8      	cmp	r0, r5
 8005ea6:	d0f0      	beq.n	8005e8a <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ea8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005eaa:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005eac:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005eae:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb0:	6203      	str	r3, [r0, #32]
}
 8005eb2:	bd70      	pop	{r4, r5, r6, pc}
 8005eb4:	40012c00 	.word	0x40012c00
 8005eb8:	40014400 	.word	0x40014400

08005ebc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ebc:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ebe:	6a03      	ldr	r3, [r0, #32]
 8005ec0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
{
 8005ec4:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ec6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eca:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ecc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ece:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ed2:	f423 43e6 	bic.w	r3, r3, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ed6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005eda:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8005edc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ee0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee4:	4d0a      	ldr	r5, [pc, #40]	@ (8005f10 <TIM_OC4_SetConfig+0x54>)
 8005ee6:	42a8      	cmp	r0, r5
 8005ee8:	d007      	beq.n	8005efa <TIM_OC4_SetConfig+0x3e>
 8005eea:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8005eee:	42a8      	cmp	r0, r5
 8005ef0:	d003      	beq.n	8005efa <TIM_OC4_SetConfig+0x3e>
 8005ef2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005ef6:	42a8      	cmp	r0, r5
 8005ef8:	d104      	bne.n	8005f04 <TIM_OC4_SetConfig+0x48>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005efa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005efc:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f00:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f04:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f06:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f08:	684b      	ldr	r3, [r1, #4]
 8005f0a:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f0c:	6202      	str	r2, [r0, #32]
}
 8005f0e:	bd30      	pop	{r4, r5, pc}
 8005f10:	40012c00 	.word	0x40012c00

08005f14 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f14:	6a02      	ldr	r2, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f16:	6a03      	ldr	r3, [r0, #32]
 8005f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
{
 8005f1c:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f1e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f20:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f22:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f24:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8005f2e:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f30:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8005f32:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f36:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f3a:	4d0b      	ldr	r5, [pc, #44]	@ (8005f68 <TIM_OC5_SetConfig+0x54>)
 8005f3c:	42a8      	cmp	r0, r5
 8005f3e:	d007      	beq.n	8005f50 <TIM_OC5_SetConfig+0x3c>
 8005f40:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8005f44:	42a8      	cmp	r0, r5
 8005f46:	d003      	beq.n	8005f50 <TIM_OC5_SetConfig+0x3c>
 8005f48:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005f4c:	42a8      	cmp	r0, r5
 8005f4e:	d104      	bne.n	8005f5a <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f50:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f52:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f56:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f5c:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f5e:	684b      	ldr	r3, [r1, #4]
 8005f60:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f62:	6202      	str	r2, [r0, #32]
}
 8005f64:	bd30      	pop	{r4, r5, pc}
 8005f66:	bf00      	nop
 8005f68:	40012c00 	.word	0x40012c00

08005f6c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6c:	6a02      	ldr	r2, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f6e:	6a03      	ldr	r3, [r0, #32]
 8005f70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
{
 8005f74:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f76:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f78:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f7a:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f86:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f8c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f90:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f94:	4d0a      	ldr	r5, [pc, #40]	@ (8005fc0 <TIM_OC6_SetConfig+0x54>)
 8005f96:	42a8      	cmp	r0, r5
 8005f98:	d007      	beq.n	8005faa <TIM_OC6_SetConfig+0x3e>
 8005f9a:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8005f9e:	42a8      	cmp	r0, r5
 8005fa0:	d003      	beq.n	8005faa <TIM_OC6_SetConfig+0x3e>
 8005fa2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005fa6:	42a8      	cmp	r0, r5
 8005fa8:	d104      	bne.n	8005fb4 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005faa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005fac:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005fb0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fb6:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005fb8:	684b      	ldr	r3, [r1, #4]
 8005fba:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fbc:	6202      	str	r2, [r0, #32]
}
 8005fbe:	bd30      	pop	{r4, r5, pc}
 8005fc0:	40012c00 	.word	0x40012c00

08005fc4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8006034 <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 8005fc6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fc8:	4290      	cmp	r0, r2
 8005fca:	d00b      	beq.n	8005fe4 <TIM_Base_SetConfig+0x20>
 8005fcc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005fd0:	d008      	beq.n	8005fe4 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fd2:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8005fd6:	4290      	cmp	r0, r2
 8005fd8:	d109      	bne.n	8005fee <TIM_Base_SetConfig+0x2a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fda:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	e007      	b.n	8005ff4 <TIM_Base_SetConfig+0x30>
    tmpcr1 |= Structure->CounterMode;
 8005fe4:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005fea:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fec:	e7f5      	b.n	8005fda <TIM_Base_SetConfig+0x16>
 8005fee:	4a12      	ldr	r2, [pc, #72]	@ (8006038 <TIM_Base_SetConfig+0x74>)
 8005ff0:	4290      	cmp	r0, r2
 8005ff2:	d0f2      	beq.n	8005fda <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ff4:	694a      	ldr	r2, [r1, #20]
 8005ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ffa:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005ffc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ffe:	688b      	ldr	r3, [r1, #8]
 8006000:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006002:	680b      	ldr	r3, [r1, #0]
 8006004:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006006:	4b0b      	ldr	r3, [pc, #44]	@ (8006034 <TIM_Base_SetConfig+0x70>)
 8006008:	4298      	cmp	r0, r3
 800600a:	d007      	beq.n	800601c <TIM_Base_SetConfig+0x58>
 800600c:	f503 53c0 	add.w	r3, r3, #6144	@ 0x1800
 8006010:	4298      	cmp	r0, r3
 8006012:	d003      	beq.n	800601c <TIM_Base_SetConfig+0x58>
 8006014:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006018:	4298      	cmp	r0, r3
 800601a:	d101      	bne.n	8006020 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 800601c:	690b      	ldr	r3, [r1, #16]
 800601e:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006020:	2301      	movs	r3, #1
 8006022:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006024:	6903      	ldr	r3, [r0, #16]
 8006026:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006028:	bf42      	ittt	mi
 800602a:	6903      	ldrmi	r3, [r0, #16]
 800602c:	f023 0301 	bicmi.w	r3, r3, #1
 8006030:	6103      	strmi	r3, [r0, #16]
}
 8006032:	4770      	bx	lr
 8006034:	40012c00 	.word	0x40012c00
 8006038:	40014800 	.word	0x40014800

0800603c <HAL_TIM_PWM_Init>:
{
 800603c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800603e:	4604      	mov	r4, r0
 8006040:	b350      	cbz	r0, 8006098 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006042:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006046:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800604a:	b91b      	cbnz	r3, 8006054 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800604c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006050:	f7fd f93d 	bl	80032ce <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006054:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006056:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006058:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800605c:	1d21      	adds	r1, r4, #4
 800605e:	f7ff ffb1 	bl	8005fc4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006062:	2301      	movs	r3, #1
 8006064:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8006068:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800606a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800606e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006072:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006076:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800607a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800607e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006082:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006086:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800608a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800608e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006092:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8006096:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006098:	2001      	movs	r0, #1
 800609a:	e7fc      	b.n	8006096 <HAL_TIM_PWM_Init+0x5a>

0800609c <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 800609c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800609e:	6a02      	ldr	r2, [r0, #32]
 80060a0:	f022 0210 	bic.w	r2, r2, #16
{
 80060a4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060a6:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80060a8:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80060aa:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060ac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060ae:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 80060b2:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060b6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060ba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80060bc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060c0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060c4:	4d0f      	ldr	r5, [pc, #60]	@ (8006104 <TIM_OC2_SetConfig+0x68>)
 80060c6:	42a8      	cmp	r0, r5
 80060c8:	d10e      	bne.n	80060e8 <TIM_OC2_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060ca:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80060cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060d0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80060d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060d8:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060dc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060e0:	4335      	orrs	r5, r6
 80060e2:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80060e6:	e006      	b.n	80060f6 <TIM_OC2_SetConfig+0x5a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e8:	4d07      	ldr	r5, [pc, #28]	@ (8006108 <TIM_OC2_SetConfig+0x6c>)
 80060ea:	42a8      	cmp	r0, r5
 80060ec:	d0f4      	beq.n	80060d8 <TIM_OC2_SetConfig+0x3c>
 80060ee:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80060f2:	42a8      	cmp	r0, r5
 80060f4:	d0f0      	beq.n	80060d8 <TIM_OC2_SetConfig+0x3c>
  TIMx->CR2 = tmpcr2;
 80060f6:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80060f8:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80060fa:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80060fc:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80060fe:	6203      	str	r3, [r0, #32]
}
 8006100:	bd70      	pop	{r4, r5, r6, pc}
 8006102:	bf00      	nop
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40014400 	.word	0x40014400

0800610c <HAL_TIM_PWM_ConfigChannel>:
{
 800610c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800610e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006112:	2b01      	cmp	r3, #1
{
 8006114:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006116:	d073      	beq.n	8006200 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8006118:	2001      	movs	r0, #1
  switch (Channel)
 800611a:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 800611c:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8006120:	d04e      	beq.n	80061c0 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8006122:	d808      	bhi.n	8006136 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8006124:	2a04      	cmp	r2, #4
 8006126:	d02b      	beq.n	8006180 <HAL_TIM_PWM_ConfigChannel+0x74>
 8006128:	2a08      	cmp	r2, #8
 800612a:	d039      	beq.n	80061a0 <HAL_TIM_PWM_ConfigChannel+0x94>
 800612c:	b1ba      	cbz	r2, 800615e <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 800612e:	2300      	movs	r3, #0
 8006130:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8006134:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8006136:	2a10      	cmp	r2, #16
 8006138:	d052      	beq.n	80061e0 <HAL_TIM_PWM_ConfigChannel+0xd4>
 800613a:	2a14      	cmp	r2, #20
 800613c:	d1f7      	bne.n	800612e <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800613e:	6820      	ldr	r0, [r4, #0]
 8006140:	f7ff ff14 	bl	8005f6c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006144:	6d43      	ldr	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006146:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006148:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800614c:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800614e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006150:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006154:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006156:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006158:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800615c:	e04e      	b.n	80061fc <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800615e:	6820      	ldr	r0, [r4, #0]
 8006160:	f7ff fe44 	bl	8005dec <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006164:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006166:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006168:	f043 0308 	orr.w	r3, r3, #8
 800616c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800616e:	6983      	ldr	r3, [r0, #24]
 8006170:	f023 0304 	bic.w	r3, r3, #4
 8006174:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006176:	6983      	ldr	r3, [r0, #24]
 8006178:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800617a:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800617c:	2000      	movs	r0, #0
 800617e:	e7d6      	b.n	800612e <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006180:	6820      	ldr	r0, [r4, #0]
 8006182:	f7ff ff8b 	bl	800609c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006186:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006188:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800618a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800618e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006190:	6983      	ldr	r3, [r0, #24]
 8006192:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006196:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006198:	6983      	ldr	r3, [r0, #24]
 800619a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800619e:	e7ec      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061a0:	6820      	ldr	r0, [r4, #0]
 80061a2:	f7ff fe55 	bl	8005e50 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061a6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061a8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061aa:	f043 0308 	orr.w	r3, r3, #8
 80061ae:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061b0:	69c3      	ldr	r3, [r0, #28]
 80061b2:	f023 0304 	bic.w	r3, r3, #4
 80061b6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061b8:	69c3      	ldr	r3, [r0, #28]
 80061ba:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061bc:	61c3      	str	r3, [r0, #28]
      break;
 80061be:	e7dd      	b.n	800617c <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061c0:	6820      	ldr	r0, [r4, #0]
 80061c2:	f7ff fe7b 	bl	8005ebc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061c6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061c8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80061ce:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061d0:	69c3      	ldr	r3, [r0, #28]
 80061d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061d6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061d8:	69c3      	ldr	r3, [r0, #28]
 80061da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80061de:	e7ed      	b.n	80061bc <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80061e0:	6820      	ldr	r0, [r4, #0]
 80061e2:	f7ff fe97 	bl	8005f14 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80061e6:	6d43      	ldr	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80061e8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80061ea:	f043 0308 	orr.w	r3, r3, #8
 80061ee:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80061f0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80061f2:	f023 0304 	bic.w	r3, r3, #4
 80061f6:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80061f8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80061fa:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80061fc:	6543      	str	r3, [r0, #84]	@ 0x54
      break;
 80061fe:	e7bd      	b.n	800617c <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8006200:	2002      	movs	r0, #2
 8006202:	e797      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x28>

08006204 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006204:	6a03      	ldr	r3, [r0, #32]
{
 8006206:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006208:	f001 011f 	and.w	r1, r1, #31
 800620c:	2401      	movs	r4, #1
 800620e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8006210:	ea23 0304 	bic.w	r3, r3, r4
 8006214:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006216:	6a03      	ldr	r3, [r0, #32]
 8006218:	408a      	lsls	r2, r1
 800621a:	431a      	orrs	r2, r3
 800621c:	6202      	str	r2, [r0, #32]
}
 800621e:	bd10      	pop	{r4, pc}

08006220 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006220:	2908      	cmp	r1, #8
{
 8006222:	b508      	push	{r3, lr}
 8006224:	d018      	beq.n	8006258 <HAL_TIM_OC_Start+0x38>
 8006226:	d805      	bhi.n	8006234 <HAL_TIM_OC_Start+0x14>
 8006228:	b159      	cbz	r1, 8006242 <HAL_TIM_OC_Start+0x22>
 800622a:	2904      	cmp	r1, #4
 800622c:	d011      	beq.n	8006252 <HAL_TIM_OC_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800622e:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8006232:	e008      	b.n	8006246 <HAL_TIM_OC_Start+0x26>
 8006234:	290c      	cmp	r1, #12
 8006236:	d012      	beq.n	800625e <HAL_TIM_OC_Start+0x3e>
 8006238:	2910      	cmp	r1, #16
 800623a:	d1f8      	bne.n	800622e <HAL_TIM_OC_Start+0xe>
 800623c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8006240:	e001      	b.n	8006246 <HAL_TIM_OC_Start+0x26>
 8006242:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8006246:	3b01      	subs	r3, #1
 8006248:	bf18      	it	ne
 800624a:	2301      	movne	r3, #1
 800624c:	b153      	cbz	r3, 8006264 <HAL_TIM_OC_Start+0x44>
    return HAL_ERROR;
 800624e:	2001      	movs	r0, #1
 8006250:	e037      	b.n	80062c2 <HAL_TIM_OC_Start+0xa2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006252:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8006256:	e7f6      	b.n	8006246 <HAL_TIM_OC_Start+0x26>
 8006258:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800625c:	e7f3      	b.n	8006246 <HAL_TIM_OC_Start+0x26>
 800625e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006262:	e7f0      	b.n	8006246 <HAL_TIM_OC_Start+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006264:	2908      	cmp	r1, #8
 8006266:	f04f 0302 	mov.w	r3, #2
 800626a:	d02e      	beq.n	80062ca <HAL_TIM_OC_Start+0xaa>
 800626c:	d806      	bhi.n	800627c <HAL_TIM_OC_Start+0x5c>
 800626e:	b161      	cbz	r1, 800628a <HAL_TIM_OC_Start+0x6a>
 8006270:	2904      	cmp	r1, #4
 8006272:	d027      	beq.n	80062c4 <HAL_TIM_OC_Start+0xa4>
 8006274:	2302      	movs	r3, #2
 8006276:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
 800627a:	e008      	b.n	800628e <HAL_TIM_OC_Start+0x6e>
 800627c:	290c      	cmp	r1, #12
 800627e:	d027      	beq.n	80062d0 <HAL_TIM_OC_Start+0xb0>
 8006280:	2910      	cmp	r1, #16
 8006282:	d1f7      	bne.n	8006274 <HAL_TIM_OC_Start+0x54>
 8006284:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 8006288:	e001      	b.n	800628e <HAL_TIM_OC_Start+0x6e>
 800628a:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800628e:	6800      	ldr	r0, [r0, #0]
 8006290:	2201      	movs	r2, #1
 8006292:	f7ff ffb7 	bl	8006204 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006296:	4a15      	ldr	r2, [pc, #84]	@ (80062ec <HAL_TIM_OC_Start+0xcc>)
 8006298:	4290      	cmp	r0, r2
 800629a:	d006      	beq.n	80062aa <HAL_TIM_OC_Start+0x8a>
 800629c:	4b14      	ldr	r3, [pc, #80]	@ (80062f0 <HAL_TIM_OC_Start+0xd0>)
 800629e:	4298      	cmp	r0, r3
 80062a0:	d003      	beq.n	80062aa <HAL_TIM_OC_Start+0x8a>
 80062a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80062a6:	4298      	cmp	r0, r3
 80062a8:	d115      	bne.n	80062d6 <HAL_TIM_OC_Start+0xb6>
    __HAL_TIM_MOE_ENABLE(htim);
 80062aa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80062ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062b0:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062b2:	4290      	cmp	r0, r2
 80062b4:	d115      	bne.n	80062e2 <HAL_TIM_OC_Start+0xc2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062b6:	6882      	ldr	r2, [r0, #8]
 80062b8:	4b0e      	ldr	r3, [pc, #56]	@ (80062f4 <HAL_TIM_OC_Start+0xd4>)
 80062ba:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062bc:	2b06      	cmp	r3, #6
 80062be:	d10d      	bne.n	80062dc <HAL_TIM_OC_Start+0xbc>
  return HAL_OK;
 80062c0:	2000      	movs	r0, #0
}
 80062c2:	bd08      	pop	{r3, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062c4:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 80062c8:	e7e1      	b.n	800628e <HAL_TIM_OC_Start+0x6e>
 80062ca:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80062ce:	e7de      	b.n	800628e <HAL_TIM_OC_Start+0x6e>
 80062d0:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 80062d4:	e7db      	b.n	800628e <HAL_TIM_OC_Start+0x6e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80062da:	e7eb      	b.n	80062b4 <HAL_TIM_OC_Start+0x94>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062e0:	d0ee      	beq.n	80062c0 <HAL_TIM_OC_Start+0xa0>
      __HAL_TIM_ENABLE(htim);
 80062e2:	6803      	ldr	r3, [r0, #0]
 80062e4:	f043 0301 	orr.w	r3, r3, #1
 80062e8:	6003      	str	r3, [r0, #0]
 80062ea:	e7e9      	b.n	80062c0 <HAL_TIM_OC_Start+0xa0>
 80062ec:	40012c00 	.word	0x40012c00
 80062f0:	40014400 	.word	0x40014400
 80062f4:	00010007 	.word	0x00010007

080062f8 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80062f8:	f7ff bf92 	b.w	8006220 <HAL_TIM_OC_Start>

080062fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062fc:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062fe:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006302:	2b01      	cmp	r3, #1
{
 8006304:	4602      	mov	r2, r0
 8006306:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800630a:	d020      	beq.n	800634e <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800630c:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006310:	4d0f      	ldr	r5, [pc, #60]	@ (8006350 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8006312:	6810      	ldr	r0, [r2, #0]
 8006314:	6843      	ldr	r3, [r0, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006316:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006318:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800631a:	bf02      	ittt	eq
 800631c:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800631e:	f423 0370 	biceq.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006322:	4333      	orreq	r3, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006324:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800632a:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800632c:	42a8      	cmp	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800632e:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006330:	d002      	beq.n	8006338 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8006332:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006336:	d104      	bne.n	8006342 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006338:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800633a:	f024 0380 	bic.w	r3, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800633e:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006340:	6083      	str	r3, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006342:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8006344:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006346:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800634a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800634e:	bd70      	pop	{r4, r5, r6, pc}
 8006350:	40012c00 	.word	0x40012c00

08006354 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006354:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	e852 3f00 	ldrex	r3, [r2]
 800635a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006362:	6802      	ldr	r2, [r0, #0]
 8006364:	2900      	cmp	r1, #0
 8006366:	d1f5      	bne.n	8006354 <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006368:	f102 0308 	add.w	r3, r2, #8
 800636c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006370:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006374:	f102 0c08 	add.w	ip, r2, #8
 8006378:	e84c 3100 	strex	r1, r3, [ip]
 800637c:	2900      	cmp	r1, #0
 800637e:	d1f3      	bne.n	8006368 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006380:	2320      	movs	r3, #32
 8006382:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8006386:	4770      	bx	lr

08006388 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006388:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800638a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638c:	e852 3f00 	ldrex	r3, [r2]
 8006390:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006394:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006398:	6802      	ldr	r2, [r0, #0]
 800639a:	2900      	cmp	r1, #0
 800639c:	d1f5      	bne.n	800638a <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800639e:	4c0f      	ldr	r4, [pc, #60]	@ (80063dc <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	f102 0308 	add.w	r3, r2, #8
 80063a4:	e853 3f00 	ldrex	r3, [r3]
 80063a8:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063aa:	f102 0c08 	add.w	ip, r2, #8
 80063ae:	e84c 3100 	strex	r1, r3, [ip]
 80063b2:	2900      	cmp	r1, #0
 80063b4:	d1f4      	bne.n	80063a0 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063b6:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d107      	bne.n	80063cc <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063c0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c4:	e842 3100 	strex	r1, r3, [r2]
 80063c8:	2900      	cmp	r1, #0
 80063ca:	d1f7      	bne.n	80063bc <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063cc:	2320      	movs	r3, #32
 80063ce:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d2:	2300      	movs	r3, #0
 80063d4:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063d6:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80063d8:	bd10      	pop	{r4, pc}
 80063da:	bf00      	nop
 80063dc:	effffffe 	.word	0xeffffffe

080063e0 <HAL_UART_Transmit_DMA>:
{
 80063e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e2:	4604      	mov	r4, r0
 80063e4:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80063e6:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
 80063ea:	2d20      	cmp	r5, #32
 80063ec:	d132      	bne.n	8006454 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 80063ee:	b1f1      	cbz	r1, 800642e <HAL_UART_Transmit_DMA+0x4e>
 80063f0:	b1ea      	cbz	r2, 800642e <HAL_UART_Transmit_DMA+0x4e>
    if (huart->hdmatx != NULL)
 80063f2:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->TxXferCount = Size;
 80063f4:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxXferSize  = Size;
 80063f8:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063fc:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063fe:	2221      	movs	r2, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006400:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 8006404:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006406:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800640a:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 800640c:	b188      	cbz	r0, 8006432 <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800640e:	4f12      	ldr	r7, [pc, #72]	@ (8006458 <HAL_UART_Transmit_DMA+0x78>)
 8006410:	62c7      	str	r7, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006412:	4f12      	ldr	r7, [pc, #72]	@ (800645c <HAL_UART_Transmit_DMA+0x7c>)
 8006414:	6307      	str	r7, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006416:	4f12      	ldr	r7, [pc, #72]	@ (8006460 <HAL_UART_Transmit_DMA+0x80>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006418:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 800641a:	e9c0 760d 	strd	r7, r6, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800641e:	f7fd fbcd 	bl	8003bbc <HAL_DMA_Start_IT>
 8006422:	b130      	cbz	r0, 8006432 <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006424:	2310      	movs	r3, #16
 8006426:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 800642a:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 800642e:	2001      	movs	r0, #1
}
 8006430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006432:	6823      	ldr	r3, [r4, #0]
 8006434:	2240      	movs	r2, #64	@ 0x40
 8006436:	621a      	str	r2, [r3, #32]
 8006438:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643a:	f102 0308 	add.w	r3, r2, #8
 800643e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006446:	f102 0108 	add.w	r1, r2, #8
 800644a:	e841 3000 	strex	r0, r3, [r1]
 800644e:	2800      	cmp	r0, #0
 8006450:	d1f3      	bne.n	800643a <HAL_UART_Transmit_DMA+0x5a>
 8006452:	e7ed      	b.n	8006430 <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 8006454:	2002      	movs	r0, #2
 8006456:	e7eb      	b.n	8006430 <HAL_UART_Transmit_DMA+0x50>
 8006458:	08006465 	.word	0x08006465
 800645c:	080064ad 	.word	0x080064ad
 8006460:	080064b9 	.word	0x080064b9

08006464 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006464:	b508      	push	{r3, lr}
 8006466:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006468:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f013 0320 	ands.w	r3, r3, #32
 8006472:	d117      	bne.n	80064a4 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8006474:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006478:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647a:	f102 0308 	add.w	r3, r2, #8
 800647e:	e853 3f00 	ldrex	r3, [r3]
 8006482:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	3208      	adds	r2, #8
 8006488:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800648c:	6802      	ldr	r2, [r0, #0]
 800648e:	2900      	cmp	r1, #0
 8006490:	d1f2      	bne.n	8006478 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006492:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649a:	e842 3100 	strex	r1, r3, [r2]
 800649e:	2900      	cmp	r1, #0
 80064a0:	d1f7      	bne.n	8006492 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80064a2:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80064a4:	f7fd f98a 	bl	80037bc <HAL_UART_TxCpltCallback>
}
 80064a8:	e7fb      	b.n	80064a2 <UART_DMATransmitCplt+0x3e>

080064aa <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 80064aa:	4770      	bx	lr

080064ac <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80064ac:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80064ae:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80064b0:	f7ff fffb 	bl	80064aa <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064b4:	bd08      	pop	{r3, pc}

080064b6 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80064b6:	4770      	bx	lr

080064b8 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064b8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 80064ba:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80064bc:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80064be:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80064c2:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80064c6:	68a2      	ldr	r2, [r4, #8]
 80064c8:	0612      	lsls	r2, r2, #24
 80064ca:	d506      	bpl.n	80064da <UART_DMAError+0x22>
 80064cc:	2b21      	cmp	r3, #33	@ 0x21
 80064ce:	d104      	bne.n	80064da <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80064d6:	f7ff ff3d 	bl	8006354 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80064da:	68a3      	ldr	r3, [r4, #8]
 80064dc:	065b      	lsls	r3, r3, #25
 80064de:	d506      	bpl.n	80064ee <UART_DMAError+0x36>
 80064e0:	2d22      	cmp	r5, #34	@ 0x22
 80064e2:	d104      	bne.n	80064ee <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80064e4:	2300      	movs	r3, #0
 80064e6:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80064ea:	f7ff ff4d 	bl	8006388 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80064ee:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80064f2:	f043 0310 	orr.w	r3, r3, #16
 80064f6:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064fa:	f7ff ffdc 	bl	80064b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064fe:	bd38      	pop	{r3, r4, r5, pc}

08006500 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006500:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006502:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8006504:	2300      	movs	r3, #0
 8006506:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800650a:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800650e:	f7ff ffd2 	bl	80064b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006512:	bd08      	pop	{r3, pc}

08006514 <HAL_UARTEx_RxEventCallback>:
}
 8006514:	4770      	bx	lr
	...

08006518 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006518:	6803      	ldr	r3, [r0, #0]
 800651a:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800651c:	681a      	ldr	r2, [r3, #0]
{
 800651e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 8006522:	f640 060f 	movw	r6, #2063	@ 0x80f
 8006526:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006528:	689d      	ldr	r5, [r3, #8]
{
 800652a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800652c:	d110      	bne.n	8006550 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800652e:	068e      	lsls	r6, r1, #26
 8006530:	f140 8097 	bpl.w	8006662 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006534:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006538:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 800653c:	433e      	orrs	r6, r7
 800653e:	f000 8090 	beq.w	8006662 <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 8006542:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8006544:	2b00      	cmp	r3, #0
 8006546:	f000 8085 	beq.w	8006654 <HAL_UART_IRQHandler+0x13c>
}
 800654a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800654e:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006550:	4eab      	ldr	r6, [pc, #684]	@ (8006800 <HAL_UART_IRQHandler+0x2e8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006552:	48ac      	ldr	r0, [pc, #688]	@ (8006804 <HAL_UART_IRQHandler+0x2ec>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006554:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006556:	4010      	ands	r0, r2
 8006558:	4330      	orrs	r0, r6
 800655a:	f000 8082 	beq.w	8006662 <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800655e:	07cf      	lsls	r7, r1, #31
 8006560:	d509      	bpl.n	8006576 <HAL_UART_IRQHandler+0x5e>
 8006562:	05d0      	lsls	r0, r2, #23
 8006564:	d507      	bpl.n	8006576 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006566:	2001      	movs	r0, #1
 8006568:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800656a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800656e:	f040 0001 	orr.w	r0, r0, #1
 8006572:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006576:	078f      	lsls	r7, r1, #30
 8006578:	d509      	bpl.n	800658e <HAL_UART_IRQHandler+0x76>
 800657a:	07e8      	lsls	r0, r5, #31
 800657c:	d507      	bpl.n	800658e <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800657e:	2002      	movs	r0, #2
 8006580:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006582:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8006586:	f040 0004 	orr.w	r0, r0, #4
 800658a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800658e:	074f      	lsls	r7, r1, #29
 8006590:	d509      	bpl.n	80065a6 <HAL_UART_IRQHandler+0x8e>
 8006592:	07e8      	lsls	r0, r5, #31
 8006594:	d507      	bpl.n	80065a6 <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006596:	2004      	movs	r0, #4
 8006598:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800659a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800659e:	f040 0002 	orr.w	r0, r0, #2
 80065a2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065a6:	070f      	lsls	r7, r1, #28
 80065a8:	d50b      	bpl.n	80065c2 <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065aa:	f002 0020 	and.w	r0, r2, #32
 80065ae:	4330      	orrs	r0, r6
 80065b0:	d007      	beq.n	80065c2 <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065b2:	2008      	movs	r0, #8
 80065b4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065b6:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80065ba:	f040 0008 	orr.w	r0, r0, #8
 80065be:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80065c2:	050e      	lsls	r6, r1, #20
 80065c4:	d50a      	bpl.n	80065dc <HAL_UART_IRQHandler+0xc4>
 80065c6:	0150      	lsls	r0, r2, #5
 80065c8:	d508      	bpl.n	80065dc <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065ca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80065ce:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80065d0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80065d4:	f043 0320 	orr.w	r3, r3, #32
 80065d8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065dc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d037      	beq.n	8006654 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80065e4:	068b      	lsls	r3, r1, #26
 80065e6:	d509      	bpl.n	80065fc <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80065e8:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80065ec:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 80065f0:	432a      	orrs	r2, r5
 80065f2:	d003      	beq.n	80065fc <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 80065f4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80065f6:	b10b      	cbz	r3, 80065fc <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 80065f8:	4620      	mov	r0, r4
 80065fa:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065fc:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 80065fe:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006602:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006604:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800660c:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8006610:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006612:	d021      	beq.n	8006658 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 8006614:	f7ff feb8 	bl	8006388 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006618:	68b3      	ldr	r3, [r6, #8]
 800661a:	065f      	lsls	r7, r3, #25
 800661c:	d517      	bpl.n	800664e <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800661e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	f102 0308 	add.w	r3, r2, #8
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662c:	3208      	adds	r2, #8
 800662e:	e842 3100 	strex	r1, r3, [r2]
 8006632:	2900      	cmp	r1, #0
 8006634:	d1f3      	bne.n	800661e <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 8006636:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800663a:	b140      	cbz	r0, 800664e <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800663c:	4b72      	ldr	r3, [pc, #456]	@ (8006808 <HAL_UART_IRQHandler+0x2f0>)
 800663e:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006640:	f7fd fb35 	bl	8003cae <HAL_DMA_Abort_IT>
 8006644:	b130      	cbz	r0, 8006654 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006646:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800664a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800664c:	e77d      	b.n	800654a <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 800664e:	4620      	mov	r0, r4
 8006650:	f7ff ff31 	bl	80064b6 <HAL_UART_ErrorCallback>
}
 8006654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 8006658:	f7ff ff2d 	bl	80064b6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800665c:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 8006660:	e7f8      	b.n	8006654 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006662:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8006664:	2801      	cmp	r0, #1
 8006666:	f040 8089 	bne.w	800677c <HAL_UART_IRQHandler+0x264>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800666a:	06ce      	lsls	r6, r1, #27
 800666c:	f140 8086 	bpl.w	800677c <HAL_UART_IRQHandler+0x264>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006670:	06d0      	lsls	r0, r2, #27
 8006672:	f140 8083 	bpl.w	800677c <HAL_UART_IRQHandler+0x264>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006676:	2210      	movs	r2, #16
 8006678:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800667a:	689a      	ldr	r2, [r3, #8]
 800667c:	0651      	lsls	r1, r2, #25
 800667e:	d54b      	bpl.n	8006718 <HAL_UART_IRQHandler+0x200>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006680:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8006684:	6811      	ldr	r1, [r2, #0]
 8006686:	684a      	ldr	r2, [r1, #4]
 8006688:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800668a:	2a00      	cmp	r2, #0
 800668c:	d0e2      	beq.n	8006654 <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800668e:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
 8006692:	4290      	cmp	r0, r2
 8006694:	d9de      	bls.n	8006654 <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 8006696:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800669a:	680a      	ldr	r2, [r1, #0]
 800669c:	0692      	lsls	r2, r2, #26
 800669e:	d42f      	bmi.n	8006700 <HAL_UART_IRQHandler+0x1e8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a0:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a8:	e843 2100 	strex	r1, r2, [r3]
 80066ac:	2900      	cmp	r1, #0
 80066ae:	d1f7      	bne.n	80066a0 <HAL_UART_IRQHandler+0x188>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b0:	f103 0208 	add.w	r2, r3, #8
 80066b4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	f103 0008 	add.w	r0, r3, #8
 80066c0:	e840 2100 	strex	r1, r2, [r0]
 80066c4:	2900      	cmp	r1, #0
 80066c6:	d1f3      	bne.n	80066b0 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c8:	f103 0208 	add.w	r2, r3, #8
 80066cc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	f103 0008 	add.w	r0, r3, #8
 80066d8:	e840 2100 	strex	r1, r2, [r0]
 80066dc:	2900      	cmp	r1, #0
 80066de:	d1f3      	bne.n	80066c8 <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 80066e0:	2220      	movs	r2, #32
 80066e2:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e6:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066ec:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	e843 2100 	strex	r1, r2, [r3]
 80066f4:	2900      	cmp	r1, #0
 80066f6:	d1f7      	bne.n	80066e8 <HAL_UART_IRQHandler+0x1d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066f8:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80066fc:	f7fd faa2 	bl	8003c44 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006700:	2302      	movs	r3, #2
 8006702:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006704:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006708:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800670c:	1ac9      	subs	r1, r1, r3
 800670e:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006710:	4620      	mov	r0, r4
 8006712:	f7ff feff 	bl	8006514 <HAL_UARTEx_RxEventCallback>
 8006716:	e79d      	b.n	8006654 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006718:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 800671c:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006720:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 8006724:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006726:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8006728:	2800      	cmp	r0, #0
 800672a:	d093      	beq.n	8006654 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800672c:	1a89      	subs	r1, r1, r2
 800672e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8006730:	2900      	cmp	r1, #0
 8006732:	d08f      	beq.n	8006654 <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006734:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006738:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673c:	e843 2000 	strex	r0, r2, [r3]
 8006740:	2800      	cmp	r0, #0
 8006742:	d1f7      	bne.n	8006734 <HAL_UART_IRQHandler+0x21c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006744:	4d31      	ldr	r5, [pc, #196]	@ (800680c <HAL_UART_IRQHandler+0x2f4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006746:	f103 0208 	add.w	r2, r3, #8
 800674a:	e852 2f00 	ldrex	r2, [r2]
 800674e:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006750:	f103 0608 	add.w	r6, r3, #8
 8006754:	e846 2000 	strex	r0, r2, [r6]
 8006758:	2800      	cmp	r0, #0
 800675a:	d1f4      	bne.n	8006746 <HAL_UART_IRQHandler+0x22e>
        huart->RxState = HAL_UART_STATE_READY;
 800675c:	2220      	movs	r2, #32
 800675e:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8006762:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006764:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006766:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	e843 2000 	strex	r0, r2, [r3]
 8006772:	2800      	cmp	r0, #0
 8006774:	d1f7      	bne.n	8006766 <HAL_UART_IRQHandler+0x24e>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006776:	2302      	movs	r3, #2
 8006778:	6723      	str	r3, [r4, #112]	@ 0x70
 800677a:	e7c9      	b.n	8006710 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800677c:	02cf      	lsls	r7, r1, #11
 800677e:	d509      	bpl.n	8006794 <HAL_UART_IRQHandler+0x27c>
 8006780:	026e      	lsls	r6, r5, #9
 8006782:	d507      	bpl.n	8006794 <HAL_UART_IRQHandler+0x27c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006784:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8006788:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800678a:	621a      	str	r2, [r3, #32]
}
 800678c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8006790:	f000 bda6 	b.w	80072e0 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006794:	0608      	lsls	r0, r1, #24
 8006796:	d50b      	bpl.n	80067b0 <HAL_UART_IRQHandler+0x298>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006798:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800679c:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 80067a0:	4328      	orrs	r0, r5
 80067a2:	d005      	beq.n	80067b0 <HAL_UART_IRQHandler+0x298>
    if (huart->TxISR != NULL)
 80067a4:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f43f af54 	beq.w	8006654 <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 80067ac:	4620      	mov	r0, r4
 80067ae:	e6cc      	b.n	800654a <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80067b0:	064f      	lsls	r7, r1, #25
 80067b2:	d511      	bpl.n	80067d8 <HAL_UART_IRQHandler+0x2c0>
 80067b4:	0656      	lsls	r6, r2, #25
 80067b6:	d50f      	bpl.n	80067d8 <HAL_UART_IRQHandler+0x2c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c0:	e843 2100 	strex	r1, r2, [r3]
 80067c4:	2900      	cmp	r1, #0
 80067c6:	d1f7      	bne.n	80067b8 <HAL_UART_IRQHandler+0x2a0>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067c8:	2320      	movs	r3, #32
 80067ca:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80067ce:	67a1      	str	r1, [r4, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067d0:	4620      	mov	r0, r4
 80067d2:	f7fc fff3 	bl	80037bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067d6:	e73d      	b.n	8006654 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80067d8:	020d      	lsls	r5, r1, #8
 80067da:	d506      	bpl.n	80067ea <HAL_UART_IRQHandler+0x2d2>
 80067dc:	0050      	lsls	r0, r2, #1
 80067de:	d504      	bpl.n	80067ea <HAL_UART_IRQHandler+0x2d2>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80067e0:	4620      	mov	r0, r4
}
 80067e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80067e6:	f000 bd7d 	b.w	80072e4 <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80067ea:	01cb      	lsls	r3, r1, #7
 80067ec:	f57f af32 	bpl.w	8006654 <HAL_UART_IRQHandler+0x13c>
 80067f0:	2a00      	cmp	r2, #0
 80067f2:	f6bf af2f 	bge.w	8006654 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80067f6:	4620      	mov	r0, r4
}
 80067f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80067fc:	f000 bd71 	b.w	80072e2 <HAL_UARTEx_RxFifoFullCallback>
 8006800:	10000001 	.word	0x10000001
 8006804:	04000120 	.word	0x04000120
 8006808:	08006501 	.word	0x08006501
 800680c:	effffffe 	.word	0xeffffffe

08006810 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006810:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8006814:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006818:	2a22      	cmp	r2, #34	@ 0x22
{
 800681a:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800681c:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800681e:	d155      	bne.n	80068cc <UART_RxISR_8BIT+0xbc>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006822:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8006824:	400b      	ands	r3, r1
 8006826:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8006828:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800682a:	3301      	adds	r3, #1
 800682c:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800682e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8006832:	3b01      	subs	r3, #1
 8006834:	b29b      	uxth	r3, r3
 8006836:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800683a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800683e:	b29b      	uxth	r3, r3
 8006840:	2b00      	cmp	r3, #0
 8006842:	d142      	bne.n	80068ca <UART_RxISR_8BIT+0xba>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006844:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	e852 3f00 	ldrex	r3, [r2]
 800684a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006852:	6803      	ldr	r3, [r0, #0]
 8006854:	2900      	cmp	r1, #0
 8006856:	d1f5      	bne.n	8006844 <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	f103 0208 	add.w	r2, r3, #8
 800685c:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006860:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	f103 0c08 	add.w	ip, r3, #8
 8006868:	e84c 2100 	strex	r1, r2, [ip]
 800686c:	2900      	cmp	r1, #0
 800686e:	d1f3      	bne.n	8006858 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006870:	2220      	movs	r2, #32
 8006872:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006876:	4a18      	ldr	r2, [pc, #96]	@ (80068d8 <UART_RxISR_8BIT+0xc8>)
      huart->RxISR = NULL;
 8006878:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800687a:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800687c:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800687e:	d105      	bne.n	800688c <UART_RxISR_8BIT+0x7c>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006880:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8006882:	2a01      	cmp	r2, #1
 8006884:	d00e      	beq.n	80068a4 <UART_RxISR_8BIT+0x94>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006886:	f7fc ffa7 	bl	80037d8 <HAL_UART_RxCpltCallback>
 800688a:	e01e      	b.n	80068ca <UART_RxISR_8BIT+0xba>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	0211      	lsls	r1, r2, #8
 8006890:	d5f6      	bpl.n	8006880 <UART_RxISR_8BIT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006892:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006896:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689a:	e843 2100 	strex	r1, r2, [r3]
 800689e:	2900      	cmp	r1, #0
 80068a0:	d1f7      	bne.n	8006892 <UART_RxISR_8BIT+0x82>
 80068a2:	e7ed      	b.n	8006880 <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068a4:	2200      	movs	r2, #0
 80068a6:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a8:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ac:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b0:	e843 2100 	strex	r1, r2, [r3]
 80068b4:	2900      	cmp	r1, #0
 80068b6:	d1f7      	bne.n	80068a8 <UART_RxISR_8BIT+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068b8:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068ba:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068be:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068c0:	bf44      	itt	mi
 80068c2:	2210      	movmi	r2, #16
 80068c4:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068c6:	f7ff fe25 	bl	8006514 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068ca:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	f042 0208 	orr.w	r2, r2, #8
 80068d2:	619a      	str	r2, [r3, #24]
}
 80068d4:	e7f9      	b.n	80068ca <UART_RxISR_8BIT+0xba>
 80068d6:	bf00      	nop
 80068d8:	40008000 	.word	0x40008000

080068dc <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068dc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 80068e0:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068e4:	2a22      	cmp	r2, #34	@ 0x22
{
 80068e6:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068e8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068ea:	d152      	bne.n	8006992 <UART_RxISR_16BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 80068ee:	4011      	ands	r1, r2
 80068f0:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80068f2:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 80068f6:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80068f8:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 80068fc:	3a01      	subs	r2, #1
 80068fe:	b292      	uxth	r2, r2
 8006900:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006904:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8006908:	b292      	uxth	r2, r2
 800690a:	2a00      	cmp	r2, #0
 800690c:	d140      	bne.n	8006990 <UART_RxISR_16BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690e:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006912:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006916:	e843 2100 	strex	r1, r2, [r3]
 800691a:	2900      	cmp	r1, #0
 800691c:	d1f7      	bne.n	800690e <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691e:	f103 0208 	add.w	r2, r3, #8
 8006922:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006926:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692a:	f103 0c08 	add.w	ip, r3, #8
 800692e:	e84c 2100 	strex	r1, r2, [ip]
 8006932:	2900      	cmp	r1, #0
 8006934:	d1f3      	bne.n	800691e <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006936:	2220      	movs	r2, #32
 8006938:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800693c:	4a17      	ldr	r2, [pc, #92]	@ (800699c <UART_RxISR_16BIT+0xc0>)
      huart->RxISR = NULL;
 800693e:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006940:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006942:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006944:	d105      	bne.n	8006952 <UART_RxISR_16BIT+0x76>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006946:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8006948:	2a01      	cmp	r2, #1
 800694a:	d00e      	beq.n	800696a <UART_RxISR_16BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800694c:	f7fc ff44 	bl	80037d8 <HAL_UART_RxCpltCallback>
 8006950:	e01e      	b.n	8006990 <UART_RxISR_16BIT+0xb4>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	0211      	lsls	r1, r2, #8
 8006956:	d5f6      	bpl.n	8006946 <UART_RxISR_16BIT+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800695c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	e843 2100 	strex	r1, r2, [r3]
 8006964:	2900      	cmp	r1, #0
 8006966:	d1f7      	bne.n	8006958 <UART_RxISR_16BIT+0x7c>
 8006968:	e7ed      	b.n	8006946 <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800696a:	2200      	movs	r2, #0
 800696c:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006972:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006976:	e843 2100 	strex	r1, r2, [r3]
 800697a:	2900      	cmp	r1, #0
 800697c:	d1f7      	bne.n	800696e <UART_RxISR_16BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800697e:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006980:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006984:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006986:	bf44      	itt	mi
 8006988:	2210      	movmi	r2, #16
 800698a:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800698c:	f7ff fdc2 	bl	8006514 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006990:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006992:	699a      	ldr	r2, [r3, #24]
 8006994:	f042 0208 	orr.w	r2, r2, #8
 8006998:	619a      	str	r2, [r3, #24]
}
 800699a:	e7f9      	b.n	8006990 <UART_RxISR_16BIT+0xb4>
 800699c:	40008000 	.word	0x40008000

080069a0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80069a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80069a4:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 80069a6:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80069aa:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80069ae:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80069b0:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069b2:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 80069b6:	2a22      	cmp	r2, #34	@ 0x22
{
 80069b8:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069ba:	f040 80b9 	bne.w	8006b30 <UART_RxISR_8BIT_FIFOEN+0x190>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80069be:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 80069c2:	b143      	cbz	r3, 80069d6 <UART_RxISR_8BIT_FIFOEN+0x36>
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069c4:	f8df 9174 	ldr.w	r9, [pc, #372]	@ 8006b3c <UART_RxISR_8BIT_FIFOEN+0x19c>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069c8:	f8df a174 	ldr.w	sl, [pc, #372]	@ 8006b40 <UART_RxISR_8BIT_FIFOEN+0x1a0>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069cc:	f04f 0800 	mov.w	r8, #0
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80069d0:	f01b 0f20 	tst.w	fp, #32
 80069d4:	d120      	bne.n	8006a18 <UART_RxISR_8BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80069d6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80069da:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80069dc:	b1d3      	cbz	r3, 8006a14 <UART_RxISR_8BIT_FIFOEN+0x74>
 80069de:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d916      	bls.n	8006a14 <UART_RxISR_8BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80069e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e8:	f102 0308 	add.w	r3, r2, #8
 80069ec:	e853 3f00 	ldrex	r3, [r3]
 80069f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f4:	3208      	adds	r2, #8
 80069f6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80069fa:	6822      	ldr	r2, [r4, #0]
 80069fc:	2900      	cmp	r1, #0
 80069fe:	d1f2      	bne.n	80069e6 <UART_RxISR_8BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006a00:	4b50      	ldr	r3, [pc, #320]	@ (8006b44 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 8006a02:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a04:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006a08:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0c:	e842 3100 	strex	r1, r3, [r2]
 8006a10:	2900      	cmp	r1, #0
 8006a12:	d1f7      	bne.n	8006a04 <UART_RxISR_8BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a18:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a1a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a1e:	4033      	ands	r3, r6
 8006a20:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8006a22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a24:	3301      	adds	r3, #1
 8006a26:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8006a28:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006a34:	6823      	ldr	r3, [r4, #0]
 8006a36:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006a3a:	f01b 0f07 	tst.w	fp, #7
 8006a3e:	d02e      	beq.n	8006a9e <UART_RxISR_8BIT_FIFOEN+0xfe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a40:	f01b 0f01 	tst.w	fp, #1
 8006a44:	d009      	beq.n	8006a5a <UART_RxISR_8BIT_FIFOEN+0xba>
 8006a46:	05f9      	lsls	r1, r7, #23
 8006a48:	d507      	bpl.n	8006a5a <UART_RxISR_8BIT_FIFOEN+0xba>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a4e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8006a52:	f042 0201 	orr.w	r2, r2, #1
 8006a56:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a5a:	f01b 0f02 	tst.w	fp, #2
 8006a5e:	d009      	beq.n	8006a74 <UART_RxISR_8BIT_FIFOEN+0xd4>
 8006a60:	07ea      	lsls	r2, r5, #31
 8006a62:	d507      	bpl.n	8006a74 <UART_RxISR_8BIT_FIFOEN+0xd4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a64:	2202      	movs	r2, #2
 8006a66:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a68:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8006a6c:	f042 0204 	orr.w	r2, r2, #4
 8006a70:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a74:	f01b 0f04 	tst.w	fp, #4
 8006a78:	d009      	beq.n	8006a8e <UART_RxISR_8BIT_FIFOEN+0xee>
 8006a7a:	07e8      	lsls	r0, r5, #31
 8006a7c:	d507      	bpl.n	8006a8e <UART_RxISR_8BIT_FIFOEN+0xee>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a7e:	2204      	movs	r2, #4
 8006a80:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a82:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8006a86:	f043 0302 	orr.w	r3, r3, #2
 8006a8a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a8e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8006a92:	b123      	cbz	r3, 8006a9e <UART_RxISR_8BIT_FIFOEN+0xfe>
          HAL_UART_ErrorCallback(huart);
 8006a94:	4620      	mov	r0, r4
 8006a96:	f7ff fd0e 	bl	80064b6 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a9a:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8006a9e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d193      	bne.n	80069d0 <UART_RxISR_8BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aa8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aaa:	e852 3f00 	ldrex	r3, [r2]
 8006aae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab2:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	2900      	cmp	r1, #0
 8006aba:	d1f5      	bne.n	8006aa8 <UART_RxISR_8BIT_FIFOEN+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	f103 0208 	add.w	r2, r3, #8
 8006ac0:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ac4:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	f103 0008 	add.w	r0, r3, #8
 8006acc:	e840 2100 	strex	r1, r2, [r0]
 8006ad0:	2900      	cmp	r1, #0
 8006ad2:	d1f3      	bne.n	8006abc <UART_RxISR_8BIT_FIFOEN+0x11c>
        huart->RxState = HAL_UART_STATE_READY;
 8006ad4:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006ad6:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 8006ad8:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8006adc:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ade:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006ae0:	d00a      	beq.n	8006af8 <UART_RxISR_8BIT_FIFOEN+0x158>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006ae2:	685a      	ldr	r2, [r3, #4]
 8006ae4:	0211      	lsls	r1, r2, #8
 8006ae6:	d507      	bpl.n	8006af8 <UART_RxISR_8BIT_FIFOEN+0x158>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006aec:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af0:	e843 2100 	strex	r1, r2, [r3]
 8006af4:	2900      	cmp	r1, #0
 8006af6:	d1f7      	bne.n	8006ae8 <UART_RxISR_8BIT_FIFOEN+0x148>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006af8:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006afa:	2a01      	cmp	r2, #1
 8006afc:	d114      	bne.n	8006b28 <UART_RxISR_8BIT_FIFOEN+0x188>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006afe:	2200      	movs	r2, #0
 8006b00:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b02:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b06:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0a:	e843 2100 	strex	r1, r2, [r3]
 8006b0e:	2900      	cmp	r1, #0
 8006b10:	d1f7      	bne.n	8006b02 <UART_RxISR_8BIT_FIFOEN+0x162>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b12:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b14:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b18:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b1a:	bf44      	itt	mi
 8006b1c:	2210      	movmi	r2, #16
 8006b1e:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b20:	4620      	mov	r0, r4
 8006b22:	f7ff fcf7 	bl	8006514 <HAL_UARTEx_RxEventCallback>
 8006b26:	e753      	b.n	80069d0 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 8006b28:	4620      	mov	r0, r4
 8006b2a:	f7fc fe55 	bl	80037d8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b2e:	e74f      	b.n	80069d0 <UART_RxISR_8BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b30:	699a      	ldr	r2, [r3, #24]
 8006b32:	f042 0208 	orr.w	r2, r2, #8
 8006b36:	619a      	str	r2, [r3, #24]
}
 8006b38:	e76c      	b.n	8006a14 <UART_RxISR_8BIT_FIFOEN+0x74>
 8006b3a:	bf00      	nop
 8006b3c:	effffffe 	.word	0xeffffffe
 8006b40:	40008000 	.word	0x40008000
 8006b44:	08006811 	.word	0x08006811

08006b48 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006b48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006b4c:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8006b4e:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006b52:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006b56:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006b58:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b5a:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8006b5e:	2a22      	cmp	r2, #34	@ 0x22
{
 8006b60:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b62:	f040 80b7 	bne.w	8006cd4 <UART_RxISR_16BIT_FIFOEN+0x18c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b66:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8006b6a:	b143      	cbz	r3, 8006b7e <UART_RxISR_16BIT_FIFOEN+0x36>
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b6c:	f8df 9170 	ldr.w	r9, [pc, #368]	@ 8006ce0 <UART_RxISR_16BIT_FIFOEN+0x198>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b70:	f8df a170 	ldr.w	sl, [pc, #368]	@ 8006ce4 <UART_RxISR_16BIT_FIFOEN+0x19c>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b74:	f04f 0800 	mov.w	r8, #0
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b78:	f01b 0f20 	tst.w	fp, #32
 8006b7c:	d120      	bne.n	8006bc0 <UART_RxISR_16BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006b7e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006b82:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006b84:	b1d3      	cbz	r3, 8006bbc <UART_RxISR_16BIT_FIFOEN+0x74>
 8006b86:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d916      	bls.n	8006bbc <UART_RxISR_16BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006b8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b90:	f102 0308 	add.w	r3, r2, #8
 8006b94:	e853 3f00 	ldrex	r3, [r3]
 8006b98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	3208      	adds	r2, #8
 8006b9e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006ba2:	6822      	ldr	r2, [r4, #0]
 8006ba4:	2900      	cmp	r1, #0
 8006ba6:	d1f2      	bne.n	8006b8e <UART_RxISR_16BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8006ce8 <UART_RxISR_16BIT_FIFOEN+0x1a0>)
 8006baa:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bac:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006bb0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb4:	e842 3100 	strex	r1, r3, [r2]
 8006bb8:	2900      	cmp	r1, #0
 8006bba:	d1f7      	bne.n	8006bac <UART_RxISR_16BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006bbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bc0:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8006bc2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bc4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8006bc6:	4031      	ands	r1, r6
 8006bc8:	f822 1b02 	strh.w	r1, [r2], #2
      huart->pRxBuffPtr += 2U;
 8006bcc:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8006bce:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 8006bd2:	3a01      	subs	r2, #1
 8006bd4:	b292      	uxth	r2, r2
 8006bd6:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006bda:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006bde:	f01b 0f07 	tst.w	fp, #7
 8006be2:	d02e      	beq.n	8006c42 <UART_RxISR_16BIT_FIFOEN+0xfa>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006be4:	f01b 0f01 	tst.w	fp, #1
 8006be8:	d009      	beq.n	8006bfe <UART_RxISR_16BIT_FIFOEN+0xb6>
 8006bea:	05f9      	lsls	r1, r7, #23
 8006bec:	d507      	bpl.n	8006bfe <UART_RxISR_16BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006bee:	2201      	movs	r2, #1
 8006bf0:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bf2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8006bf6:	f042 0201 	orr.w	r2, r2, #1
 8006bfa:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bfe:	f01b 0f02 	tst.w	fp, #2
 8006c02:	d009      	beq.n	8006c18 <UART_RxISR_16BIT_FIFOEN+0xd0>
 8006c04:	07ea      	lsls	r2, r5, #31
 8006c06:	d507      	bpl.n	8006c18 <UART_RxISR_16BIT_FIFOEN+0xd0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c08:	2202      	movs	r2, #2
 8006c0a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c0c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8006c10:	f042 0204 	orr.w	r2, r2, #4
 8006c14:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c18:	f01b 0f04 	tst.w	fp, #4
 8006c1c:	d009      	beq.n	8006c32 <UART_RxISR_16BIT_FIFOEN+0xea>
 8006c1e:	07e8      	lsls	r0, r5, #31
 8006c20:	d507      	bpl.n	8006c32 <UART_RxISR_16BIT_FIFOEN+0xea>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c22:	2204      	movs	r2, #4
 8006c24:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c26:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8006c2a:	f043 0302 	orr.w	r3, r3, #2
 8006c2e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c32:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8006c36:	b123      	cbz	r3, 8006c42 <UART_RxISR_16BIT_FIFOEN+0xfa>
          HAL_UART_ErrorCallback(huart);
 8006c38:	4620      	mov	r0, r4
 8006c3a:	f7ff fc3c 	bl	80064b6 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c3e:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8006c42:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d195      	bne.n	8006b78 <UART_RxISR_16BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c4c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4e:	e852 3f00 	ldrex	r3, [r2]
 8006c52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c56:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	2900      	cmp	r1, #0
 8006c5e:	d1f5      	bne.n	8006c4c <UART_RxISR_16BIT_FIFOEN+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c60:	f103 0208 	add.w	r2, r3, #8
 8006c64:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c68:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6c:	f103 0008 	add.w	r0, r3, #8
 8006c70:	e840 2100 	strex	r1, r2, [r0]
 8006c74:	2900      	cmp	r1, #0
 8006c76:	d1f3      	bne.n	8006c60 <UART_RxISR_16BIT_FIFOEN+0x118>
        huart->RxState = HAL_UART_STATE_READY;
 8006c78:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c7a:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 8006c7c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8006c80:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c82:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c84:	d00a      	beq.n	8006c9c <UART_RxISR_16BIT_FIFOEN+0x154>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c86:	685a      	ldr	r2, [r3, #4]
 8006c88:	0211      	lsls	r1, r2, #8
 8006c8a:	d507      	bpl.n	8006c9c <UART_RxISR_16BIT_FIFOEN+0x154>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8c:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c90:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c94:	e843 2100 	strex	r1, r2, [r3]
 8006c98:	2900      	cmp	r1, #0
 8006c9a:	d1f7      	bne.n	8006c8c <UART_RxISR_16BIT_FIFOEN+0x144>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c9c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006c9e:	2a01      	cmp	r2, #1
 8006ca0:	d114      	bne.n	8006ccc <UART_RxISR_16BIT_FIFOEN+0x184>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006caa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	e843 2100 	strex	r1, r2, [r3]
 8006cb2:	2900      	cmp	r1, #0
 8006cb4:	d1f7      	bne.n	8006ca6 <UART_RxISR_16BIT_FIFOEN+0x15e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cb6:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cb8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cbc:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cbe:	bf44      	itt	mi
 8006cc0:	2210      	movmi	r2, #16
 8006cc2:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f7ff fc25 	bl	8006514 <HAL_UARTEx_RxEventCallback>
 8006cca:	e755      	b.n	8006b78 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 8006ccc:	4620      	mov	r0, r4
 8006cce:	f7fc fd83 	bl	80037d8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006cd2:	e751      	b.n	8006b78 <UART_RxISR_16BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cd4:	699a      	ldr	r2, [r3, #24]
 8006cd6:	f042 0208 	orr.w	r2, r2, #8
 8006cda:	619a      	str	r2, [r3, #24]
}
 8006cdc:	e76e      	b.n	8006bbc <UART_RxISR_16BIT_FIFOEN+0x74>
 8006cde:	bf00      	nop
 8006ce0:	effffffe 	.word	0xeffffffe
 8006ce4:	40008000 	.word	0x40008000
 8006ce8:	080068dd 	.word	0x080068dd

08006cec <UART_SetConfig>:
{
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cf0:	69c0      	ldr	r0, [r0, #28]
 8006cf2:	6921      	ldr	r1, [r4, #16]
 8006cf4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cf6:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cfc:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cfe:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d00:	4975      	ldr	r1, [pc, #468]	@ (8006ed8 <UART_SetConfig+0x1ec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d02:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d04:	4029      	ands	r1, r5
 8006d06:	430a      	orrs	r2, r1
 8006d08:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	68e1      	ldr	r1, [r4, #12]
 8006d0e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006d12:	430a      	orrs	r2, r1
 8006d14:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d16:	4a71      	ldr	r2, [pc, #452]	@ (8006edc <UART_SetConfig+0x1f0>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d18:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d1a:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8006d1c:	bf1c      	itt	ne
 8006d1e:	6a22      	ldrne	r2, [r4, #32]
 8006d20:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8006d28:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d32:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006d34:	f022 020f 	bic.w	r2, r2, #15
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d3c:	4a68      	ldr	r2, [pc, #416]	@ (8006ee0 <UART_SetConfig+0x1f4>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d119      	bne.n	8006d76 <UART_SetConfig+0x8a>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8006d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d46:	4a67      	ldr	r2, [pc, #412]	@ (8006ee4 <UART_SetConfig+0x1f8>)
 8006d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d4c:	f003 0303 	and.w	r3, r3, #3
 8006d50:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8006d54:	4293      	cmp	r3, r2
 8006d56:	f000 80b7 	beq.w	8006ec8 <UART_SetConfig+0x1dc>
 8006d5a:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8006d5e:	d024      	beq.n	8006daa <UART_SetConfig+0xbe>
 8006d60:	3a01      	subs	r2, #1
 8006d62:	4293      	cmp	r3, r2
 8006d64:	f000 8093 	beq.w	8006e8e <UART_SetConfig+0x1a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d68:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006d6c:	f000 80b1 	beq.w	8006ed2 <UART_SetConfig+0x1e6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d70:	f7fd fef8 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
        break;
 8006d74:	e096      	b.n	8006ea4 <UART_SetConfig+0x1b8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d76:	4a5c      	ldr	r2, [pc, #368]	@ (8006ee8 <UART_SetConfig+0x1fc>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d11c      	bne.n	8006db6 <UART_SetConfig+0xca>
 8006d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d80:	495a      	ldr	r1, [pc, #360]	@ (8006eec <UART_SetConfig+0x200>)
 8006d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d86:	f003 030c 	and.w	r3, r3, #12
 8006d8a:	f443 2240 	orr.w	r2, r3, #786432	@ 0xc0000
 8006d8e:	428a      	cmp	r2, r1
 8006d90:	f000 809a 	beq.w	8006ec8 <UART_SetConfig+0x1dc>
 8006d94:	d806      	bhi.n	8006da4 <UART_SetConfig+0xb8>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d07f      	beq.n	8006e9a <UART_SetConfig+0x1ae>
 8006d9a:	4b55      	ldr	r3, [pc, #340]	@ (8006ef0 <UART_SetConfig+0x204>)
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d076      	beq.n	8006e8e <UART_SetConfig+0x1a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006da0:	2001      	movs	r0, #1
 8006da2:	e01a      	b.n	8006dda <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006da4:	f1b2 1f0c 	cmp.w	r2, #786444	@ 0xc000c
 8006da8:	d1fa      	bne.n	8006da0 <UART_SetConfig+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006daa:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006dae:	d050      	beq.n	8006e52 <UART_SetConfig+0x166>
        pclk = (uint32_t) LSE_VALUE;
 8006db0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006db4:	e078      	b.n	8006ea8 <UART_SetConfig+0x1bc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006db6:	4a49      	ldr	r2, [pc, #292]	@ (8006edc <UART_SetConfig+0x1f0>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d1f1      	bne.n	8006da0 <UART_SetConfig+0xb4>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dc4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006dc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dcc:	d015      	beq.n	8006dfa <UART_SetConfig+0x10e>
 8006dce:	d80b      	bhi.n	8006de8 <UART_SetConfig+0xfc>
 8006dd0:	b983      	cbnz	r3, 8006df4 <UART_SetConfig+0x108>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dd2:	f7fd feb7 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006dd6:	b988      	cbnz	r0, 8006dfc <UART_SetConfig+0x110>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dd8:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8006dda:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8006dde:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8006de0:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8006de2:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8006de6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006de8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dec:	d1d8      	bne.n	8006da0 <UART_SetConfig+0xb4>
 8006dee:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006df2:	e003      	b.n	8006dfc <UART_SetConfig+0x110>
        pclk = HAL_RCC_GetSysClockFreq();
 8006df4:	f7fd faae 	bl	8004354 <HAL_RCC_GetSysClockFreq>
        break;
 8006df8:	e7ed      	b.n	8006dd6 <UART_SetConfig+0xea>
        pclk = (uint32_t) HSI_VALUE;
 8006dfa:	483e      	ldr	r0, [pc, #248]	@ (8006ef4 <UART_SetConfig+0x208>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dfc:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006dfe:	4b3e      	ldr	r3, [pc, #248]	@ (8006ef8 <UART_SetConfig+0x20c>)
 8006e00:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e02:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e06:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006e0a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e0e:	4299      	cmp	r1, r3
 8006e10:	d8c6      	bhi.n	8006da0 <UART_SetConfig+0xb4>
 8006e12:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8006e16:	d8c3      	bhi.n	8006da0 <UART_SetConfig+0xb4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e18:	2300      	movs	r3, #0
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	f7fa f9d0 	bl	80011c0 <__aeabi_uldivmod>
 8006e20:	0209      	lsls	r1, r1, #8
 8006e22:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006e26:	086b      	lsrs	r3, r5, #1
 8006e28:	0200      	lsls	r0, r0, #8
 8006e2a:	18c0      	adds	r0, r0, r3
 8006e2c:	462a      	mov	r2, r5
 8006e2e:	f04f 0300 	mov.w	r3, #0
 8006e32:	f141 0100 	adc.w	r1, r1, #0
 8006e36:	f7fa f9c3 	bl	80011c0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e3a:	4b30      	ldr	r3, [pc, #192]	@ (8006efc <UART_SetConfig+0x210>)
 8006e3c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d8ad      	bhi.n	8006da0 <UART_SetConfig+0xb4>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	60d8      	str	r0, [r3, #12]
 8006e48:	e7c6      	b.n	8006dd8 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e4a:	f7fd fe7b 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	d0c2      	beq.n	8006dd8 <UART_SetConfig+0xec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e52:	6861      	ldr	r1, [r4, #4]
 8006e54:	4b28      	ldr	r3, [pc, #160]	@ (8006ef8 <UART_SetConfig+0x20c>)
 8006e56:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006e58:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006e5c:	fbb0 f2f2 	udiv	r2, r0, r2
 8006e60:	084b      	lsrs	r3, r1, #1
 8006e62:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e66:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e6a:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e6e:	f1a3 0110 	sub.w	r1, r3, #16
 8006e72:	4291      	cmp	r1, r2
 8006e74:	d894      	bhi.n	8006da0 <UART_SetConfig+0xb4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e76:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006e7a:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e7c:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e7e:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006e82:	4313      	orrs	r3, r2
 8006e84:	60cb      	str	r3, [r1, #12]
 8006e86:	e7a7      	b.n	8006dd8 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetSysClockFreq();
 8006e88:	f7fd fa64 	bl	8004354 <HAL_RCC_GetSysClockFreq>
        break;
 8006e8c:	e00a      	b.n	8006ea4 <UART_SetConfig+0x1b8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e8e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e92:	d1f9      	bne.n	8006e88 <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 8006e94:	f7fd fa5e 	bl	8004354 <HAL_RCC_GetSysClockFreq>
        break;
 8006e98:	e7d9      	b.n	8006e4e <UART_SetConfig+0x162>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e9a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e9e:	d0d4      	beq.n	8006e4a <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ea0:	f7fd fe50 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d097      	beq.n	8006dd8 <UART_SetConfig+0xec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006eac:	4a12      	ldr	r2, [pc, #72]	@ (8006ef8 <UART_SetConfig+0x20c>)
 8006eae:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006eb2:	fbb0 f0f2 	udiv	r0, r0, r2
 8006eb6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006eba:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ebe:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8006ec2:	f1a0 0210 	sub.w	r2, r0, #16
 8006ec6:	e7bb      	b.n	8006e40 <UART_SetConfig+0x154>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ec8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006ecc:	4809      	ldr	r0, [pc, #36]	@ (8006ef4 <UART_SetConfig+0x208>)
 8006ece:	d1eb      	bne.n	8006ea8 <UART_SetConfig+0x1bc>
 8006ed0:	e7bf      	b.n	8006e52 <UART_SetConfig+0x166>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ed2:	f7fd fe47 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
        break;
 8006ed6:	e7ba      	b.n	8006e4e <UART_SetConfig+0x162>
 8006ed8:	cfff69f3 	.word	0xcfff69f3
 8006edc:	40008000 	.word	0x40008000
 8006ee0:	40013800 	.word	0x40013800
 8006ee4:	00030002 	.word	0x00030002
 8006ee8:	40004400 	.word	0x40004400
 8006eec:	000c0008 	.word	0x000c0008
 8006ef0:	000c0004 	.word	0x000c0004
 8006ef4:	00f42400 	.word	0x00f42400
 8006ef8:	0800fe84 	.word	0x0800fe84
 8006efc:	000ffcff 	.word	0x000ffcff

08006f00 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f00:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006f02:	071a      	lsls	r2, r3, #28
{
 8006f04:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f06:	d506      	bpl.n	8006f16 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f08:	6801      	ldr	r1, [r0, #0]
 8006f0a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006f0c:	684a      	ldr	r2, [r1, #4]
 8006f0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f12:	4322      	orrs	r2, r4
 8006f14:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f16:	07dc      	lsls	r4, r3, #31
 8006f18:	d506      	bpl.n	8006f28 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f1a:	6801      	ldr	r1, [r0, #0]
 8006f1c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006f1e:	684a      	ldr	r2, [r1, #4]
 8006f20:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006f24:	4322      	orrs	r2, r4
 8006f26:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f28:	0799      	lsls	r1, r3, #30
 8006f2a:	d506      	bpl.n	8006f3a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f2c:	6801      	ldr	r1, [r0, #0]
 8006f2e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006f30:	684a      	ldr	r2, [r1, #4]
 8006f32:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006f36:	4322      	orrs	r2, r4
 8006f38:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f3a:	075a      	lsls	r2, r3, #29
 8006f3c:	d506      	bpl.n	8006f4c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f3e:	6801      	ldr	r1, [r0, #0]
 8006f40:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006f42:	684a      	ldr	r2, [r1, #4]
 8006f44:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006f48:	4322      	orrs	r2, r4
 8006f4a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f4c:	06dc      	lsls	r4, r3, #27
 8006f4e:	d506      	bpl.n	8006f5e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f50:	6801      	ldr	r1, [r0, #0]
 8006f52:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006f54:	688a      	ldr	r2, [r1, #8]
 8006f56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006f5a:	4322      	orrs	r2, r4
 8006f5c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f5e:	0699      	lsls	r1, r3, #26
 8006f60:	d506      	bpl.n	8006f70 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f62:	6801      	ldr	r1, [r0, #0]
 8006f64:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006f66:	688a      	ldr	r2, [r1, #8]
 8006f68:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f6c:	4322      	orrs	r2, r4
 8006f6e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f70:	065a      	lsls	r2, r3, #25
 8006f72:	d50f      	bpl.n	8006f94 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f74:	6801      	ldr	r1, [r0, #0]
 8006f76:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006f78:	684a      	ldr	r2, [r1, #4]
 8006f7a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006f7e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f80:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f84:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f86:	d105      	bne.n	8006f94 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f88:	684a      	ldr	r2, [r1, #4]
 8006f8a:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8006f8c:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8006f90:	4322      	orrs	r2, r4
 8006f92:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f94:	061b      	lsls	r3, r3, #24
 8006f96:	d506      	bpl.n	8006fa6 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f98:	6802      	ldr	r2, [r0, #0]
 8006f9a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006f9c:	6853      	ldr	r3, [r2, #4]
 8006f9e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006fa2:	430b      	orrs	r3, r1
 8006fa4:	6053      	str	r3, [r2, #4]
}
 8006fa6:	bd10      	pop	{r4, pc}

08006fa8 <UART_WaitOnFlagUntilTimeout>:
{
 8006fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fb0:	4605      	mov	r5, r0
 8006fb2:	460e      	mov	r6, r1
 8006fb4:	4617      	mov	r7, r2
 8006fb6:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fb8:	682a      	ldr	r2, [r5, #0]
 8006fba:	69d3      	ldr	r3, [r2, #28]
 8006fbc:	ea36 0303 	bics.w	r3, r6, r3
 8006fc0:	bf0c      	ite	eq
 8006fc2:	2301      	moveq	r3, #1
 8006fc4:	2300      	movne	r3, #0
 8006fc6:	42bb      	cmp	r3, r7
 8006fc8:	d001      	beq.n	8006fce <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8006fca:	2000      	movs	r0, #0
 8006fcc:	e029      	b.n	8007022 <UART_WaitOnFlagUntilTimeout+0x7a>
    if (Timeout != HAL_MAX_DELAY)
 8006fce:	f1b9 3fff 	cmp.w	r9, #4294967295
 8006fd2:	d0f2      	beq.n	8006fba <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fd4:	f7fc f902 	bl	80031dc <HAL_GetTick>
 8006fd8:	eba0 0008 	sub.w	r0, r0, r8
 8006fdc:	4548      	cmp	r0, r9
 8006fde:	682c      	ldr	r4, [r5, #0]
 8006fe0:	d802      	bhi.n	8006fe8 <UART_WaitOnFlagUntilTimeout+0x40>
 8006fe2:	f1b9 0f00 	cmp.w	r9, #0
 8006fe6:	d11e      	bne.n	8007026 <UART_WaitOnFlagUntilTimeout+0x7e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006fec:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff0:	e844 3200 	strex	r2, r3, [r4]
 8006ff4:	2a00      	cmp	r2, #0
 8006ff6:	d1f7      	bne.n	8006fe8 <UART_WaitOnFlagUntilTimeout+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff8:	f104 0308 	add.w	r3, r4, #8
 8006ffc:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007000:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007004:	f104 0108 	add.w	r1, r4, #8
 8007008:	e841 3200 	strex	r2, r3, [r1]
 800700c:	2a00      	cmp	r2, #0
 800700e:	d1f3      	bne.n	8006ff8 <UART_WaitOnFlagUntilTimeout+0x50>
        huart->gState = HAL_UART_STATE_READY;
 8007010:	2320      	movs	r3, #32
 8007012:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8007016:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 800701a:	2300      	movs	r3, #0
 800701c:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
        return HAL_TIMEOUT;
 8007020:	2003      	movs	r0, #3
}
 8007022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	075a      	lsls	r2, r3, #29
 800702a:	d5c5      	bpl.n	8006fb8 <UART_WaitOnFlagUntilTimeout+0x10>
 800702c:	2e80      	cmp	r6, #128	@ 0x80
 800702e:	d0c3      	beq.n	8006fb8 <UART_WaitOnFlagUntilTimeout+0x10>
 8007030:	2e40      	cmp	r6, #64	@ 0x40
 8007032:	d0c1      	beq.n	8006fb8 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007034:	69e3      	ldr	r3, [r4, #28]
 8007036:	051b      	lsls	r3, r3, #20
 8007038:	d5be      	bpl.n	8006fb8 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800703a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800703e:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007040:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007044:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007048:	e844 3200 	strex	r2, r3, [r4]
 800704c:	2a00      	cmp	r2, #0
 800704e:	d1f7      	bne.n	8007040 <UART_WaitOnFlagUntilTimeout+0x98>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007050:	f104 0308 	add.w	r3, r4, #8
 8007054:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007058:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705c:	f104 0108 	add.w	r1, r4, #8
 8007060:	e841 3200 	strex	r2, r3, [r1]
 8007064:	2a00      	cmp	r2, #0
 8007066:	d1f3      	bne.n	8007050 <UART_WaitOnFlagUntilTimeout+0xa8>
          huart->gState = HAL_UART_STATE_READY;
 8007068:	2320      	movs	r3, #32
 800706a:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 800706e:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007072:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          return HAL_TIMEOUT;
 8007076:	e7d0      	b.n	800701a <UART_WaitOnFlagUntilTimeout+0x72>

08007078 <UART_CheckIdleState>:
{
 8007078:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800707a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800707c:	2600      	movs	r6, #0
 800707e:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8007082:	f7fc f8ab 	bl	80031dc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800708c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800708e:	d419      	bmi.n	80070c4 <UART_CheckIdleState+0x4c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	075b      	lsls	r3, r3, #29
 8007096:	d50a      	bpl.n	80070ae <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007098:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800709c:	9300      	str	r3, [sp, #0]
 800709e:	2200      	movs	r2, #0
 80070a0:	462b      	mov	r3, r5
 80070a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80070a6:	4620      	mov	r0, r4
 80070a8:	f7ff ff7e 	bl	8006fa8 <UART_WaitOnFlagUntilTimeout>
 80070ac:	b9b0      	cbnz	r0, 80070dc <UART_CheckIdleState+0x64>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ae:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80070b0:	2320      	movs	r3, #32
 80070b2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80070b6:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80070ba:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070be:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070c0:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 80070c2:	e00c      	b.n	80070de <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	4632      	mov	r2, r6
 80070cc:	4603      	mov	r3, r0
 80070ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80070d2:	4620      	mov	r0, r4
 80070d4:	f7ff ff68 	bl	8006fa8 <UART_WaitOnFlagUntilTimeout>
 80070d8:	2800      	cmp	r0, #0
 80070da:	d0d9      	beq.n	8007090 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 80070dc:	2003      	movs	r0, #3
}
 80070de:	b002      	add	sp, #8
 80070e0:	bd70      	pop	{r4, r5, r6, pc}

080070e2 <HAL_UART_Init>:
{
 80070e2:	b510      	push	{r4, lr}
  if (huart == NULL)
 80070e4:	4604      	mov	r4, r0
 80070e6:	b350      	cbz	r0, 800713e <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 80070e8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80070ec:	b91b      	cbnz	r3, 80070f6 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 80070ee:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80070f2:	f7fc fa85 	bl	8003600 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80070f6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80070f8:	2324      	movs	r3, #36	@ 0x24
 80070fa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80070fe:	6813      	ldr	r3, [r2, #0]
 8007100:	f023 0301 	bic.w	r3, r3, #1
 8007104:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007106:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007108:	b113      	cbz	r3, 8007110 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 800710a:	4620      	mov	r0, r4
 800710c:	f7ff fef8 	bl	8006f00 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007110:	4620      	mov	r0, r4
 8007112:	f7ff fdeb 	bl	8006cec <UART_SetConfig>
 8007116:	2801      	cmp	r0, #1
 8007118:	d011      	beq.n	800713e <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800711a:	6823      	ldr	r3, [r4, #0]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007124:	689a      	ldr	r2, [r3, #8]
 8007126:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800712a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8007132:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007134:	601a      	str	r2, [r3, #0]
}
 8007136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800713a:	f7ff bf9d 	b.w	8007078 <UART_CheckIdleState>
}
 800713e:	2001      	movs	r0, #1
 8007140:	bd10      	pop	{r4, pc}
	...

08007144 <UART_Start_Receive_IT>:
{
 8007144:	b530      	push	{r4, r5, lr}
  huart->pRxBuffPtr  = pData;
 8007146:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8007148:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 800714a:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxISR       = NULL;
 800714e:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8007150:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
  huart->RxXferCount = Size;
 8007154:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007158:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 800715a:	d131      	bne.n	80071c0 <UART_Start_Receive_IT+0x7c>
 800715c:	6903      	ldr	r3, [r0, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8007164:	bf18      	it	ne
 8007166:	23ff      	movne	r3, #255	@ 0xff
 8007168:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716c:	2300      	movs	r3, #0
 800716e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007172:	2322      	movs	r3, #34	@ 0x22
 8007174:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007178:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	f101 0308 	add.w	r3, r1, #8
 800717e:	e853 3f00 	ldrex	r3, [r3]
 8007182:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	3108      	adds	r1, #8
 8007188:	e841 3400 	strex	r4, r3, [r1]
   return(result);
 800718c:	6803      	ldr	r3, [r0, #0]
 800718e:	2c00      	cmp	r4, #0
 8007190:	d1f2      	bne.n	8007178 <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007192:	6e45      	ldr	r5, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007194:	6884      	ldr	r4, [r0, #8]
 8007196:	6901      	ldr	r1, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007198:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 800719c:	d135      	bne.n	800720a <UART_Start_Receive_IT+0xc6>
 800719e:	f8b0 5068 	ldrh.w	r5, [r0, #104]	@ 0x68
 80071a2:	4295      	cmp	r5, r2
 80071a4:	d831      	bhi.n	800720a <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a6:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 80071aa:	d129      	bne.n	8007200 <UART_Start_Receive_IT+0xbc>
 80071ac:	b1c1      	cbz	r1, 80071e0 <UART_Start_Receive_IT+0x9c>
 80071ae:	4a26      	ldr	r2, [pc, #152]	@ (8007248 <UART_Start_Receive_IT+0x104>)
 80071b0:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ba:	e843 2100 	strex	r1, r2, [r3]
   return(result);
 80071be:	e021      	b.n	8007204 <UART_Start_Receive_IT+0xc0>
  UART_MASK_COMPUTATION(huart);
 80071c0:	b929      	cbnz	r1, 80071ce <UART_Start_Receive_IT+0x8a>
 80071c2:	6903      	ldr	r3, [r0, #16]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	bf0c      	ite	eq
 80071c8:	23ff      	moveq	r3, #255	@ 0xff
 80071ca:	237f      	movne	r3, #127	@ 0x7f
 80071cc:	e7cc      	b.n	8007168 <UART_Start_Receive_IT+0x24>
 80071ce:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80071d2:	d1c9      	bne.n	8007168 <UART_Start_Receive_IT+0x24>
 80071d4:	6903      	ldr	r3, [r0, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	bf0c      	ite	eq
 80071da:	237f      	moveq	r3, #127	@ 0x7f
 80071dc:	233f      	movne	r3, #63	@ 0x3f
 80071de:	e7c3      	b.n	8007168 <UART_Start_Receive_IT+0x24>
 80071e0:	4a1a      	ldr	r2, [pc, #104]	@ (800724c <UART_Start_Receive_IT+0x108>)
 80071e2:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e4:	f103 0208 	add.w	r2, r3, #8
 80071e8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80071ec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f0:	f103 0008 	add.w	r0, r3, #8
 80071f4:	e840 2100 	strex	r1, r2, [r0]
 80071f8:	2900      	cmp	r1, #0
 80071fa:	d1f3      	bne.n	80071e4 <UART_Start_Receive_IT+0xa0>
}
 80071fc:	2000      	movs	r0, #0
 80071fe:	bd30      	pop	{r4, r5, pc}
 8007200:	4a11      	ldr	r2, [pc, #68]	@ (8007248 <UART_Start_Receive_IT+0x104>)
 8007202:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007204:	2900      	cmp	r1, #0
 8007206:	d1d4      	bne.n	80071b2 <UART_Start_Receive_IT+0x6e>
 8007208:	e7ec      	b.n	80071e4 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800720a:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 800720e:	d116      	bne.n	800723e <UART_Start_Receive_IT+0xfa>
 8007210:	b151      	cbz	r1, 8007228 <UART_Start_Receive_IT+0xe4>
 8007212:	4a0f      	ldr	r2, [pc, #60]	@ (8007250 <UART_Start_Receive_IT+0x10c>)
 8007214:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007216:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800721a:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721e:	e843 2100 	strex	r1, r2, [r3]
 8007222:	2900      	cmp	r1, #0
 8007224:	d1f7      	bne.n	8007216 <UART_Start_Receive_IT+0xd2>
 8007226:	e7e9      	b.n	80071fc <UART_Start_Receive_IT+0xb8>
 8007228:	4a0a      	ldr	r2, [pc, #40]	@ (8007254 <UART_Start_Receive_IT+0x110>)
 800722a:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007230:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007234:	e843 2100 	strex	r1, r2, [r3]
 8007238:	2900      	cmp	r1, #0
 800723a:	d1f7      	bne.n	800722c <UART_Start_Receive_IT+0xe8>
 800723c:	e7de      	b.n	80071fc <UART_Start_Receive_IT+0xb8>
 800723e:	4a04      	ldr	r2, [pc, #16]	@ (8007250 <UART_Start_Receive_IT+0x10c>)
 8007240:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007242:	2900      	cmp	r1, #0
 8007244:	d0f2      	beq.n	800722c <UART_Start_Receive_IT+0xe8>
 8007246:	e7e6      	b.n	8007216 <UART_Start_Receive_IT+0xd2>
 8007248:	080069a1 	.word	0x080069a1
 800724c:	08006b49 	.word	0x08006b49
 8007250:	08006811 	.word	0x08006811
 8007254:	080068dd 	.word	0x080068dd

08007258 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8007258:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800725c:	2b20      	cmp	r3, #32
{
 800725e:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007260:	d115      	bne.n	800728e <HAL_UART_Receive_IT+0x36>
    if ((pData == NULL) || (Size == 0U))
 8007262:	b1b9      	cbz	r1, 8007294 <HAL_UART_Receive_IT+0x3c>
 8007264:	b1b2      	cbz	r2, 8007294 <HAL_UART_Receive_IT+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007266:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007268:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800726a:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800726c:	4b0a      	ldr	r3, [pc, #40]	@ (8007298 <HAL_UART_Receive_IT+0x40>)
 800726e:	429c      	cmp	r4, r3
 8007270:	d00a      	beq.n	8007288 <HAL_UART_Receive_IT+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007272:	6863      	ldr	r3, [r4, #4]
 8007274:	021b      	lsls	r3, r3, #8
 8007276:	d507      	bpl.n	8007288 <HAL_UART_Receive_IT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800727c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007280:	e844 3500 	strex	r5, r3, [r4]
 8007284:	2d00      	cmp	r5, #0
 8007286:	d1f7      	bne.n	8007278 <HAL_UART_Receive_IT+0x20>
}
 8007288:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 800728a:	f7ff bf5b 	b.w	8007144 <UART_Start_Receive_IT>
    return HAL_BUSY;
 800728e:	2002      	movs	r0, #2
}
 8007290:	bc30      	pop	{r4, r5}
 8007292:	4770      	bx	lr
      return HAL_ERROR;
 8007294:	2001      	movs	r0, #1
 8007296:	e7fb      	b.n	8007290 <HAL_UART_Receive_IT+0x38>
 8007298:	40008000 	.word	0x40008000

0800729c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800729c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 800729e:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072a0:	b92b      	cbnz	r3, 80072ae <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 80072a2:	2301      	movs	r3, #1
 80072a4:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80072a8:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072ac:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072ae:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072b0:	4d09      	ldr	r5, [pc, #36]	@ (80072d8 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072b2:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072b4:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80072b6:	4c09      	ldr	r4, [pc, #36]	@ (80072dc <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072b8:	0f49      	lsrs	r1, r1, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ba:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072be:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 80072c0:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072c2:	00db      	lsls	r3, r3, #3
 80072c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80072c8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072cc:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 80072ce:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072d0:	00db      	lsls	r3, r3, #3
 80072d2:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80072d6:	e7e7      	b.n	80072a8 <UARTEx_SetNbDataToProcess+0xc>
 80072d8:	0800fea4 	.word	0x0800fea4
 80072dc:	0800fe9c 	.word	0x0800fe9c

080072e0 <HAL_UARTEx_WakeupCallback>:
}
 80072e0:	4770      	bx	lr

080072e2 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 80072e2:	4770      	bx	lr

080072e4 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 80072e4:	4770      	bx	lr

080072e6 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 80072e6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072e8:	ab04      	add	r3, sp, #16
 80072ea:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 80072ee:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80072f2:	2b01      	cmp	r3, #1
{
 80072f4:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80072f6:	d03a      	beq.n	800736e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
 80072f8:	2301      	movs	r3, #1
 80072fa:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80072fe:	2324      	movs	r3, #36	@ 0x24
 8007300:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8007304:	6803      	ldr	r3, [r0, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	f022 0201 	bic.w	r2, r2, #1
 800730c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8007314:	430a      	orrs	r2, r1
 8007316:	609a      	str	r2, [r3, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8007318:	b971      	cbnz	r1, 8007338 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8007320:	f89d 100e 	ldrb.w	r1, [sp, #14]
 8007324:	f022 0210 	bic.w	r2, r2, #16
 8007328:	4302      	orrs	r2, r0
 800732a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007332:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8007336:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	f042 0201 	orr.w	r2, r2, #1
 800733e:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8007340:	f7fb ff4c 	bl	80031dc <HAL_GetTick>
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007344:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
  tickstart = HAL_GetTick();
 8007348:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800734a:	9200      	str	r2, [sp, #0]
 800734c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007350:	2200      	movs	r2, #0
 8007352:	4620      	mov	r0, r4
 8007354:	f7ff fe28 	bl	8006fa8 <UART_WaitOnFlagUntilTimeout>
 8007358:	b938      	cbnz	r0, 800736a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800735a:	2320      	movs	r3, #32
 800735c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007360:	2300      	movs	r3, #0
 8007362:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007366:	b004      	add	sp, #16
 8007368:	bd10      	pop	{r4, pc}
    status = HAL_TIMEOUT;
 800736a:	2003      	movs	r0, #3
 800736c:	e7f8      	b.n	8007360 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>
  __HAL_LOCK(huart);
 800736e:	2002      	movs	r0, #2
 8007370:	e7f9      	b.n	8007366 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x80>

08007372 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8007372:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007376:	2b01      	cmp	r3, #1
 8007378:	d00f      	beq.n	800739a <HAL_UARTEx_EnableStopMode+0x28>
 800737a:	2301      	movs	r3, #1
 800737c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8007380:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	e851 2f00 	ldrex	r2, [r1]
 8007386:	f042 0202 	orr.w	r2, r2, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738a:	e841 2300 	strex	r3, r2, [r1]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1f6      	bne.n	8007380 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8007392:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8007396:	4618      	mov	r0, r3
 8007398:	4770      	bx	lr
  __HAL_LOCK(huart);
 800739a:	2002      	movs	r0, #2
}
 800739c:	4770      	bx	lr

0800739e <HAL_UARTEx_EnableFifoMode>:
{
 800739e:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 80073a0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80073a4:	2b01      	cmp	r3, #1
{
 80073a6:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80073a8:	d017      	beq.n	80073da <HAL_UARTEx_EnableFifoMode+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 80073aa:	2324      	movs	r3, #36	@ 0x24
 80073ac:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073b0:	6803      	ldr	r3, [r0, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80073b4:	6819      	ldr	r1, [r3, #0]
 80073b6:	f021 0101 	bic.w	r1, r1, #1
 80073ba:	6019      	str	r1, [r3, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80073bc:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80073c0:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 80073c4:	6641      	str	r1, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80073c6:	601a      	str	r2, [r3, #0]
  UARTEx_SetNbDataToProcess(huart);
 80073c8:	f7ff ff68 	bl	800729c <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 80073cc:	2320      	movs	r3, #32
 80073ce:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80073d2:	2000      	movs	r0, #0
 80073d4:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80073d8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 80073da:	2002      	movs	r0, #2
 80073dc:	e7fc      	b.n	80073d8 <HAL_UARTEx_EnableFifoMode+0x3a>

080073de <HAL_UARTEx_SetTxFifoThreshold>:
{
 80073de:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80073e0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80073e4:	2b01      	cmp	r3, #1
{
 80073e6:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80073e8:	d017      	beq.n	800741a <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073ea:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80073ec:	2324      	movs	r3, #36	@ 0x24
 80073ee:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073f2:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	f023 0301 	bic.w	r3, r3, #1
 80073fa:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80073fc:	68ab      	ldr	r3, [r5, #8]
 80073fe:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8007402:	4319      	orrs	r1, r3
 8007404:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007406:	f7ff ff49 	bl	800729c <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 800740a:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800740c:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800740e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007412:	2000      	movs	r0, #0
 8007414:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007418:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 800741a:	2002      	movs	r0, #2
 800741c:	e7fc      	b.n	8007418 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

0800741e <HAL_UARTEx_SetRxFifoThreshold>:
{
 800741e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8007420:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007424:	2b01      	cmp	r3, #1
{
 8007426:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8007428:	d017      	beq.n	800745a <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800742a:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800742c:	2324      	movs	r3, #36	@ 0x24
 800742e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007432:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8007434:	682b      	ldr	r3, [r5, #0]
 8007436:	f023 0301 	bic.w	r3, r3, #1
 800743a:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800743c:	68ab      	ldr	r3, [r5, #8]
 800743e:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8007442:	4319      	orrs	r1, r3
 8007444:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007446:	f7ff ff29 	bl	800729c <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 800744a:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800744c:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800744e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007452:	2000      	movs	r0, #0
 8007454:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007458:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 800745a:	2002      	movs	r0, #2
 800745c:	e7fc      	b.n	8007458 <HAL_UARTEx_SetRxFifoThreshold+0x3a>
	...

08007460 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007460:	4b03      	ldr	r3, [pc, #12]	@ (8007470 <vApplicationGetIdleTaskMemory+0x10>)
 8007462:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007464:	4b03      	ldr	r3, [pc, #12]	@ (8007474 <vApplicationGetIdleTaskMemory+0x14>)
 8007466:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007468:	2380      	movs	r3, #128	@ 0x80
 800746a:	6013      	str	r3, [r2, #0]
}
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop
 8007470:	20006a34 	.word	0x20006a34
 8007474:	20006834 	.word	0x20006834

08007478 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007478:	4b03      	ldr	r3, [pc, #12]	@ (8007488 <vApplicationGetTimerTaskMemory+0x10>)
 800747a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800747c:	4b03      	ldr	r3, [pc, #12]	@ (800748c <vApplicationGetTimerTaskMemory+0x14>)
 800747e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007480:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007484:	6013      	str	r3, [r2, #0]
}
 8007486:	4770      	bx	lr
 8007488:	2000678c 	.word	0x2000678c
 800748c:	2000638c 	.word	0x2000638c

08007490 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007490:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007494:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007498:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800749c:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800749e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80074a0:	2300      	movs	r3, #0
 80074a2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80074a4:	4770      	bx	lr

080074a6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80074a6:	2300      	movs	r3, #0
 80074a8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80074aa:	4770      	bx	lr

080074ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80074ac:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80074ae:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80074b0:	689a      	ldr	r2, [r3, #8]
 80074b2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80074b4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80074b6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80074b8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80074ba:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80074bc:	3301      	adds	r3, #1
 80074be:	6003      	str	r3, [r0, #0]
}
 80074c0:	4770      	bx	lr

080074c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074c2:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80074c4:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80074c6:	1c63      	adds	r3, r4, #1
 80074c8:	d10a      	bne.n	80074e0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80074ca:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80074cc:	685a      	ldr	r2, [r3, #4]
 80074ce:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80074d0:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80074d2:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80074d4:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80074d6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80074d8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80074da:	3301      	adds	r3, #1
 80074dc:	6003      	str	r3, [r0, #0]
}
 80074de:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80074e0:	f100 0208 	add.w	r2, r0, #8
 80074e4:	4613      	mov	r3, r2
 80074e6:	6852      	ldr	r2, [r2, #4]
 80074e8:	6815      	ldr	r5, [r2, #0]
 80074ea:	42a5      	cmp	r5, r4
 80074ec:	d9fa      	bls.n	80074e4 <vListInsert+0x22>
 80074ee:	e7ed      	b.n	80074cc <vListInsert+0xa>

080074f0 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074f0:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = pxItemToRemove->pxContainer;
 80074f4:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074f6:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80074f8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80074fa:	6859      	ldr	r1, [r3, #4]
 80074fc:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074fe:	bf08      	it	eq
 8007500:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007502:	2200      	movs	r2, #0
 8007504:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	3a01      	subs	r2, #1
 800750a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800750c:	6818      	ldr	r0, [r3, #0]
}
 800750e:	4770      	bx	lr

08007510 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007510:	b510      	push	{r4, lr}
 8007512:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007514:	f001 fc6e 	bl	8008df4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007518:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800751a:	f001 fc8b 	bl	8008e34 <vPortExitCritical>

	return xReturn;
}
 800751e:	fab4 f084 	clz	r0, r4
 8007522:	0940      	lsrs	r0, r0, #5
 8007524:	bd10      	pop	{r4, pc}

08007526 <prvCopyDataToQueue>:
{
 8007526:	b570      	push	{r4, r5, r6, lr}
 8007528:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800752a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800752c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800752e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007530:	b942      	cbnz	r2, 8007544 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007532:	6806      	ldr	r6, [r0, #0]
 8007534:	b99e      	cbnz	r6, 800755e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007536:	6880      	ldr	r0, [r0, #8]
 8007538:	f001 f982 	bl	8008840 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800753c:	60a6      	str	r6, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800753e:	3501      	adds	r5, #1
 8007540:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8007542:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8007544:	b96e      	cbnz	r6, 8007562 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007546:	6840      	ldr	r0, [r0, #4]
 8007548:	f005 f8c3 	bl	800c6d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800754c:	6863      	ldr	r3, [r4, #4]
 800754e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007550:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007552:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007554:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007556:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007558:	bf24      	itt	cs
 800755a:	6823      	ldrcs	r3, [r4, #0]
 800755c:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 800755e:	2000      	movs	r0, #0
 8007560:	e7ed      	b.n	800753e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007562:	68c0      	ldr	r0, [r0, #12]
 8007564:	f005 f8b5 	bl	800c6d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007568:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800756a:	68e3      	ldr	r3, [r4, #12]
 800756c:	4251      	negs	r1, r2
 800756e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007570:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007572:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007574:	4293      	cmp	r3, r2
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007576:	bf3e      	ittt	cc
 8007578:	68a3      	ldrcc	r3, [r4, #8]
 800757a:	185b      	addcc	r3, r3, r1
 800757c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800757e:	2e02      	cmp	r6, #2
 8007580:	d1ed      	bne.n	800755e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007582:	b10d      	cbz	r5, 8007588 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8007584:	3d01      	subs	r5, #1
 8007586:	e7ea      	b.n	800755e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8007588:	4628      	mov	r0, r5
 800758a:	e7d8      	b.n	800753e <prvCopyDataToQueue+0x18>

0800758c <prvCopyDataFromQueue>:
{
 800758c:	4603      	mov	r3, r0
 800758e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007590:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8007592:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007594:	b162      	cbz	r2, 80075b0 <prvCopyDataFromQueue+0x24>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007596:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007598:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800759a:	4414      	add	r4, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800759c:	428c      	cmp	r4, r1
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800759e:	bf28      	it	cs
 80075a0:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80075a2:	60dc      	str	r4, [r3, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80075a4:	bf28      	it	cs
 80075a6:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075a8:	68d9      	ldr	r1, [r3, #12]
}
 80075aa:	bc10      	pop	{r4}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075ac:	f005 b891 	b.w	800c6d2 <memcpy>
}
 80075b0:	bc10      	pop	{r4}
 80075b2:	4770      	bx	lr

080075b4 <prvUnlockQueue>:
{
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80075b8:	f001 fc1c 	bl	8008df4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80075bc:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075c0:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80075c4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075c6:	2d00      	cmp	r5, #0
 80075c8:	dd01      	ble.n	80075ce <prvUnlockQueue+0x1a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075ca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80075cc:	b9b3      	cbnz	r3, 80075fc <prvUnlockQueue+0x48>
		pxQueue->cTxLock = queueUNLOCKED;
 80075ce:	23ff      	movs	r3, #255	@ 0xff
 80075d0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80075d4:	f001 fc2e 	bl	8008e34 <vPortExitCritical>
	taskENTER_CRITICAL();
 80075d8:	f001 fc0c 	bl	8008df4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80075dc:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075e0:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80075e4:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075e6:	2d00      	cmp	r5, #0
 80075e8:	dd01      	ble.n	80075ee <prvUnlockQueue+0x3a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ea:	6923      	ldr	r3, [r4, #16]
 80075ec:	b97b      	cbnz	r3, 800760e <prvUnlockQueue+0x5a>
		pxQueue->cRxLock = queueUNLOCKED;
 80075ee:	23ff      	movs	r3, #255	@ 0xff
 80075f0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 80075f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80075f8:	f001 bc1c 	b.w	8008e34 <vPortExitCritical>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075fc:	4630      	mov	r0, r6
 80075fe:	f001 f843 	bl	8008688 <xTaskRemoveFromEventList>
 8007602:	b108      	cbz	r0, 8007608 <prvUnlockQueue+0x54>
						vTaskMissedYield();
 8007604:	f001 f8c8 	bl	8008798 <vTaskMissedYield>
			--cTxLock;
 8007608:	3d01      	subs	r5, #1
 800760a:	b26d      	sxtb	r5, r5
 800760c:	e7db      	b.n	80075c6 <prvUnlockQueue+0x12>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800760e:	4630      	mov	r0, r6
 8007610:	f001 f83a 	bl	8008688 <xTaskRemoveFromEventList>
 8007614:	b108      	cbz	r0, 800761a <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8007616:	f001 f8bf 	bl	8008798 <vTaskMissedYield>
				--cRxLock;
 800761a:	3d01      	subs	r5, #1
 800761c:	b26d      	sxtb	r5, r5
 800761e:	e7e2      	b.n	80075e6 <prvUnlockQueue+0x32>

08007620 <xQueueGenericReset>:
{
 8007620:	b538      	push	{r3, r4, r5, lr}
 8007622:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8007624:	4604      	mov	r4, r0
 8007626:	b940      	cbnz	r0, 800763a <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762c:	f383 8811 	msr	BASEPRI, r3
 8007630:	f3bf 8f6f 	isb	sy
 8007634:	f3bf 8f4f 	dsb	sy
 8007638:	e7fe      	b.n	8007638 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800763a:	f001 fbdb 	bl	8008df4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800763e:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 8007642:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007644:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007646:	434b      	muls	r3, r1
 8007648:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800764a:	1a5b      	subs	r3, r3, r1
 800764c:	441a      	add	r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800764e:	60a0      	str	r0, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8007650:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007652:	2000      	movs	r0, #0
 8007654:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007656:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007658:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800765c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8007660:	b9a5      	cbnz	r5, 800768c <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007662:	6923      	ldr	r3, [r4, #16]
 8007664:	b173      	cbz	r3, 8007684 <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007666:	f104 0010 	add.w	r0, r4, #16
 800766a:	f001 f80d 	bl	8008688 <xTaskRemoveFromEventList>
 800766e:	b148      	cbz	r0, 8007684 <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8007670:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007678:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800767c:	f3bf 8f4f 	dsb	sy
 8007680:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8007684:	f001 fbd6 	bl	8008e34 <vPortExitCritical>
}
 8007688:	2001      	movs	r0, #1
 800768a:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800768c:	f104 0010 	add.w	r0, r4, #16
 8007690:	f7ff fefe 	bl	8007490 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007694:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007698:	f7ff fefa 	bl	8007490 <vListInitialise>
 800769c:	e7f2      	b.n	8007684 <xQueueGenericReset+0x64>

0800769e <xQueueGenericCreateStatic>:
	{
 800769e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076a0:	460d      	mov	r5, r1
 80076a2:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076a4:	b940      	cbnz	r0, 80076b8 <xQueueGenericCreateStatic+0x1a>
 80076a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076aa:	f383 8811 	msr	BASEPRI, r3
 80076ae:	f3bf 8f6f 	isb	sy
 80076b2:	f3bf 8f4f 	dsb	sy
 80076b6:	e7fe      	b.n	80076b6 <xQueueGenericCreateStatic+0x18>
		configASSERT( pxStaticQueue != NULL );
 80076b8:	b943      	cbnz	r3, 80076cc <xQueueGenericCreateStatic+0x2e>
 80076ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076be:	f383 8811 	msr	BASEPRI, r3
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	e7fe      	b.n	80076ca <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80076cc:	b14a      	cbz	r2, 80076e2 <xQueueGenericCreateStatic+0x44>
 80076ce:	b991      	cbnz	r1, 80076f6 <xQueueGenericCreateStatic+0x58>
 80076d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	e7fe      	b.n	80076e0 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80076e2:	b141      	cbz	r1, 80076f6 <xQueueGenericCreateStatic+0x58>
 80076e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e8:	f383 8811 	msr	BASEPRI, r3
 80076ec:	f3bf 8f6f 	isb	sy
 80076f0:	f3bf 8f4f 	dsb	sy
 80076f4:	e7fe      	b.n	80076f4 <xQueueGenericCreateStatic+0x56>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80076f6:	2350      	movs	r3, #80	@ 0x50
 80076f8:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80076fa:	9b01      	ldr	r3, [sp, #4]
 80076fc:	2b50      	cmp	r3, #80	@ 0x50
 80076fe:	d008      	beq.n	8007712 <xQueueGenericCreateStatic+0x74>
 8007700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	e7fe      	b.n	8007710 <xQueueGenericCreateStatic+0x72>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007712:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007714:	2d00      	cmp	r5, #0
 8007716:	bf08      	it	eq
 8007718:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 800771a:	e9c4 050f 	strd	r0, r5, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800771e:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
 8007722:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007724:	4620      	mov	r0, r4
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007726:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007728:	f7ff ff7a 	bl	8007620 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800772c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007730:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 8007734:	4620      	mov	r0, r4
 8007736:	b003      	add	sp, #12
 8007738:	bd30      	pop	{r4, r5, pc}

0800773a <xQueueGenericCreate>:
	{
 800773a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800773c:	460d      	mov	r5, r1
 800773e:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007740:	4606      	mov	r6, r0
 8007742:	b940      	cbnz	r0, 8007756 <xQueueGenericCreate+0x1c>
 8007744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007748:	f383 8811 	msr	BASEPRI, r3
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	e7fe      	b.n	8007754 <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007756:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007758:	3050      	adds	r0, #80	@ 0x50
 800775a:	f001 fc77 	bl	800904c <pvPortMalloc>
		if( pxNewQueue != NULL )
 800775e:	4604      	mov	r4, r0
 8007760:	b170      	cbz	r0, 8007780 <xQueueGenericCreate+0x46>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007762:	2300      	movs	r3, #0
 8007764:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8007768:	b165      	cbz	r5, 8007784 <xQueueGenericCreate+0x4a>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800776a:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	pxNewQueue->uxItemSize = uxItemSize;
 800776e:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
 8007772:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007774:	2101      	movs	r1, #1
 8007776:	4620      	mov	r0, r4
 8007778:	f7ff ff52 	bl	8007620 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800777c:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 8007780:	4620      	mov	r0, r4
 8007782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007784:	4603      	mov	r3, r0
 8007786:	e7f2      	b.n	800776e <xQueueGenericCreate+0x34>

08007788 <xQueueGenericSend>:
{
 8007788:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800778c:	460f      	mov	r7, r1
 800778e:	9201      	str	r2, [sp, #4]
 8007790:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8007792:	4604      	mov	r4, r0
 8007794:	b940      	cbnz	r0, 80077a8 <xQueueGenericSend+0x20>
 8007796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800779a:	f383 8811 	msr	BASEPRI, r3
 800779e:	f3bf 8f6f 	isb	sy
 80077a2:	f3bf 8f4f 	dsb	sy
 80077a6:	e7fe      	b.n	80077a6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077a8:	b951      	cbnz	r1, 80077c0 <xQueueGenericSend+0x38>
 80077aa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80077ac:	b143      	cbz	r3, 80077c0 <xQueueGenericSend+0x38>
 80077ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b2:	f383 8811 	msr	BASEPRI, r3
 80077b6:	f3bf 8f6f 	isb	sy
 80077ba:	f3bf 8f4f 	dsb	sy
 80077be:	e7fe      	b.n	80077be <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80077c0:	2e02      	cmp	r6, #2
 80077c2:	d10b      	bne.n	80077dc <xQueueGenericSend+0x54>
 80077c4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d008      	beq.n	80077dc <xQueueGenericSend+0x54>
 80077ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	e7fe      	b.n	80077da <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077dc:	f000 ffe2 	bl	80087a4 <xTaskGetSchedulerState>
 80077e0:	4605      	mov	r5, r0
 80077e2:	b320      	cbz	r0, 800782e <xQueueGenericSend+0xa6>
 80077e4:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 80077e6:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 80077ea:	f001 fb03 	bl	8008df4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80077ee:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80077f0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d227      	bcs.n	8007846 <xQueueGenericSend+0xbe>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80077f6:	4632      	mov	r2, r6
 80077f8:	4639      	mov	r1, r7
 80077fa:	4620      	mov	r0, r4
 80077fc:	f7ff fe93 	bl	8007526 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007800:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007802:	b11b      	cbz	r3, 800780c <xQueueGenericSend+0x84>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007804:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007808:	f000 ff3e 	bl	8008688 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 800780c:	b148      	cbz	r0, 8007822 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
 800780e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007812:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007816:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800781a:	f3bf 8f4f 	dsb	sy
 800781e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007822:	f001 fb07 	bl	8008e34 <vPortExitCritical>
				return pdPASS;
 8007826:	2001      	movs	r0, #1
}
 8007828:	b004      	add	sp, #16
 800782a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800782e:	9b01      	ldr	r3, [sp, #4]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d0d8      	beq.n	80077e6 <xQueueGenericSend+0x5e>
 8007834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007838:	f383 8811 	msr	BASEPRI, r3
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	f3bf 8f4f 	dsb	sy
 8007844:	e7fe      	b.n	8007844 <xQueueGenericSend+0xbc>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007846:	2e02      	cmp	r6, #2
 8007848:	d0d5      	beq.n	80077f6 <xQueueGenericSend+0x6e>
				if( xTicksToWait == ( TickType_t ) 0 )
 800784a:	9b01      	ldr	r3, [sp, #4]
 800784c:	b91b      	cbnz	r3, 8007856 <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 800784e:	f001 faf1 	bl	8008e34 <vPortExitCritical>
					return errQUEUE_FULL;
 8007852:	2000      	movs	r0, #0
 8007854:	e7e8      	b.n	8007828 <xQueueGenericSend+0xa0>
				else if( xEntryTimeSet == pdFALSE )
 8007856:	b915      	cbnz	r5, 800785e <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007858:	a802      	add	r0, sp, #8
 800785a:	f000 ff55 	bl	8008708 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800785e:	f001 fae9 	bl	8008e34 <vPortExitCritical>
		vTaskSuspendAll();
 8007862:	f000 fd03 	bl	800826c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007866:	f001 fac5 	bl	8008df4 <vPortEnterCritical>
 800786a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800786e:	2bff      	cmp	r3, #255	@ 0xff
 8007870:	bf08      	it	eq
 8007872:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8007876:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800787a:	2bff      	cmp	r3, #255	@ 0xff
 800787c:	bf08      	it	eq
 800787e:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8007882:	f001 fad7 	bl	8008e34 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007886:	a901      	add	r1, sp, #4
 8007888:	a802      	add	r0, sp, #8
 800788a:	f000 ff49 	bl	8008720 <xTaskCheckForTimeOut>
 800788e:	bb38      	cbnz	r0, 80078e0 <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007890:	f001 fab0 	bl	8008df4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007894:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007896:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007898:	429a      	cmp	r2, r3
 800789a:	d10e      	bne.n	80078ba <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800789c:	f001 faca 	bl	8008e34 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80078a0:	9901      	ldr	r1, [sp, #4]
 80078a2:	f104 0010 	add.w	r0, r4, #16
 80078a6:	f000 feb7 	bl	8008618 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078aa:	4620      	mov	r0, r4
 80078ac:	f7ff fe82 	bl	80075b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078b0:	f000 fd80 	bl	80083b4 <xTaskResumeAll>
 80078b4:	b148      	cbz	r0, 80078ca <xQueueGenericSend+0x142>
 80078b6:	2501      	movs	r5, #1
 80078b8:	e797      	b.n	80077ea <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 80078ba:	f001 fabb 	bl	8008e34 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80078be:	4620      	mov	r0, r4
 80078c0:	f7ff fe78 	bl	80075b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078c4:	f000 fd76 	bl	80083b4 <xTaskResumeAll>
 80078c8:	e7f5      	b.n	80078b6 <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 80078ca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80078ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078d2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	f3bf 8f6f 	isb	sy
 80078de:	e7ea      	b.n	80078b6 <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 80078e0:	4620      	mov	r0, r4
 80078e2:	f7ff fe67 	bl	80075b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078e6:	f000 fd65 	bl	80083b4 <xTaskResumeAll>
			return errQUEUE_FULL;
 80078ea:	e7b2      	b.n	8007852 <xQueueGenericSend+0xca>

080078ec <xQueueGenericSendFromISR>:
{
 80078ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f0:	4689      	mov	r9, r1
 80078f2:	4617      	mov	r7, r2
 80078f4:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80078f6:	4604      	mov	r4, r0
 80078f8:	b940      	cbnz	r0, 800790c <xQueueGenericSendFromISR+0x20>
 80078fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fe:	f383 8811 	msr	BASEPRI, r3
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	f3bf 8f4f 	dsb	sy
 800790a:	e7fe      	b.n	800790a <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800790c:	b951      	cbnz	r1, 8007924 <xQueueGenericSendFromISR+0x38>
 800790e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007910:	b143      	cbz	r3, 8007924 <xQueueGenericSendFromISR+0x38>
 8007912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007916:	f383 8811 	msr	BASEPRI, r3
 800791a:	f3bf 8f6f 	isb	sy
 800791e:	f3bf 8f4f 	dsb	sy
 8007922:	e7fe      	b.n	8007922 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007924:	2e02      	cmp	r6, #2
 8007926:	d10b      	bne.n	8007940 <xQueueGenericSendFromISR+0x54>
 8007928:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800792a:	2b01      	cmp	r3, #1
 800792c:	d008      	beq.n	8007940 <xQueueGenericSendFromISR+0x54>
 800792e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	e7fe      	b.n	800793e <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007940:	f001 fb30 	bl	8008fa4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007944:	f3ef 8811 	mrs	r8, BASEPRI
 8007948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794c:	f383 8811 	msr	BASEPRI, r3
 8007950:	f3bf 8f6f 	isb	sy
 8007954:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007958:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800795a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800795c:	429a      	cmp	r2, r3
 800795e:	d301      	bcc.n	8007964 <xQueueGenericSendFromISR+0x78>
 8007960:	2e02      	cmp	r6, #2
 8007962:	d11d      	bne.n	80079a0 <xQueueGenericSendFromISR+0xb4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007964:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007968:	4632      	mov	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 800796a:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800796c:	4649      	mov	r1, r9
 800796e:	4620      	mov	r0, r4
 8007970:	f7ff fdd9 	bl	8007526 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8007974:	1c6b      	adds	r3, r5, #1
 8007976:	d10e      	bne.n	8007996 <xQueueGenericSendFromISR+0xaa>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007978:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800797a:	b13b      	cbz	r3, 800798c <xQueueGenericSendFromISR+0xa0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800797c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007980:	f000 fe82 	bl	8008688 <xTaskRemoveFromEventList>
 8007984:	b110      	cbz	r0, 800798c <xQueueGenericSendFromISR+0xa0>
							if( pxHigherPriorityTaskWoken != NULL )
 8007986:	b10f      	cbz	r7, 800798c <xQueueGenericSendFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007988:	2301      	movs	r3, #1
 800798a:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 800798c:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800798e:	f388 8811 	msr	BASEPRI, r8
}
 8007992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007996:	3501      	adds	r5, #1
 8007998:	b26d      	sxtb	r5, r5
 800799a:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 800799e:	e7f5      	b.n	800798c <xQueueGenericSendFromISR+0xa0>
			xReturn = errQUEUE_FULL;
 80079a0:	2000      	movs	r0, #0
 80079a2:	e7f4      	b.n	800798e <xQueueGenericSendFromISR+0xa2>

080079a4 <xQueueGiveFromISR>:
{
 80079a4:	b570      	push	{r4, r5, r6, lr}
 80079a6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 80079a8:	4604      	mov	r4, r0
 80079aa:	b940      	cbnz	r0, 80079be <xQueueGiveFromISR+0x1a>
	__asm volatile
 80079ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b0:	f383 8811 	msr	BASEPRI, r3
 80079b4:	f3bf 8f6f 	isb	sy
 80079b8:	f3bf 8f4f 	dsb	sy
 80079bc:	e7fe      	b.n	80079bc <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 80079be:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80079c0:	b143      	cbz	r3, 80079d4 <xQueueGiveFromISR+0x30>
 80079c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c6:	f383 8811 	msr	BASEPRI, r3
 80079ca:	f3bf 8f6f 	isb	sy
 80079ce:	f3bf 8f4f 	dsb	sy
 80079d2:	e7fe      	b.n	80079d2 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80079d4:	6803      	ldr	r3, [r0, #0]
 80079d6:	b953      	cbnz	r3, 80079ee <xQueueGiveFromISR+0x4a>
 80079d8:	6883      	ldr	r3, [r0, #8]
 80079da:	b143      	cbz	r3, 80079ee <xQueueGiveFromISR+0x4a>
 80079dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	e7fe      	b.n	80079ec <xQueueGiveFromISR+0x48>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079ee:	f001 fad9 	bl	8008fa4 <vPortValidateInterruptPriority>
	__asm volatile
 80079f2:	f3ef 8611 	mrs	r6, BASEPRI
 80079f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fa:	f383 8811 	msr	BASEPRI, r3
 80079fe:	f3bf 8f6f 	isb	sy
 8007a02:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a06:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007a08:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d919      	bls.n	8007a42 <xQueueGiveFromISR+0x9e>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a0e:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007a12:	3201      	adds	r2, #1
			if( cTxLock == queueUNLOCKED )
 8007a14:	29ff      	cmp	r1, #255	@ 0xff
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a16:	b24b      	sxtb	r3, r1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007a18:	63a2      	str	r2, [r4, #56]	@ 0x38
			if( cTxLock == queueUNLOCKED )
 8007a1a:	d10d      	bne.n	8007a38 <xQueueGiveFromISR+0x94>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007a1e:	b13b      	cbz	r3, 8007a30 <xQueueGiveFromISR+0x8c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a20:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007a24:	f000 fe30 	bl	8008688 <xTaskRemoveFromEventList>
 8007a28:	b110      	cbz	r0, 8007a30 <xQueueGiveFromISR+0x8c>
							if( pxHigherPriorityTaskWoken != NULL )
 8007a2a:	b10d      	cbz	r5, 8007a30 <xQueueGiveFromISR+0x8c>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	602b      	str	r3, [r5, #0]
			xReturn = pdPASS;
 8007a30:	2001      	movs	r0, #1
	__asm volatile
 8007a32:	f386 8811 	msr	BASEPRI, r6
}
 8007a36:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a38:	3301      	adds	r3, #1
 8007a3a:	b25b      	sxtb	r3, r3
 8007a3c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007a40:	e7f6      	b.n	8007a30 <xQueueGiveFromISR+0x8c>
			xReturn = errQUEUE_FULL;
 8007a42:	2000      	movs	r0, #0
 8007a44:	e7f5      	b.n	8007a32 <xQueueGiveFromISR+0x8e>

08007a46 <xQueueReceive>:
{
 8007a46:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8007a4a:	460e      	mov	r6, r1
 8007a4c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007a4e:	4604      	mov	r4, r0
 8007a50:	b940      	cbnz	r0, 8007a64 <xQueueReceive+0x1e>
	__asm volatile
 8007a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a56:	f383 8811 	msr	BASEPRI, r3
 8007a5a:	f3bf 8f6f 	isb	sy
 8007a5e:	f3bf 8f4f 	dsb	sy
 8007a62:	e7fe      	b.n	8007a62 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a64:	b951      	cbnz	r1, 8007a7c <xQueueReceive+0x36>
 8007a66:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007a68:	b143      	cbz	r3, 8007a7c <xQueueReceive+0x36>
 8007a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a6e:	f383 8811 	msr	BASEPRI, r3
 8007a72:	f3bf 8f6f 	isb	sy
 8007a76:	f3bf 8f4f 	dsb	sy
 8007a7a:	e7fe      	b.n	8007a7a <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a7c:	f000 fe92 	bl	80087a4 <xTaskGetSchedulerState>
 8007a80:	4605      	mov	r5, r0
 8007a82:	b318      	cbz	r0, 8007acc <xQueueReceive+0x86>
 8007a84:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8007a86:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8007a8a:	f001 f9b3 	bl	8008df4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a8e:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a90:	b347      	cbz	r7, 8007ae4 <xQueueReceive+0x9e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a92:	4631      	mov	r1, r6
 8007a94:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a96:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a98:	f7ff fd78 	bl	800758c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a9c:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a9e:	6923      	ldr	r3, [r4, #16]
 8007aa0:	b173      	cbz	r3, 8007ac0 <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007aa2:	f104 0010 	add.w	r0, r4, #16
 8007aa6:	f000 fdef 	bl	8008688 <xTaskRemoveFromEventList>
 8007aaa:	b148      	cbz	r0, 8007ac0 <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 8007aac:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007ab0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ab4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007ac0:	f001 f9b8 	bl	8008e34 <vPortExitCritical>
				return pdPASS;
 8007ac4:	2001      	movs	r0, #1
}
 8007ac6:	b004      	add	sp, #16
 8007ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007acc:	9b01      	ldr	r3, [sp, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d0d9      	beq.n	8007a86 <xQueueReceive+0x40>
 8007ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad6:	f383 8811 	msr	BASEPRI, r3
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	e7fe      	b.n	8007ae2 <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ae4:	9b01      	ldr	r3, [sp, #4]
 8007ae6:	b91b      	cbnz	r3, 8007af0 <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 8007ae8:	f001 f9a4 	bl	8008e34 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007aec:	2000      	movs	r0, #0
 8007aee:	e7ea      	b.n	8007ac6 <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 8007af0:	b915      	cbnz	r5, 8007af8 <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007af2:	a802      	add	r0, sp, #8
 8007af4:	f000 fe08 	bl	8008708 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8007af8:	f001 f99c 	bl	8008e34 <vPortExitCritical>
		vTaskSuspendAll();
 8007afc:	f000 fbb6 	bl	800826c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b00:	f001 f978 	bl	8008df4 <vPortEnterCritical>
 8007b04:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007b08:	2bff      	cmp	r3, #255	@ 0xff
 8007b0a:	bf08      	it	eq
 8007b0c:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8007b10:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007b14:	2bff      	cmp	r3, #255	@ 0xff
 8007b16:	bf08      	it	eq
 8007b18:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8007b1c:	f001 f98a 	bl	8008e34 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b20:	a901      	add	r1, sp, #4
 8007b22:	a802      	add	r0, sp, #8
 8007b24:	f000 fdfc 	bl	8008720 <xTaskCheckForTimeOut>
 8007b28:	bb00      	cbnz	r0, 8007b6c <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	f7ff fcf0 	bl	8007510 <prvIsQueueEmpty>
 8007b30:	b1b0      	cbz	r0, 8007b60 <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007b32:	9901      	ldr	r1, [sp, #4]
 8007b34:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007b38:	f000 fd6e 	bl	8008618 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f7ff fd39 	bl	80075b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007b42:	f000 fc37 	bl	80083b4 <xTaskResumeAll>
 8007b46:	b948      	cbnz	r0, 8007b5c <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 8007b48:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b50:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007b54:	f3bf 8f4f 	dsb	sy
 8007b58:	f3bf 8f6f 	isb	sy
 8007b5c:	2501      	movs	r5, #1
 8007b5e:	e794      	b.n	8007a8a <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 8007b60:	4620      	mov	r0, r4
 8007b62:	f7ff fd27 	bl	80075b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b66:	f000 fc25 	bl	80083b4 <xTaskResumeAll>
 8007b6a:	e7f7      	b.n	8007b5c <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	f7ff fd21 	bl	80075b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b72:	f000 fc1f 	bl	80083b4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b76:	4620      	mov	r0, r4
 8007b78:	f7ff fcca 	bl	8007510 <prvIsQueueEmpty>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	d0ed      	beq.n	8007b5c <xQueueReceive+0x116>
 8007b80:	e7b4      	b.n	8007aec <xQueueReceive+0xa6>

08007b82 <xQueueSemaphoreTake>:
{
 8007b82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b84:	b085      	sub	sp, #20
	configASSERT( ( pxQueue ) );
 8007b86:	4604      	mov	r4, r0
{
 8007b88:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007b8a:	b940      	cbnz	r0, 8007b9e <xQueueSemaphoreTake+0x1c>
 8007b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	e7fe      	b.n	8007b9c <xQueueSemaphoreTake+0x1a>
	configASSERT( pxQueue->uxItemSize == 0 );
 8007b9e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8007ba0:	b145      	cbz	r5, 8007bb4 <xQueueSemaphoreTake+0x32>
 8007ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba6:	f383 8811 	msr	BASEPRI, r3
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	f3bf 8f4f 	dsb	sy
 8007bb2:	e7fe      	b.n	8007bb2 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007bb4:	f000 fdf6 	bl	80087a4 <xTaskGetSchedulerState>
 8007bb8:	4606      	mov	r6, r0
 8007bba:	b320      	cbz	r0, 8007c06 <xQueueSemaphoreTake+0x84>
 8007bbc:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 8007bbe:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
 8007bc0:	f001 f918 	bl	8008df4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007bc4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007bc6:	b353      	cbz	r3, 8007c1e <xQueueSemaphoreTake+0x9c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	b913      	cbnz	r3, 8007bd6 <xQueueSemaphoreTake+0x54>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007bd0:	f000 fec6 	bl	8008960 <pvTaskIncrementMutexHeldCount>
 8007bd4:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bd6:	6923      	ldr	r3, [r4, #16]
 8007bd8:	b173      	cbz	r3, 8007bf8 <xQueueSemaphoreTake+0x76>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bda:	f104 0010 	add.w	r0, r4, #16
 8007bde:	f000 fd53 	bl	8008688 <xTaskRemoveFromEventList>
 8007be2:	b148      	cbz	r0, 8007bf8 <xQueueSemaphoreTake+0x76>
						queueYIELD_IF_USING_PREEMPTION();
 8007be4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007be8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bec:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007bf8:	f001 f91c 	bl	8008e34 <vPortExitCritical>
				return pdPASS;
 8007bfc:	2001      	movs	r0, #1
}
 8007bfe:	b005      	add	sp, #20
 8007c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c02:	4635      	mov	r5, r6
 8007c04:	e7db      	b.n	8007bbe <xQueueSemaphoreTake+0x3c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c06:	9b01      	ldr	r3, [sp, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d0fa      	beq.n	8007c02 <xQueueSemaphoreTake+0x80>
 8007c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	e7fe      	b.n	8007c1c <xQueueSemaphoreTake+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c1e:	9b01      	ldr	r3, [sp, #4]
 8007c20:	b953      	cbnz	r3, 8007c38 <xQueueSemaphoreTake+0xb6>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007c22:	2d00      	cmp	r5, #0
 8007c24:	d066      	beq.n	8007cf4 <xQueueSemaphoreTake+0x172>
 8007c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2a:	f383 8811 	msr	BASEPRI, r3
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	e7fe      	b.n	8007c36 <xQueueSemaphoreTake+0xb4>
				else if( xEntryTimeSet == pdFALSE )
 8007c38:	b916      	cbnz	r6, 8007c40 <xQueueSemaphoreTake+0xbe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c3a:	a802      	add	r0, sp, #8
 8007c3c:	f000 fd64 	bl	8008708 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8007c40:	f001 f8f8 	bl	8008e34 <vPortExitCritical>
		vTaskSuspendAll();
 8007c44:	f000 fb12 	bl	800826c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c48:	f001 f8d4 	bl	8008df4 <vPortEnterCritical>
 8007c4c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007c50:	2bff      	cmp	r3, #255	@ 0xff
 8007c52:	bf08      	it	eq
 8007c54:	f884 7044 	strbeq.w	r7, [r4, #68]	@ 0x44
 8007c58:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007c5c:	2bff      	cmp	r3, #255	@ 0xff
 8007c5e:	bf08      	it	eq
 8007c60:	f884 7045 	strbeq.w	r7, [r4, #69]	@ 0x45
 8007c64:	f001 f8e6 	bl	8008e34 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c68:	a901      	add	r1, sp, #4
 8007c6a:	a802      	add	r0, sp, #8
 8007c6c:	f000 fd58 	bl	8008720 <xTaskCheckForTimeOut>
 8007c70:	bb50      	cbnz	r0, 8007cc8 <xQueueSemaphoreTake+0x146>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c72:	4620      	mov	r0, r4
 8007c74:	f7ff fc4c 	bl	8007510 <prvIsQueueEmpty>
 8007c78:	b300      	cbz	r0, 8007cbc <xQueueSemaphoreTake+0x13a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c7a:	6823      	ldr	r3, [r4, #0]
 8007c7c:	b93b      	cbnz	r3, 8007c8e <xQueueSemaphoreTake+0x10c>
						taskENTER_CRITICAL();
 8007c7e:	f001 f8b9 	bl	8008df4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c82:	68a0      	ldr	r0, [r4, #8]
 8007c84:	f000 fd9e 	bl	80087c4 <xTaskPriorityInherit>
 8007c88:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8007c8a:	f001 f8d3 	bl	8008e34 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007c8e:	9901      	ldr	r1, [sp, #4]
 8007c90:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007c94:	f000 fcc0 	bl	8008618 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007c98:	4620      	mov	r0, r4
 8007c9a:	f7ff fc8b 	bl	80075b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007c9e:	f000 fb89 	bl	80083b4 <xTaskResumeAll>
 8007ca2:	b948      	cbnz	r0, 8007cb8 <xQueueSemaphoreTake+0x136>
					portYIELD_WITHIN_API();
 8007ca4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007ca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cac:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007cb0:	f3bf 8f4f 	dsb	sy
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	2601      	movs	r6, #1
 8007cba:	e781      	b.n	8007bc0 <xQueueSemaphoreTake+0x3e>
				prvUnlockQueue( pxQueue );
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	f7ff fc79 	bl	80075b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007cc2:	f000 fb77 	bl	80083b4 <xTaskResumeAll>
 8007cc6:	e7f7      	b.n	8007cb8 <xQueueSemaphoreTake+0x136>
			prvUnlockQueue( pxQueue );
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f7ff fc73 	bl	80075b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007cce:	f000 fb71 	bl	80083b4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	f7ff fc1c 	bl	8007510 <prvIsQueueEmpty>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d0ed      	beq.n	8007cb8 <xQueueSemaphoreTake+0x136>
					if( xInheritanceOccurred != pdFALSE )
 8007cdc:	b165      	cbz	r5, 8007cf8 <xQueueSemaphoreTake+0x176>
						taskENTER_CRITICAL();
 8007cde:	f001 f889 	bl	8008df4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007ce2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007ce4:	b119      	cbz	r1, 8007cee <xQueueSemaphoreTake+0x16c>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007ce6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007ce8:	6819      	ldr	r1, [r3, #0]
 8007cea:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007cee:	68a0      	ldr	r0, [r4, #8]
 8007cf0:	f000 fde8 	bl	80088c4 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8007cf4:	f001 f89e 	bl	8008e34 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	e780      	b.n	8007bfe <xQueueSemaphoreTake+0x7c>

08007cfc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007cfc:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007cfe:	4a07      	ldr	r2, [pc, #28]	@ (8007d1c <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d00:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d02:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8007d06:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8007d0a:	b91d      	cbnz	r5, 8007d14 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007d0c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007d10:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007d12:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d14:	3301      	adds	r3, #1
 8007d16:	2b08      	cmp	r3, #8
 8007d18:	d1f3      	bne.n	8007d02 <vQueueAddToRegistry+0x6>
 8007d1a:	e7fa      	b.n	8007d12 <vQueueAddToRegistry+0x16>
 8007d1c:	20006adc 	.word	0x20006adc

08007d20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d20:	b570      	push	{r4, r5, r6, lr}
 8007d22:	4604      	mov	r4, r0
 8007d24:	460d      	mov	r5, r1
 8007d26:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007d28:	f001 f864 	bl	8008df4 <vPortEnterCritical>
 8007d2c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007d30:	2bff      	cmp	r3, #255	@ 0xff
 8007d32:	bf04      	itt	eq
 8007d34:	2300      	moveq	r3, #0
 8007d36:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8007d3a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007d3e:	2bff      	cmp	r3, #255	@ 0xff
 8007d40:	bf04      	itt	eq
 8007d42:	2300      	moveq	r3, #0
 8007d44:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 8007d48:	f001 f874 	bl	8008e34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007d4c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007d4e:	b92b      	cbnz	r3, 8007d5c <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007d50:	4632      	mov	r2, r6
 8007d52:	4629      	mov	r1, r5
 8007d54:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007d58:	f000 fc78 	bl	800864c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007d5c:	4620      	mov	r0, r4
	}
 8007d5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8007d62:	f7ff bc27 	b.w	80075b4 <prvUnlockQueue>
	...

08007d68 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d6c:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d6e:	f001 f841 	bl	8008df4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d72:	4b30      	ldr	r3, [pc, #192]	@ (8007e34 <prvAddNewTaskToReadyList+0xcc>)
		if( pxCurrentTCB == NULL )
 8007d74:	4e30      	ldr	r6, [pc, #192]	@ (8007e38 <prvAddNewTaskToReadyList+0xd0>)
		uxCurrentNumberOfTasks++;
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	4f30      	ldr	r7, [pc, #192]	@ (8007e3c <prvAddNewTaskToReadyList+0xd4>)
 8007d7a:	3201      	adds	r2, #1
 8007d7c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007d7e:	6835      	ldr	r5, [r6, #0]
 8007d80:	2d00      	cmp	r5, #0
 8007d82:	d14b      	bne.n	8007e1c <prvAddNewTaskToReadyList+0xb4>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007d84:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d11f      	bne.n	8007dcc <prvAddNewTaskToReadyList+0x64>
 8007d8c:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d8e:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d90:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d92:	f7ff fb7d 	bl	8007490 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d96:	2d38      	cmp	r5, #56	@ 0x38
 8007d98:	f108 0814 	add.w	r8, r8, #20
 8007d9c:	d1f7      	bne.n	8007d8e <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d9e:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8007e40 <prvAddNewTaskToReadyList+0xd8>
	vListInitialise( &xDelayedTaskList2 );
 8007da2:	4d28      	ldr	r5, [pc, #160]	@ (8007e44 <prvAddNewTaskToReadyList+0xdc>)
	vListInitialise( &xDelayedTaskList1 );
 8007da4:	4640      	mov	r0, r8
 8007da6:	f7ff fb73 	bl	8007490 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007daa:	4628      	mov	r0, r5
 8007dac:	f7ff fb70 	bl	8007490 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007db0:	4825      	ldr	r0, [pc, #148]	@ (8007e48 <prvAddNewTaskToReadyList+0xe0>)
 8007db2:	f7ff fb6d 	bl	8007490 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007db6:	4825      	ldr	r0, [pc, #148]	@ (8007e4c <prvAddNewTaskToReadyList+0xe4>)
 8007db8:	f7ff fb6a 	bl	8007490 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007dbc:	4824      	ldr	r0, [pc, #144]	@ (8007e50 <prvAddNewTaskToReadyList+0xe8>)
 8007dbe:	f7ff fb67 	bl	8007490 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007dc2:	4b24      	ldr	r3, [pc, #144]	@ (8007e54 <prvAddNewTaskToReadyList+0xec>)
 8007dc4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007dc8:	4b23      	ldr	r3, [pc, #140]	@ (8007e58 <prvAddNewTaskToReadyList+0xf0>)
 8007dca:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8007dcc:	4a23      	ldr	r2, [pc, #140]	@ (8007e5c <prvAddNewTaskToReadyList+0xf4>)
 8007dce:	6813      	ldr	r3, [r2, #0]
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007dd4:	4a22      	ldr	r2, [pc, #136]	@ (8007e60 <prvAddNewTaskToReadyList+0xf8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007dd6:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8007dd8:	6811      	ldr	r1, [r2, #0]
 8007dda:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007ddc:	2014      	movs	r0, #20
 8007dde:	428b      	cmp	r3, r1
 8007de0:	fb00 7003 	mla	r0, r0, r3, r7
 8007de4:	f104 0104 	add.w	r1, r4, #4
 8007de8:	bf88      	it	hi
 8007dea:	6013      	strhi	r3, [r2, #0]
 8007dec:	f7ff fb5e 	bl	80074ac <vListInsertEnd>
	taskEXIT_CRITICAL();
 8007df0:	f001 f820 	bl	8008e34 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8007df4:	4b1b      	ldr	r3, [pc, #108]	@ (8007e64 <prvAddNewTaskToReadyList+0xfc>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	b173      	cbz	r3, 8007e18 <prvAddNewTaskToReadyList+0xb0>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007dfa:	6833      	ldr	r3, [r6, #0]
 8007dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dfe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d209      	bcs.n	8007e18 <prvAddNewTaskToReadyList+0xb0>
			taskYIELD_IF_USING_PREEMPTION();
 8007e04:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e0c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	f3bf 8f6f 	isb	sy
}
 8007e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8007e1c:	4b11      	ldr	r3, [pc, #68]	@ (8007e64 <prvAddNewTaskToReadyList+0xfc>)
 8007e1e:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e20:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8007e22:	2a00      	cmp	r2, #0
 8007e24:	d1d2      	bne.n	8007dcc <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e26:	6832      	ldr	r2, [r6, #0]
 8007e28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007e2a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8007e2c:	bf98      	it	ls
 8007e2e:	6034      	strls	r4, [r6, #0]
 8007e30:	e7cc      	b.n	8007dcc <prvAddNewTaskToReadyList+0x64>
 8007e32:	bf00      	nop
 8007e34:	20006b40 	.word	0x20006b40
 8007e38:	20007014 	.word	0x20007014
 8007e3c:	20006bb4 	.word	0x20006bb4
 8007e40:	20006ba0 	.word	0x20006ba0
 8007e44:	20006b8c 	.word	0x20006b8c
 8007e48:	20006b70 	.word	0x20006b70
 8007e4c:	20006b5c 	.word	0x20006b5c
 8007e50:	20006b44 	.word	0x20006b44
 8007e54:	20006b88 	.word	0x20006b88
 8007e58:	20006b84 	.word	0x20006b84
 8007e5c:	20006b24 	.word	0x20006b24
 8007e60:	20006b38 	.word	0x20006b38
 8007e64:	20006b34 	.word	0x20006b34

08007e68 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e6a:	4b15      	ldr	r3, [pc, #84]	@ (8007ec0 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e6c:	4d15      	ldr	r5, [pc, #84]	@ (8007ec4 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8007e6e:	681c      	ldr	r4, [r3, #0]
{
 8007e70:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e72:	6828      	ldr	r0, [r5, #0]
 8007e74:	3004      	adds	r0, #4
{
 8007e76:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e78:	f7ff fb3a 	bl	80074f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e7c:	1c73      	adds	r3, r6, #1
 8007e7e:	d107      	bne.n	8007e90 <prvAddCurrentTaskToDelayedList+0x28>
 8007e80:	b137      	cbz	r7, 8007e90 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e82:	6829      	ldr	r1, [r5, #0]
 8007e84:	4810      	ldr	r0, [pc, #64]	@ (8007ec8 <prvAddCurrentTaskToDelayedList+0x60>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e86:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e8a:	3104      	adds	r1, #4
 8007e8c:	f7ff bb0e 	b.w	80074ac <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e90:	682b      	ldr	r3, [r5, #0]
 8007e92:	19a4      	adds	r4, r4, r6
 8007e94:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e96:	d307      	bcc.n	8007ea8 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e98:	4b0c      	ldr	r3, [pc, #48]	@ (8007ecc <prvAddCurrentTaskToDelayedList+0x64>)
 8007e9a:	6818      	ldr	r0, [r3, #0]
 8007e9c:	6829      	ldr	r1, [r5, #0]
}
 8007e9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ea2:	3104      	adds	r1, #4
 8007ea4:	f7ff bb0d 	b.w	80074c2 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ea8:	4b09      	ldr	r3, [pc, #36]	@ (8007ed0 <prvAddCurrentTaskToDelayedList+0x68>)
 8007eaa:	6818      	ldr	r0, [r3, #0]
 8007eac:	6829      	ldr	r1, [r5, #0]
 8007eae:	3104      	adds	r1, #4
 8007eb0:	f7ff fb07 	bl	80074c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007eb4:	4b07      	ldr	r3, [pc, #28]	@ (8007ed4 <prvAddCurrentTaskToDelayedList+0x6c>)
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8007eba:	bf88      	it	hi
 8007ebc:	601c      	strhi	r4, [r3, #0]
}
 8007ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ec0:	20006b3c 	.word	0x20006b3c
 8007ec4:	20007014 	.word	0x20007014
 8007ec8:	20006b44 	.word	0x20006b44
 8007ecc:	20006b84 	.word	0x20006b84
 8007ed0:	20006b88 	.word	0x20006b88
 8007ed4:	20006b20 	.word	0x20006b20

08007ed8 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ed8:	4a06      	ldr	r2, [pc, #24]	@ (8007ef4 <prvResetNextTaskUnblockTime+0x1c>)
 8007eda:	6813      	ldr	r3, [r2, #0]
 8007edc:	6819      	ldr	r1, [r3, #0]
 8007ede:	4b06      	ldr	r3, [pc, #24]	@ (8007ef8 <prvResetNextTaskUnblockTime+0x20>)
 8007ee0:	b919      	cbnz	r1, 8007eea <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ee2:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ee6:	601a      	str	r2, [r3, #0]
}
 8007ee8:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eea:	6812      	ldr	r2, [r2, #0]
 8007eec:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007eee:	68d2      	ldr	r2, [r2, #12]
 8007ef0:	6852      	ldr	r2, [r2, #4]
 8007ef2:	e7f8      	b.n	8007ee6 <prvResetNextTaskUnblockTime+0xe>
 8007ef4:	20006b88 	.word	0x20006b88
 8007ef8:	20006b20 	.word	0x20006b20

08007efc <prvDeleteTCB>:
	{
 8007efc:	b510      	push	{r4, lr}
 8007efe:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007f00:	3054      	adds	r0, #84	@ 0x54
 8007f02:	f004 fb25 	bl	800c550 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007f06:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 8007f0a:	b93b      	cbnz	r3, 8007f1c <prvDeleteTCB+0x20>
				vPortFree( pxTCB->pxStack );
 8007f0c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007f0e:	f001 f92f 	bl	8009170 <vPortFree>
				vPortFree( pxTCB );
 8007f12:	4620      	mov	r0, r4
	}
 8007f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8007f18:	f001 b92a 	b.w	8009170 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d0f8      	beq.n	8007f12 <prvDeleteTCB+0x16>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d008      	beq.n	8007f36 <prvDeleteTCB+0x3a>
 8007f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	e7fe      	b.n	8007f34 <prvDeleteTCB+0x38>
	}
 8007f36:	bd10      	pop	{r4, pc}

08007f38 <prvIdleTask>:
{
 8007f38:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f3a:	4c13      	ldr	r4, [pc, #76]	@ (8007f88 <prvIdleTask+0x50>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f3c:	4f13      	ldr	r7, [pc, #76]	@ (8007f8c <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8007f3e:	4d14      	ldr	r5, [pc, #80]	@ (8007f90 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f40:	6823      	ldr	r3, [r4, #0]
 8007f42:	b973      	cbnz	r3, 8007f62 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007f44:	4b13      	ldr	r3, [pc, #76]	@ (8007f94 <prvIdleTask+0x5c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d9f8      	bls.n	8007f3e <prvIdleTask+0x6>
				taskYIELD();
 8007f4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f54:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007f58:	f3bf 8f4f 	dsb	sy
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	e7ed      	b.n	8007f3e <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 8007f62:	f000 ff47 	bl	8008df4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f6a:	1d30      	adds	r0, r6, #4
 8007f6c:	f7ff fac0 	bl	80074f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007f70:	682b      	ldr	r3, [r5, #0]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007f76:	6823      	ldr	r3, [r4, #0]
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8007f7c:	f000 ff5a 	bl	8008e34 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8007f80:	4630      	mov	r0, r6
 8007f82:	f7ff ffbb 	bl	8007efc <prvDeleteTCB>
 8007f86:	e7db      	b.n	8007f40 <prvIdleTask+0x8>
 8007f88:	20006b58 	.word	0x20006b58
 8007f8c:	20006b5c 	.word	0x20006b5c
 8007f90:	20006b40 	.word	0x20006b40
 8007f94:	20006bb4 	.word	0x20006bb4

08007f98 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f9c:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007fa0:	0096      	lsls	r6, r2, #2
 8007fa2:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007fa4:	4607      	mov	r7, r0
 8007fa6:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007fa8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007faa:	21a5      	movs	r1, #165	@ 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007fac:	4698      	mov	r8, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007fae:	f004 fa92 	bl	800c4d6 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007fb2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007fb4:	3e04      	subs	r6, #4
 8007fb6:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007fb8:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8007fbc:	2d00      	cmp	r5, #0
 8007fbe:	d041      	beq.n	8008044 <prvInitialiseNewTask.constprop.0+0xac>
 8007fc0:	1e6b      	subs	r3, r5, #1
 8007fc2:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8007fc6:	350f      	adds	r5, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007fc8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8007fcc:	f802 1f01 	strb.w	r1, [r2, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8007fd0:	b109      	cbz	r1, 8007fd6 <prvInitialiseNewTask.constprop.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fd2:	42ab      	cmp	r3, r5
 8007fd4:	d1f8      	bne.n	8007fc8 <prvInitialiseNewTask.constprop.0+0x30>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007fdc:	9d08      	ldr	r5, [sp, #32]
 8007fde:	2d37      	cmp	r5, #55	@ 0x37
 8007fe0:	bf28      	it	cs
 8007fe2:	2537      	movcs	r5, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8007fe4:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 8007fe8:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8007fea:	64e5      	str	r5, [r4, #76]	@ 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007fec:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8007fee:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ff2:	f7ff fa58 	bl	80074a6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ff6:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007ffa:	f104 0018 	add.w	r0, r4, #24
 8007ffe:	f7ff fa52 	bl	80074a6 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8008002:	f8c4 a0a0 	str.w	sl, [r4, #160]	@ 0xa0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008006:	224c      	movs	r2, #76	@ 0x4c
 8008008:	4651      	mov	r1, sl
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800800a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800800c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800800e:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008010:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008014:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 8008018:	f004 fa5d 	bl	800c4d6 <memset>
 800801c:	4b0b      	ldr	r3, [pc, #44]	@ (800804c <prvInitialiseNewTask.constprop.0+0xb4>)
 800801e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008020:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008024:	33d0      	adds	r3, #208	@ 0xd0
 8008026:	65e2      	str	r2, [r4, #92]	@ 0x5c
 8008028:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800802a:	4642      	mov	r2, r8
 800802c:	4639      	mov	r1, r7
 800802e:	4630      	mov	r0, r6
 8008030:	f000 feba 	bl	8008da8 <pxPortInitialiseStack>
 8008034:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8008036:	f1b9 0f00 	cmp.w	r9, #0
 800803a:	d001      	beq.n	8008040 <prvInitialiseNewTask.constprop.0+0xa8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800803c:	f8c9 4000 	str.w	r4, [r9]
}
 8008040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008044:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
 8008048:	e7c8      	b.n	8007fdc <prvInitialiseNewTask.constprop.0+0x44>
 800804a:	bf00      	nop
 800804c:	20009584 	.word	0x20009584

08008050 <xTaskCreateStatic>:
	{
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	b086      	sub	sp, #24
 8008054:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8008058:	b945      	cbnz	r5, 800806c <xTaskCreateStatic+0x1c>
 800805a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	e7fe      	b.n	800806a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800806c:	b944      	cbnz	r4, 8008080 <xTaskCreateStatic+0x30>
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	e7fe      	b.n	800807e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008080:	26a8      	movs	r6, #168	@ 0xa8
 8008082:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008084:	9e05      	ldr	r6, [sp, #20]
 8008086:	2ea8      	cmp	r6, #168	@ 0xa8
 8008088:	d008      	beq.n	800809c <xTaskCreateStatic+0x4c>
 800808a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800808e:	f383 8811 	msr	BASEPRI, r3
 8008092:	f3bf 8f6f 	isb	sy
 8008096:	f3bf 8f4f 	dsb	sy
 800809a:	e7fe      	b.n	800809a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800809c:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800809e:	2502      	movs	r5, #2
 80080a0:	f884 50a5 	strb.w	r5, [r4, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080a4:	ad04      	add	r5, sp, #16
 80080a6:	9501      	str	r5, [sp, #4]
 80080a8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80080aa:	9402      	str	r4, [sp, #8]
 80080ac:	9500      	str	r5, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80080ae:	9e05      	ldr	r6, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080b0:	f7ff ff72 	bl	8007f98 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080b4:	4620      	mov	r0, r4
 80080b6:	f7ff fe57 	bl	8007d68 <prvAddNewTaskToReadyList>
	}
 80080ba:	9804      	ldr	r0, [sp, #16]
 80080bc:	b006      	add	sp, #24
 80080be:	bd70      	pop	{r4, r5, r6, pc}

080080c0 <xTaskCreate>:
	{
 80080c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080c4:	4607      	mov	r7, r0
 80080c6:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80080c8:	0090      	lsls	r0, r2, #2
	{
 80080ca:	4688      	mov	r8, r1
 80080cc:	4616      	mov	r6, r2
 80080ce:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80080d0:	f000 ffbc 	bl	800904c <pvPortMalloc>
			if( pxStack != NULL )
 80080d4:	4605      	mov	r5, r0
 80080d6:	b920      	cbnz	r0, 80080e2 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80080d8:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80080dc:	b005      	add	sp, #20
 80080de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80080e2:	20a8      	movs	r0, #168	@ 0xa8
 80080e4:	f000 ffb2 	bl	800904c <pvPortMalloc>
				if( pxNewTCB != NULL )
 80080e8:	4604      	mov	r4, r0
 80080ea:	b198      	cbz	r0, 8008114 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80080ec:	2300      	movs	r3, #0
 80080ee:	f880 30a5 	strb.w	r3, [r0, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80080f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 80080f4:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080fa:	9002      	str	r0, [sp, #8]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	4632      	mov	r2, r6
 8008100:	464b      	mov	r3, r9
 8008102:	4641      	mov	r1, r8
 8008104:	4638      	mov	r0, r7
 8008106:	f7ff ff47 	bl	8007f98 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800810a:	4620      	mov	r0, r4
 800810c:	f7ff fe2c 	bl	8007d68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008110:	2001      	movs	r0, #1
 8008112:	e7e3      	b.n	80080dc <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8008114:	4628      	mov	r0, r5
 8008116:	f001 f82b 	bl	8009170 <vPortFree>
		if( pxNewTCB != NULL )
 800811a:	e7dd      	b.n	80080d8 <xTaskCreate+0x18>

0800811c <vTaskDelete>:
	{
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	4604      	mov	r4, r0
 8008120:	4d23      	ldr	r5, [pc, #140]	@ (80081b0 <vTaskDelete+0x94>)
		taskENTER_CRITICAL();
 8008122:	f000 fe67 	bl	8008df4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008126:	b904      	cbnz	r4, 800812a <vTaskDelete+0xe>
 8008128:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800812a:	1d26      	adds	r6, r4, #4
 800812c:	4630      	mov	r0, r6
 800812e:	f7ff f9df 	bl	80074f0 <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008132:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008134:	b11b      	cbz	r3, 800813e <vTaskDelete+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008136:	f104 0018 	add.w	r0, r4, #24
 800813a:	f7ff f9d9 	bl	80074f0 <uxListRemove>
			uxTaskNumber++;
 800813e:	4a1d      	ldr	r2, [pc, #116]	@ (80081b4 <vTaskDelete+0x98>)
 8008140:	6813      	ldr	r3, [r2, #0]
 8008142:	3301      	adds	r3, #1
 8008144:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 8008146:	682b      	ldr	r3, [r5, #0]
 8008148:	42a3      	cmp	r3, r4
 800814a:	d11b      	bne.n	8008184 <vTaskDelete+0x68>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800814c:	481a      	ldr	r0, [pc, #104]	@ (80081b8 <vTaskDelete+0x9c>)
 800814e:	4631      	mov	r1, r6
 8008150:	f7ff f9ac 	bl	80074ac <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 8008154:	4a19      	ldr	r2, [pc, #100]	@ (80081bc <vTaskDelete+0xa0>)
 8008156:	6813      	ldr	r3, [r2, #0]
 8008158:	3301      	adds	r3, #1
 800815a:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 800815c:	f000 fe6a 	bl	8008e34 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8008160:	4b17      	ldr	r3, [pc, #92]	@ (80081c0 <vTaskDelete+0xa4>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	b313      	cbz	r3, 80081ac <vTaskDelete+0x90>
			if( pxTCB == pxCurrentTCB )
 8008166:	682b      	ldr	r3, [r5, #0]
 8008168:	42a3      	cmp	r3, r4
 800816a:	d11f      	bne.n	80081ac <vTaskDelete+0x90>
				configASSERT( uxSchedulerSuspended == 0 );
 800816c:	4b15      	ldr	r3, [pc, #84]	@ (80081c4 <vTaskDelete+0xa8>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	b193      	cbz	r3, 8008198 <vTaskDelete+0x7c>
 8008172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008176:	f383 8811 	msr	BASEPRI, r3
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	e7fe      	b.n	8008182 <vTaskDelete+0x66>
				--uxCurrentNumberOfTasks;
 8008184:	4a10      	ldr	r2, [pc, #64]	@ (80081c8 <vTaskDelete+0xac>)
 8008186:	6813      	ldr	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8008188:	4620      	mov	r0, r4
				--uxCurrentNumberOfTasks;
 800818a:	3b01      	subs	r3, #1
 800818c:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800818e:	f7ff feb5 	bl	8007efc <prvDeleteTCB>
				prvResetNextTaskUnblockTime();
 8008192:	f7ff fea1 	bl	8007ed8 <prvResetNextTaskUnblockTime>
 8008196:	e7e1      	b.n	800815c <vTaskDelete+0x40>
				portYIELD_WITHIN_API();
 8008198:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800819c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80081a4:	f3bf 8f4f 	dsb	sy
 80081a8:	f3bf 8f6f 	isb	sy
	}
 80081ac:	bd70      	pop	{r4, r5, r6, pc}
 80081ae:	bf00      	nop
 80081b0:	20007014 	.word	0x20007014
 80081b4:	20006b24 	.word	0x20006b24
 80081b8:	20006b5c 	.word	0x20006b5c
 80081bc:	20006b58 	.word	0x20006b58
 80081c0:	20006b34 	.word	0x20006b34
 80081c4:	20006b1c 	.word	0x20006b1c
 80081c8:	20006b40 	.word	0x20006b40

080081cc <vTaskStartScheduler>:
{
 80081cc:	b510      	push	{r4, lr}
 80081ce:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80081d0:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80081d2:	aa07      	add	r2, sp, #28
 80081d4:	a906      	add	r1, sp, #24
 80081d6:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80081d8:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80081dc:	f7ff f940 	bl	8007460 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80081e0:	9b05      	ldr	r3, [sp, #20]
 80081e2:	9302      	str	r3, [sp, #8]
 80081e4:	9b06      	ldr	r3, [sp, #24]
 80081e6:	9a07      	ldr	r2, [sp, #28]
 80081e8:	4919      	ldr	r1, [pc, #100]	@ (8008250 <vTaskStartScheduler+0x84>)
 80081ea:	481a      	ldr	r0, [pc, #104]	@ (8008254 <vTaskStartScheduler+0x88>)
 80081ec:	e9cd 4300 	strd	r4, r3, [sp]
 80081f0:	4623      	mov	r3, r4
 80081f2:	f7ff ff2d 	bl	8008050 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80081f6:	b340      	cbz	r0, 800824a <vTaskStartScheduler+0x7e>
			xReturn = xTimerCreateTimerTask();
 80081f8:	f000 fc10 	bl	8008a1c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80081fc:	2801      	cmp	r0, #1
 80081fe:	d119      	bne.n	8008234 <vTaskStartScheduler+0x68>
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008210:	4b11      	ldr	r3, [pc, #68]	@ (8008258 <vTaskStartScheduler+0x8c>)
 8008212:	4a12      	ldr	r2, [pc, #72]	@ (800825c <vTaskStartScheduler+0x90>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3354      	adds	r3, #84	@ 0x54
 8008218:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800821a:	4b11      	ldr	r3, [pc, #68]	@ (8008260 <vTaskStartScheduler+0x94>)
 800821c:	f04f 32ff 	mov.w	r2, #4294967295
 8008220:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008222:	4b10      	ldr	r3, [pc, #64]	@ (8008264 <vTaskStartScheduler+0x98>)
 8008224:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008226:	4b10      	ldr	r3, [pc, #64]	@ (8008268 <vTaskStartScheduler+0x9c>)
 8008228:	601c      	str	r4, [r3, #0]
}
 800822a:	b008      	add	sp, #32
 800822c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008230:	f000 be60 	b.w	8008ef4 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008234:	3001      	adds	r0, #1
 8008236:	d108      	bne.n	800824a <vTaskStartScheduler+0x7e>
 8008238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823c:	f383 8811 	msr	BASEPRI, r3
 8008240:	f3bf 8f6f 	isb	sy
 8008244:	f3bf 8f4f 	dsb	sy
 8008248:	e7fe      	b.n	8008248 <vTaskStartScheduler+0x7c>
}
 800824a:	b008      	add	sp, #32
 800824c:	bd10      	pop	{r4, pc}
 800824e:	bf00      	nop
 8008250:	0800fb53 	.word	0x0800fb53
 8008254:	08007f39 	.word	0x08007f39
 8008258:	20007014 	.word	0x20007014
 800825c:	20000098 	.word	0x20000098
 8008260:	20006b20 	.word	0x20006b20
 8008264:	20006b34 	.word	0x20006b34
 8008268:	20006b3c 	.word	0x20006b3c

0800826c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800826c:	4a02      	ldr	r2, [pc, #8]	@ (8008278 <vTaskSuspendAll+0xc>)
 800826e:	6813      	ldr	r3, [r2, #0]
 8008270:	3301      	adds	r3, #1
 8008272:	6013      	str	r3, [r2, #0]
}
 8008274:	4770      	bx	lr
 8008276:	bf00      	nop
 8008278:	20006b1c 	.word	0x20006b1c

0800827c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800827c:	4b01      	ldr	r3, [pc, #4]	@ (8008284 <xTaskGetTickCount+0x8>)
 800827e:	6818      	ldr	r0, [r3, #0]
}
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	20006b3c 	.word	0x20006b3c

08008288 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008288:	4b3f      	ldr	r3, [pc, #252]	@ (8008388 <xTaskIncrementTick+0x100>)
 800828a:	681b      	ldr	r3, [r3, #0]
{
 800828c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008290:	2b00      	cmp	r3, #0
 8008292:	d172      	bne.n	800837a <xTaskIncrementTick+0xf2>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008294:	4b3d      	ldr	r3, [pc, #244]	@ (800838c <xTaskIncrementTick+0x104>)
 8008296:	681c      	ldr	r4, [r3, #0]
 8008298:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800829a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800829c:	b9bc      	cbnz	r4, 80082ce <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800829e:	4b3c      	ldr	r3, [pc, #240]	@ (8008390 <xTaskIncrementTick+0x108>)
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	6812      	ldr	r2, [r2, #0]
 80082a4:	b142      	cbz	r2, 80082b8 <xTaskIncrementTick+0x30>
 80082a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	e7fe      	b.n	80082b6 <xTaskIncrementTick+0x2e>
 80082b8:	4a36      	ldr	r2, [pc, #216]	@ (8008394 <xTaskIncrementTick+0x10c>)
 80082ba:	6819      	ldr	r1, [r3, #0]
 80082bc:	6810      	ldr	r0, [r2, #0]
 80082be:	6018      	str	r0, [r3, #0]
 80082c0:	6011      	str	r1, [r2, #0]
 80082c2:	4a35      	ldr	r2, [pc, #212]	@ (8008398 <xTaskIncrementTick+0x110>)
 80082c4:	6813      	ldr	r3, [r2, #0]
 80082c6:	3301      	adds	r3, #1
 80082c8:	6013      	str	r3, [r2, #0]
 80082ca:	f7ff fe05 	bl	8007ed8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082ce:	4d33      	ldr	r5, [pc, #204]	@ (800839c <xTaskIncrementTick+0x114>)
 80082d0:	4e33      	ldr	r6, [pc, #204]	@ (80083a0 <xTaskIncrementTick+0x118>)
 80082d2:	682b      	ldr	r3, [r5, #0]
 80082d4:	4f33      	ldr	r7, [pc, #204]	@ (80083a4 <xTaskIncrementTick+0x11c>)
 80082d6:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 80082d8:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082dc:	d911      	bls.n	8008302 <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80082de:	683a      	ldr	r2, [r7, #0]
 80082e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80082e2:	2114      	movs	r1, #20
 80082e4:	434a      	muls	r2, r1
 80082e6:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 80082e8:	2a02      	cmp	r2, #2
 80082ea:	bf28      	it	cs
 80082ec:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80082f0:	4a2d      	ldr	r2, [pc, #180]	@ (80083a8 <xTaskIncrementTick+0x120>)
 80082f2:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80082f4:	2a00      	cmp	r2, #0
}
 80082f6:	bf0c      	ite	eq
 80082f8:	4658      	moveq	r0, fp
 80082fa:	2001      	movne	r0, #1
 80082fc:	b003      	add	sp, #12
 80082fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008302:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008390 <xTaskIncrementTick+0x108>
					prvAddTaskToReadyList( pxTCB );
 8008306:	f8df a0a4 	ldr.w	sl, [pc, #164]	@ 80083ac <xTaskIncrementTick+0x124>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800830a:	f8d9 2000 	ldr.w	r2, [r9]
 800830e:	6812      	ldr	r2, [r2, #0]
 8008310:	b91a      	cbnz	r2, 800831a <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008312:	f04f 32ff 	mov.w	r2, #4294967295
 8008316:	602a      	str	r2, [r5, #0]
					break;
 8008318:	e7e1      	b.n	80082de <xTaskIncrementTick+0x56>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800831a:	f8d9 2000 	ldr.w	r2, [r9]
 800831e:	68d2      	ldr	r2, [r2, #12]
 8008320:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008324:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 8008328:	428c      	cmp	r4, r1
 800832a:	d201      	bcs.n	8008330 <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 800832c:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800832e:	e7d6      	b.n	80082de <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008330:	f108 0304 	add.w	r3, r8, #4
 8008334:	4618      	mov	r0, r3
 8008336:	9301      	str	r3, [sp, #4]
 8008338:	f7ff f8da 	bl	80074f0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800833c:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8008340:	b119      	cbz	r1, 800834a <xTaskIncrementTick+0xc2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008342:	f108 0018 	add.w	r0, r8, #24
 8008346:	f7ff f8d3 	bl	80074f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800834a:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 800834e:	f8da 1000 	ldr.w	r1, [sl]
 8008352:	2314      	movs	r3, #20
 8008354:	4288      	cmp	r0, r1
 8008356:	bf88      	it	hi
 8008358:	f8ca 0000 	strhi.w	r0, [sl]
 800835c:	f108 0104 	add.w	r1, r8, #4
 8008360:	fb03 6000 	mla	r0, r3, r0, r6
 8008364:	f7ff f8a2 	bl	80074ac <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008368:	6838      	ldr	r0, [r7, #0]
 800836a:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 800836e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8008370:	4291      	cmp	r1, r2
 8008372:	bf28      	it	cs
 8008374:	f04f 0b01 	movcs.w	fp, #1
 8008378:	e7c7      	b.n	800830a <xTaskIncrementTick+0x82>
		++uxPendedTicks;
 800837a:	4a0d      	ldr	r2, [pc, #52]	@ (80083b0 <xTaskIncrementTick+0x128>)
 800837c:	6813      	ldr	r3, [r2, #0]
 800837e:	3301      	adds	r3, #1
 8008380:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8008382:	f04f 0b00 	mov.w	fp, #0
 8008386:	e7b3      	b.n	80082f0 <xTaskIncrementTick+0x68>
 8008388:	20006b1c 	.word	0x20006b1c
 800838c:	20006b3c 	.word	0x20006b3c
 8008390:	20006b88 	.word	0x20006b88
 8008394:	20006b84 	.word	0x20006b84
 8008398:	20006b28 	.word	0x20006b28
 800839c:	20006b20 	.word	0x20006b20
 80083a0:	20006bb4 	.word	0x20006bb4
 80083a4:	20007014 	.word	0x20007014
 80083a8:	20006b2c 	.word	0x20006b2c
 80083ac:	20006b38 	.word	0x20006b38
 80083b0:	20006b30 	.word	0x20006b30

080083b4 <xTaskResumeAll>:
{
 80083b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 80083b8:	4c30      	ldr	r4, [pc, #192]	@ (800847c <xTaskResumeAll+0xc8>)
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	b943      	cbnz	r3, 80083d0 <xTaskResumeAll+0x1c>
 80083be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c2:	f383 8811 	msr	BASEPRI, r3
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	f3bf 8f4f 	dsb	sy
 80083ce:	e7fe      	b.n	80083ce <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80083d0:	f000 fd10 	bl	8008df4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	3b01      	subs	r3, #1
 80083d8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083da:	6824      	ldr	r4, [r4, #0]
 80083dc:	b12c      	cbz	r4, 80083ea <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80083de:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80083e0:	f000 fd28 	bl	8008e34 <vPortExitCritical>
}
 80083e4:	4620      	mov	r0, r4
 80083e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80083ea:	4b25      	ldr	r3, [pc, #148]	@ (8008480 <xTaskResumeAll+0xcc>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0f5      	beq.n	80083de <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083f2:	4d24      	ldr	r5, [pc, #144]	@ (8008484 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 80083f4:	4e24      	ldr	r6, [pc, #144]	@ (8008488 <xTaskResumeAll+0xd4>)
 80083f6:	f8df 8094 	ldr.w	r8, [pc, #148]	@ 800848c <xTaskResumeAll+0xd8>
 80083fa:	e01d      	b.n	8008438 <xTaskResumeAll+0x84>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083fc:	68eb      	ldr	r3, [r5, #12]
 80083fe:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008400:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008402:	f104 0018 	add.w	r0, r4, #24
 8008406:	f7ff f873 	bl	80074f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800840a:	4638      	mov	r0, r7
 800840c:	f7ff f870 	bl	80074f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008410:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008412:	6832      	ldr	r2, [r6, #0]
 8008414:	2014      	movs	r0, #20
 8008416:	4293      	cmp	r3, r2
 8008418:	fb00 8003 	mla	r0, r0, r3, r8
 800841c:	4639      	mov	r1, r7
 800841e:	bf88      	it	hi
 8008420:	6033      	strhi	r3, [r6, #0]
 8008422:	f7ff f843 	bl	80074ac <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008426:	4b1a      	ldr	r3, [pc, #104]	@ (8008490 <xTaskResumeAll+0xdc>)
 8008428:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800842e:	429a      	cmp	r2, r3
 8008430:	d302      	bcc.n	8008438 <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 8008432:	4b18      	ldr	r3, [pc, #96]	@ (8008494 <xTaskResumeAll+0xe0>)
 8008434:	2201      	movs	r2, #1
 8008436:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1de      	bne.n	80083fc <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 800843e:	b10c      	cbz	r4, 8008444 <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 8008440:	f7ff fd4a 	bl	8007ed8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008444:	4d14      	ldr	r5, [pc, #80]	@ (8008498 <xTaskResumeAll+0xe4>)
 8008446:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008448:	b144      	cbz	r4, 800845c <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 800844a:	4e12      	ldr	r6, [pc, #72]	@ (8008494 <xTaskResumeAll+0xe0>)
 800844c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800844e:	f7ff ff1b 	bl	8008288 <xTaskIncrementTick>
 8008452:	b100      	cbz	r0, 8008456 <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 8008454:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008456:	3c01      	subs	r4, #1
 8008458:	d1f9      	bne.n	800844e <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
 800845a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800845c:	4b0d      	ldr	r3, [pc, #52]	@ (8008494 <xTaskResumeAll+0xe0>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d0bc      	beq.n	80083de <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8008464:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800846c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008478:	2401      	movs	r4, #1
 800847a:	e7b1      	b.n	80083e0 <xTaskResumeAll+0x2c>
 800847c:	20006b1c 	.word	0x20006b1c
 8008480:	20006b40 	.word	0x20006b40
 8008484:	20006b70 	.word	0x20006b70
 8008488:	20006b38 	.word	0x20006b38
 800848c:	20006bb4 	.word	0x20006bb4
 8008490:	20007014 	.word	0x20007014
 8008494:	20006b2c 	.word	0x20006b2c
 8008498:	20006b30 	.word	0x20006b30

0800849c <vTaskDelay>:
	{
 800849c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800849e:	b950      	cbnz	r0, 80084b6 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80084a0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084a8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	f3bf 8f6f 	isb	sy
	}
 80084b4:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80084b6:	4b0a      	ldr	r3, [pc, #40]	@ (80084e0 <vTaskDelay+0x44>)
 80084b8:	6819      	ldr	r1, [r3, #0]
 80084ba:	b141      	cbz	r1, 80084ce <vTaskDelay+0x32>
 80084bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	e7fe      	b.n	80084cc <vTaskDelay+0x30>
			vTaskSuspendAll();
 80084ce:	f7ff fecd 	bl	800826c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80084d2:	f7ff fcc9 	bl	8007e68 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80084d6:	f7ff ff6d 	bl	80083b4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80084da:	2800      	cmp	r0, #0
 80084dc:	d0e0      	beq.n	80084a0 <vTaskDelay+0x4>
 80084de:	e7e9      	b.n	80084b4 <vTaskDelay+0x18>
 80084e0:	20006b1c 	.word	0x20006b1c

080084e4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80084e4:	4b19      	ldr	r3, [pc, #100]	@ (800854c <vTaskSwitchContext+0x68>)
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	4b19      	ldr	r3, [pc, #100]	@ (8008550 <vTaskSwitchContext+0x6c>)
{
 80084ea:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80084ec:	b112      	cbz	r2, 80084f4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80084ee:	2201      	movs	r2, #1
 80084f0:	601a      	str	r2, [r3, #0]
}
 80084f2:	bd70      	pop	{r4, r5, r6, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084f4:	4d17      	ldr	r5, [pc, #92]	@ (8008554 <vTaskSwitchContext+0x70>)
		xYieldPending = pdFALSE;
 80084f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084f8:	682a      	ldr	r2, [r5, #0]
 80084fa:	4917      	ldr	r1, [pc, #92]	@ (8008558 <vTaskSwitchContext+0x74>)
 80084fc:	2614      	movs	r6, #20
 80084fe:	fb06 f302 	mul.w	r3, r6, r2
 8008502:	18c8      	adds	r0, r1, r3
 8008504:	58cc      	ldr	r4, [r1, r3]
 8008506:	b1ac      	cbz	r4, 8008534 <vTaskSwitchContext+0x50>
 8008508:	6844      	ldr	r4, [r0, #4]
 800850a:	3308      	adds	r3, #8
 800850c:	6864      	ldr	r4, [r4, #4]
 800850e:	6044      	str	r4, [r0, #4]
 8008510:	440b      	add	r3, r1
 8008512:	429c      	cmp	r4, r3
 8008514:	bf04      	itt	eq
 8008516:	6863      	ldreq	r3, [r4, #4]
 8008518:	6043      	streq	r3, [r0, #4]
 800851a:	2314      	movs	r3, #20
 800851c:	fb03 1102 	mla	r1, r3, r2, r1
 8008520:	684b      	ldr	r3, [r1, #4]
 8008522:	68d9      	ldr	r1, [r3, #12]
 8008524:	4b0d      	ldr	r3, [pc, #52]	@ (800855c <vTaskSwitchContext+0x78>)
 8008526:	6019      	str	r1, [r3, #0]
 8008528:	602a      	str	r2, [r5, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a0c      	ldr	r2, [pc, #48]	@ (8008560 <vTaskSwitchContext+0x7c>)
 800852e:	3354      	adds	r3, #84	@ 0x54
 8008530:	6013      	str	r3, [r2, #0]
}
 8008532:	e7de      	b.n	80084f2 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008534:	b942      	cbnz	r2, 8008548 <vTaskSwitchContext+0x64>
 8008536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	e7fe      	b.n	8008546 <vTaskSwitchContext+0x62>
 8008548:	3a01      	subs	r2, #1
 800854a:	e7d8      	b.n	80084fe <vTaskSwitchContext+0x1a>
 800854c:	20006b1c 	.word	0x20006b1c
 8008550:	20006b2c 	.word	0x20006b2c
 8008554:	20006b38 	.word	0x20006b38
 8008558:	20006bb4 	.word	0x20006bb4
 800855c:	20007014 	.word	0x20007014
 8008560:	20000098 	.word	0x20000098

08008564 <vTaskSuspend>:
	{
 8008564:	b570      	push	{r4, r5, r6, lr}
 8008566:	4604      	mov	r4, r0
 8008568:	4d26      	ldr	r5, [pc, #152]	@ (8008604 <vTaskSuspend+0xa0>)
		taskENTER_CRITICAL();
 800856a:	f000 fc43 	bl	8008df4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800856e:	b904      	cbnz	r4, 8008572 <vTaskSuspend+0xe>
 8008570:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008572:	1d26      	adds	r6, r4, #4
 8008574:	4630      	mov	r0, r6
 8008576:	f7fe ffbb 	bl	80074f0 <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800857a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800857c:	b11b      	cbz	r3, 8008586 <vTaskSuspend+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800857e:	f104 0018 	add.w	r0, r4, #24
 8008582:	f7fe ffb5 	bl	80074f0 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008586:	4631      	mov	r1, r6
 8008588:	481f      	ldr	r0, [pc, #124]	@ (8008608 <vTaskSuspend+0xa4>)
		if( xSchedulerRunning != pdFALSE )
 800858a:	4e20      	ldr	r6, [pc, #128]	@ (800860c <vTaskSuspend+0xa8>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800858c:	f7fe ff8e 	bl	80074ac <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008590:	f894 30a4 	ldrb.w	r3, [r4, #164]	@ 0xa4
 8008594:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008596:	bf04      	itt	eq
 8008598:	2300      	moveq	r3, #0
 800859a:	f884 30a4 	strbeq.w	r3, [r4, #164]	@ 0xa4
		taskEXIT_CRITICAL();
 800859e:	f000 fc49 	bl	8008e34 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80085a2:	6833      	ldr	r3, [r6, #0]
 80085a4:	b12b      	cbz	r3, 80085b2 <vTaskSuspend+0x4e>
			taskENTER_CRITICAL();
 80085a6:	f000 fc25 	bl	8008df4 <vPortEnterCritical>
				prvResetNextTaskUnblockTime();
 80085aa:	f7ff fc95 	bl	8007ed8 <prvResetNextTaskUnblockTime>
			taskEXIT_CRITICAL();
 80085ae:	f000 fc41 	bl	8008e34 <vPortExitCritical>
		if( pxTCB == pxCurrentTCB )
 80085b2:	682b      	ldr	r3, [r5, #0]
 80085b4:	42a3      	cmp	r3, r4
 80085b6:	d117      	bne.n	80085e8 <vTaskSuspend+0x84>
			if( xSchedulerRunning != pdFALSE )
 80085b8:	6833      	ldr	r3, [r6, #0]
 80085ba:	b1b3      	cbz	r3, 80085ea <vTaskSuspend+0x86>
				configASSERT( uxSchedulerSuspended == 0 );
 80085bc:	4b14      	ldr	r3, [pc, #80]	@ (8008610 <vTaskSuspend+0xac>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	b143      	cbz	r3, 80085d4 <vTaskSuspend+0x70>
 80085c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	e7fe      	b.n	80085d2 <vTaskSuspend+0x6e>
				portYIELD_WITHIN_API();
 80085d4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80085d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085dc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80085e0:	f3bf 8f4f 	dsb	sy
 80085e4:	f3bf 8f6f 	isb	sy
	}
 80085e8:	bd70      	pop	{r4, r5, r6, pc}
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80085ea:	4a07      	ldr	r2, [pc, #28]	@ (8008608 <vTaskSuspend+0xa4>)
 80085ec:	6811      	ldr	r1, [r2, #0]
 80085ee:	4a09      	ldr	r2, [pc, #36]	@ (8008614 <vTaskSuspend+0xb0>)
 80085f0:	6812      	ldr	r2, [r2, #0]
 80085f2:	4291      	cmp	r1, r2
 80085f4:	d101      	bne.n	80085fa <vTaskSuspend+0x96>
					pxCurrentTCB = NULL;
 80085f6:	602b      	str	r3, [r5, #0]
 80085f8:	e7f6      	b.n	80085e8 <vTaskSuspend+0x84>
	}
 80085fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 80085fe:	f7ff bf71 	b.w	80084e4 <vTaskSwitchContext>
 8008602:	bf00      	nop
 8008604:	20007014 	.word	0x20007014
 8008608:	20006b44 	.word	0x20006b44
 800860c:	20006b34 	.word	0x20006b34
 8008610:	20006b1c 	.word	0x20006b1c
 8008614:	20006b40 	.word	0x20006b40

08008618 <vTaskPlaceOnEventList>:
{
 8008618:	b510      	push	{r4, lr}
 800861a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 800861c:	b940      	cbnz	r0, 8008630 <vTaskPlaceOnEventList+0x18>
 800861e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008622:	f383 8811 	msr	BASEPRI, r3
 8008626:	f3bf 8f6f 	isb	sy
 800862a:	f3bf 8f4f 	dsb	sy
 800862e:	e7fe      	b.n	800862e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008630:	4b05      	ldr	r3, [pc, #20]	@ (8008648 <vTaskPlaceOnEventList+0x30>)
 8008632:	6819      	ldr	r1, [r3, #0]
 8008634:	3118      	adds	r1, #24
 8008636:	f7fe ff44 	bl	80074c2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800863a:	4620      	mov	r0, r4
 800863c:	2101      	movs	r1, #1
}
 800863e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008642:	f7ff bc11 	b.w	8007e68 <prvAddCurrentTaskToDelayedList>
 8008646:	bf00      	nop
 8008648:	20007014 	.word	0x20007014

0800864c <vTaskPlaceOnEventListRestricted>:
	{
 800864c:	b538      	push	{r3, r4, r5, lr}
 800864e:	460d      	mov	r5, r1
 8008650:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8008652:	b940      	cbnz	r0, 8008666 <vTaskPlaceOnEventListRestricted+0x1a>
 8008654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008658:	f383 8811 	msr	BASEPRI, r3
 800865c:	f3bf 8f6f 	isb	sy
 8008660:	f3bf 8f4f 	dsb	sy
 8008664:	e7fe      	b.n	8008664 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008666:	4b07      	ldr	r3, [pc, #28]	@ (8008684 <vTaskPlaceOnEventListRestricted+0x38>)
 8008668:	6819      	ldr	r1, [r3, #0]
 800866a:	3118      	adds	r1, #24
 800866c:	f7fe ff1e 	bl	80074ac <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8008670:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008672:	4621      	mov	r1, r4
 8008674:	bf0c      	ite	eq
 8008676:	4628      	moveq	r0, r5
 8008678:	f04f 30ff 	movne.w	r0, #4294967295
	}
 800867c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008680:	f7ff bbf2 	b.w	8007e68 <prvAddCurrentTaskToDelayedList>
 8008684:	20007014 	.word	0x20007014

08008688 <xTaskRemoveFromEventList>:
{
 8008688:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800868a:	68c3      	ldr	r3, [r0, #12]
 800868c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800868e:	b944      	cbnz	r4, 80086a2 <xTaskRemoveFromEventList+0x1a>
 8008690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	e7fe      	b.n	80086a0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80086a2:	f104 0518 	add.w	r5, r4, #24
 80086a6:	4628      	mov	r0, r5
 80086a8:	f7fe ff22 	bl	80074f0 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086ac:	4b10      	ldr	r3, [pc, #64]	@ (80086f0 <xTaskRemoveFromEventList+0x68>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	b9db      	cbnz	r3, 80086ea <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80086b2:	1d25      	adds	r5, r4, #4
 80086b4:	4628      	mov	r0, r5
 80086b6:	f7fe ff1b 	bl	80074f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80086ba:	4a0e      	ldr	r2, [pc, #56]	@ (80086f4 <xTaskRemoveFromEventList+0x6c>)
 80086bc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80086be:	6811      	ldr	r1, [r2, #0]
 80086c0:	428b      	cmp	r3, r1
 80086c2:	bf88      	it	hi
 80086c4:	6013      	strhi	r3, [r2, #0]
 80086c6:	4a0c      	ldr	r2, [pc, #48]	@ (80086f8 <xTaskRemoveFromEventList+0x70>)
 80086c8:	2014      	movs	r0, #20
 80086ca:	4629      	mov	r1, r5
 80086cc:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80086d0:	f7fe feec 	bl	80074ac <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086d4:	4b09      	ldr	r3, [pc, #36]	@ (80086fc <xTaskRemoveFromEventList+0x74>)
 80086d6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086dc:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80086de:	bf83      	ittte	hi
 80086e0:	4b07      	ldrhi	r3, [pc, #28]	@ (8008700 <xTaskRemoveFromEventList+0x78>)
 80086e2:	2001      	movhi	r0, #1
 80086e4:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 80086e6:	2000      	movls	r0, #0
}
 80086e8:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80086ea:	4806      	ldr	r0, [pc, #24]	@ (8008704 <xTaskRemoveFromEventList+0x7c>)
 80086ec:	4629      	mov	r1, r5
 80086ee:	e7ef      	b.n	80086d0 <xTaskRemoveFromEventList+0x48>
 80086f0:	20006b1c 	.word	0x20006b1c
 80086f4:	20006b38 	.word	0x20006b38
 80086f8:	20006bb4 	.word	0x20006bb4
 80086fc:	20007014 	.word	0x20007014
 8008700:	20006b2c 	.word	0x20006b2c
 8008704:	20006b70 	.word	0x20006b70

08008708 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008708:	4b03      	ldr	r3, [pc, #12]	@ (8008718 <vTaskInternalSetTimeOutState+0x10>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800870e:	4b03      	ldr	r3, [pc, #12]	@ (800871c <vTaskInternalSetTimeOutState+0x14>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6043      	str	r3, [r0, #4]
}
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	20006b28 	.word	0x20006b28
 800871c:	20006b3c 	.word	0x20006b3c

08008720 <xTaskCheckForTimeOut>:
{
 8008720:	b570      	push	{r4, r5, r6, lr}
 8008722:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8008724:	4605      	mov	r5, r0
 8008726:	b940      	cbnz	r0, 800873a <xTaskCheckForTimeOut+0x1a>
 8008728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872c:	f383 8811 	msr	BASEPRI, r3
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	f3bf 8f4f 	dsb	sy
 8008738:	e7fe      	b.n	8008738 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800873a:	b941      	cbnz	r1, 800874e <xTaskCheckForTimeOut+0x2e>
 800873c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008740:	f383 8811 	msr	BASEPRI, r3
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	f3bf 8f4f 	dsb	sy
 800874c:	e7fe      	b.n	800874c <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800874e:	f000 fb51 	bl	8008df4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8008752:	4b0f      	ldr	r3, [pc, #60]	@ (8008790 <xTaskCheckForTimeOut+0x70>)
 8008754:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8008756:	6823      	ldr	r3, [r4, #0]
 8008758:	1c5a      	adds	r2, r3, #1
 800875a:	d010      	beq.n	800877e <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800875c:	480d      	ldr	r0, [pc, #52]	@ (8008794 <xTaskCheckForTimeOut+0x74>)
 800875e:	682e      	ldr	r6, [r5, #0]
 8008760:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008762:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008764:	4286      	cmp	r6, r0
 8008766:	d001      	beq.n	800876c <xTaskCheckForTimeOut+0x4c>
 8008768:	428a      	cmp	r2, r1
 800876a:	d90f      	bls.n	800878c <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800876c:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800876e:	4283      	cmp	r3, r0
 8008770:	d90a      	bls.n	8008788 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8008772:	1a5b      	subs	r3, r3, r1
 8008774:	4413      	add	r3, r2
 8008776:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008778:	4628      	mov	r0, r5
 800877a:	f7ff ffc5 	bl	8008708 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 800877e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008780:	f000 fb58 	bl	8008e34 <vPortExitCritical>
}
 8008784:	4620      	mov	r0, r4
 8008786:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8008788:	2300      	movs	r3, #0
 800878a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800878c:	2401      	movs	r4, #1
 800878e:	e7f7      	b.n	8008780 <xTaskCheckForTimeOut+0x60>
 8008790:	20006b3c 	.word	0x20006b3c
 8008794:	20006b28 	.word	0x20006b28

08008798 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008798:	4b01      	ldr	r3, [pc, #4]	@ (80087a0 <vTaskMissedYield+0x8>)
 800879a:	2201      	movs	r2, #1
 800879c:	601a      	str	r2, [r3, #0]
}
 800879e:	4770      	bx	lr
 80087a0:	20006b2c 	.word	0x20006b2c

080087a4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80087a4:	4b05      	ldr	r3, [pc, #20]	@ (80087bc <xTaskGetSchedulerState+0x18>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	b133      	cbz	r3, 80087b8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087aa:	4b05      	ldr	r3, [pc, #20]	@ (80087c0 <xTaskGetSchedulerState+0x1c>)
 80087ac:	6818      	ldr	r0, [r3, #0]
 80087ae:	fab0 f080 	clz	r0, r0
 80087b2:	0940      	lsrs	r0, r0, #5
 80087b4:	0040      	lsls	r0, r0, #1
 80087b6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80087b8:	2001      	movs	r0, #1
	}
 80087ba:	4770      	bx	lr
 80087bc:	20006b34 	.word	0x20006b34
 80087c0:	20006b1c 	.word	0x20006b1c

080087c4 <xTaskPriorityInherit>:
	{
 80087c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80087c6:	4604      	mov	r4, r0
 80087c8:	b338      	cbz	r0, 800881a <xTaskPriorityInherit+0x56>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80087ca:	4d1a      	ldr	r5, [pc, #104]	@ (8008834 <xTaskPriorityInherit+0x70>)
 80087cc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80087ce:	682a      	ldr	r2, [r5, #0]
 80087d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d226      	bcs.n	8008824 <xTaskPriorityInherit+0x60>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80087d6:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80087d8:	4e17      	ldr	r6, [pc, #92]	@ (8008838 <xTaskPriorityInherit+0x74>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80087da:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087dc:	bfa1      	itttt	ge
 80087de:	682a      	ldrge	r2, [r5, #0]
 80087e0:	6ad2      	ldrge	r2, [r2, #44]	@ 0x2c
 80087e2:	f1c2 0238 	rsbge	r2, r2, #56	@ 0x38
 80087e6:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80087e8:	2214      	movs	r2, #20
 80087ea:	fb02 6303 	mla	r3, r2, r3, r6
 80087ee:	6942      	ldr	r2, [r0, #20]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d113      	bne.n	800881c <xTaskPriorityInherit+0x58>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087f4:	1d07      	adds	r7, r0, #4
 80087f6:	4638      	mov	r0, r7
 80087f8:	f7fe fe7a 	bl	80074f0 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80087fc:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80087fe:	4a0f      	ldr	r2, [pc, #60]	@ (800883c <xTaskPriorityInherit+0x78>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008802:	6811      	ldr	r1, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008804:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008806:	2014      	movs	r0, #20
 8008808:	428b      	cmp	r3, r1
 800880a:	fb00 6003 	mla	r0, r0, r3, r6
 800880e:	4639      	mov	r1, r7
 8008810:	bf88      	it	hi
 8008812:	6013      	strhi	r3, [r2, #0]
 8008814:	f7fe fe4a 	bl	80074ac <vListInsertEnd>
				xReturn = pdTRUE;
 8008818:	2001      	movs	r0, #1
	}
 800881a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800881c:	682b      	ldr	r3, [r5, #0]
 800881e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008820:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8008822:	e7f9      	b.n	8008818 <xTaskPriorityInherit+0x54>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008824:	682b      	ldr	r3, [r5, #0]
 8008826:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8008828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882a:	4298      	cmp	r0, r3
 800882c:	bf2c      	ite	cs
 800882e:	2000      	movcs	r0, #0
 8008830:	2001      	movcc	r0, #1
 8008832:	e7f2      	b.n	800881a <xTaskPriorityInherit+0x56>
 8008834:	20007014 	.word	0x20007014
 8008838:	20006bb4 	.word	0x20006bb4
 800883c:	20006b38 	.word	0x20006b38

08008840 <xTaskPriorityDisinherit>:
	{
 8008840:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 8008842:	b908      	cbnz	r0, 8008848 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 8008844:	2000      	movs	r0, #0
	}
 8008846:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8008848:	4b1b      	ldr	r3, [pc, #108]	@ (80088b8 <xTaskPriorityDisinherit+0x78>)
 800884a:	681c      	ldr	r4, [r3, #0]
 800884c:	4284      	cmp	r4, r0
 800884e:	d008      	beq.n	8008862 <xTaskPriorityDisinherit+0x22>
 8008850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008854:	f383 8811 	msr	BASEPRI, r3
 8008858:	f3bf 8f6f 	isb	sy
 800885c:	f3bf 8f4f 	dsb	sy
 8008860:	e7fe      	b.n	8008860 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8008862:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8008864:	b943      	cbnz	r3, 8008878 <xTaskPriorityDisinherit+0x38>
 8008866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	e7fe      	b.n	8008876 <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008878:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800887a:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 800887c:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800887e:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8008880:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008882:	d0df      	beq.n	8008844 <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1dd      	bne.n	8008844 <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008888:	1d25      	adds	r5, r4, #4
 800888a:	4628      	mov	r0, r5
 800888c:	f7fe fe30 	bl	80074f0 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008890:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8008892:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008894:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008898:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800889a:	4a08      	ldr	r2, [pc, #32]	@ (80088bc <xTaskPriorityDisinherit+0x7c>)
 800889c:	6811      	ldr	r1, [r2, #0]
 800889e:	428b      	cmp	r3, r1
 80088a0:	bf88      	it	hi
 80088a2:	6013      	strhi	r3, [r2, #0]
 80088a4:	4a06      	ldr	r2, [pc, #24]	@ (80088c0 <xTaskPriorityDisinherit+0x80>)
 80088a6:	2014      	movs	r0, #20
 80088a8:	fb00 2003 	mla	r0, r0, r3, r2
 80088ac:	4629      	mov	r1, r5
 80088ae:	f7fe fdfd 	bl	80074ac <vListInsertEnd>
					xReturn = pdTRUE;
 80088b2:	2001      	movs	r0, #1
		return xReturn;
 80088b4:	e7c7      	b.n	8008846 <xTaskPriorityDisinherit+0x6>
 80088b6:	bf00      	nop
 80088b8:	20007014 	.word	0x20007014
 80088bc:	20006b38 	.word	0x20006b38
 80088c0:	20006bb4 	.word	0x20006bb4

080088c4 <vTaskPriorityDisinheritAfterTimeout>:
	{
 80088c4:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 80088c6:	4604      	mov	r4, r0
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d041      	beq.n	8008950 <vTaskPriorityDisinheritAfterTimeout+0x8c>
			configASSERT( pxTCB->uxMutexesHeld );
 80088cc:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80088ce:	b942      	cbnz	r2, 80088e2 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 80088d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d4:	f383 8811 	msr	BASEPRI, r3
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	f3bf 8f4f 	dsb	sy
 80088e0:	e7fe      	b.n	80088e0 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80088e2:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80088e4:	4299      	cmp	r1, r3
 80088e6:	bf38      	it	cc
 80088e8:	4619      	movcc	r1, r3
			if( pxTCB->uxPriority != uxPriorityToUse )
 80088ea:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80088ec:	428b      	cmp	r3, r1
 80088ee:	d02f      	beq.n	8008950 <vTaskPriorityDisinheritAfterTimeout+0x8c>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80088f0:	2a01      	cmp	r2, #1
 80088f2:	d12d      	bne.n	8008950 <vTaskPriorityDisinheritAfterTimeout+0x8c>
					configASSERT( pxTCB != pxCurrentTCB );
 80088f4:	4a17      	ldr	r2, [pc, #92]	@ (8008954 <vTaskPriorityDisinheritAfterTimeout+0x90>)
 80088f6:	6812      	ldr	r2, [r2, #0]
 80088f8:	4282      	cmp	r2, r0
 80088fa:	d108      	bne.n	800890e <vTaskPriorityDisinheritAfterTimeout+0x4a>
 80088fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008900:	f383 8811 	msr	BASEPRI, r3
 8008904:	f3bf 8f6f 	isb	sy
 8008908:	f3bf 8f4f 	dsb	sy
 800890c:	e7fe      	b.n	800890c <vTaskPriorityDisinheritAfterTimeout+0x48>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800890e:	6982      	ldr	r2, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008910:	4d11      	ldr	r5, [pc, #68]	@ (8008958 <vTaskPriorityDisinheritAfterTimeout+0x94>)
					pxTCB->uxPriority = uxPriorityToUse;
 8008912:	62c1      	str	r1, [r0, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008914:	2a00      	cmp	r2, #0
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008916:	f04f 0214 	mov.w	r2, #20
 800891a:	fb02 5303 	mla	r3, r2, r3, r5
 800891e:	6942      	ldr	r2, [r0, #20]
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008920:	bfa4      	itt	ge
 8008922:	f1c1 0138 	rsbge	r1, r1, #56	@ 0x38
 8008926:	6181      	strge	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008928:	429a      	cmp	r2, r3
 800892a:	d111      	bne.n	8008950 <vTaskPriorityDisinheritAfterTimeout+0x8c>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800892c:	1d06      	adds	r6, r0, #4
 800892e:	4630      	mov	r0, r6
 8008930:	f7fe fdde 	bl	80074f0 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8008934:	4a09      	ldr	r2, [pc, #36]	@ (800895c <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8008936:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008938:	6811      	ldr	r1, [r2, #0]
 800893a:	2014      	movs	r0, #20
 800893c:	428b      	cmp	r3, r1
 800893e:	fb00 5003 	mla	r0, r0, r3, r5
 8008942:	4631      	mov	r1, r6
	}
 8008944:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 8008948:	bf88      	it	hi
 800894a:	6013      	strhi	r3, [r2, #0]
 800894c:	f7fe bdae 	b.w	80074ac <vListInsertEnd>
	}
 8008950:	bd70      	pop	{r4, r5, r6, pc}
 8008952:	bf00      	nop
 8008954:	20007014 	.word	0x20007014
 8008958:	20006bb4 	.word	0x20006bb4
 800895c:	20006b38 	.word	0x20006b38

08008960 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8008960:	4b04      	ldr	r3, [pc, #16]	@ (8008974 <pvTaskIncrementMutexHeldCount+0x14>)
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	b11a      	cbz	r2, 800896e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8008966:	6819      	ldr	r1, [r3, #0]
 8008968:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 800896a:	3201      	adds	r2, #1
 800896c:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 800896e:	6818      	ldr	r0, [r3, #0]
	}
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20007014 	.word	0x20007014

08008978 <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 8008978:	4291      	cmp	r1, r2
{
 800897a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800897c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800897e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8008980:	d80a      	bhi.n	8008998 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008982:	1ad2      	subs	r2, r2, r3
 8008984:	6983      	ldr	r3, [r0, #24]
 8008986:	429a      	cmp	r2, r3
 8008988:	d20d      	bcs.n	80089a6 <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800898a:	4b08      	ldr	r3, [pc, #32]	@ (80089ac <prvInsertTimerInActiveList+0x34>)
 800898c:	1d01      	adds	r1, r0, #4
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800898e:	6818      	ldr	r0, [r3, #0]
 8008990:	f7fe fd97 	bl	80074c2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8008994:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 8008996:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008998:	429a      	cmp	r2, r3
 800899a:	d201      	bcs.n	80089a0 <prvInsertTimerInActiveList+0x28>
 800899c:	4299      	cmp	r1, r3
 800899e:	d202      	bcs.n	80089a6 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089a0:	4b03      	ldr	r3, [pc, #12]	@ (80089b0 <prvInsertTimerInActiveList+0x38>)
 80089a2:	1d01      	adds	r1, r0, #4
 80089a4:	e7f3      	b.n	800898e <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 80089a6:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80089a8:	e7f5      	b.n	8008996 <prvInsertTimerInActiveList+0x1e>
 80089aa:	bf00      	nop
 80089ac:	20007114 	.word	0x20007114
 80089b0:	20007118 	.word	0x20007118

080089b4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80089b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80089b6:	4c11      	ldr	r4, [pc, #68]	@ (80089fc <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80089b8:	f000 fa1c 	bl	8008df4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80089bc:	6825      	ldr	r5, [r4, #0]
 80089be:	b9bd      	cbnz	r5, 80089f0 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80089c0:	4f0f      	ldr	r7, [pc, #60]	@ (8008a00 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80089c2:	4e10      	ldr	r6, [pc, #64]	@ (8008a04 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 80089c4:	4638      	mov	r0, r7
 80089c6:	f7fe fd63 	bl	8007490 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7fe fd60 	bl	8007490 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80089d0:	4b0d      	ldr	r3, [pc, #52]	@ (8008a08 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80089d2:	4a0e      	ldr	r2, [pc, #56]	@ (8008a0c <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 80089d4:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80089d6:	4b0e      	ldr	r3, [pc, #56]	@ (8008a10 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80089d8:	2110      	movs	r1, #16
			pxOverflowTimerList = &xActiveTimerList2;
 80089da:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80089dc:	200a      	movs	r0, #10
 80089de:	4b0d      	ldr	r3, [pc, #52]	@ (8008a14 <prvCheckForValidListAndQueue+0x60>)
 80089e0:	9500      	str	r5, [sp, #0]
 80089e2:	f7fe fe5c 	bl	800769e <xQueueGenericCreateStatic>
 80089e6:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80089e8:	b110      	cbz	r0, 80089f0 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80089ea:	490b      	ldr	r1, [pc, #44]	@ (8008a18 <prvCheckForValidListAndQueue+0x64>)
 80089ec:	f7ff f986 	bl	8007cfc <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80089f0:	b003      	add	sp, #12
 80089f2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80089f6:	f000 ba1d 	b.w	8008e34 <vPortExitCritical>
 80089fa:	bf00      	nop
 80089fc:	20007110 	.word	0x20007110
 8008a00:	20007130 	.word	0x20007130
 8008a04:	2000711c 	.word	0x2000711c
 8008a08:	20007118 	.word	0x20007118
 8008a0c:	20007068 	.word	0x20007068
 8008a10:	20007114 	.word	0x20007114
 8008a14:	20007018 	.word	0x20007018
 8008a18:	0800fb58 	.word	0x0800fb58

08008a1c <xTimerCreateTimerTask>:
{
 8008a1c:	b510      	push	{r4, lr}
 8008a1e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8008a20:	f7ff ffc8 	bl	80089b4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8008a24:	4b12      	ldr	r3, [pc, #72]	@ (8008a70 <xTimerCreateTimerTask+0x54>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	b1b3      	cbz	r3, 8008a58 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008a2a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a2c:	aa07      	add	r2, sp, #28
 8008a2e:	a906      	add	r1, sp, #24
 8008a30:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008a32:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a36:	f7fe fd1f 	bl	8007478 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008a3a:	9b05      	ldr	r3, [sp, #20]
 8008a3c:	9302      	str	r3, [sp, #8]
 8008a3e:	9b06      	ldr	r3, [sp, #24]
 8008a40:	9301      	str	r3, [sp, #4]
 8008a42:	2302      	movs	r3, #2
 8008a44:	9300      	str	r3, [sp, #0]
 8008a46:	9a07      	ldr	r2, [sp, #28]
 8008a48:	490a      	ldr	r1, [pc, #40]	@ (8008a74 <xTimerCreateTimerTask+0x58>)
 8008a4a:	480b      	ldr	r0, [pc, #44]	@ (8008a78 <xTimerCreateTimerTask+0x5c>)
 8008a4c:	4623      	mov	r3, r4
 8008a4e:	f7ff faff 	bl	8008050 <xTaskCreateStatic>
 8008a52:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <xTimerCreateTimerTask+0x60>)
 8008a54:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8008a56:	b940      	cbnz	r0, 8008a6a <xTimerCreateTimerTask+0x4e>
 8008a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5c:	f383 8811 	msr	BASEPRI, r3
 8008a60:	f3bf 8f6f 	isb	sy
 8008a64:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8008a68:	e7fe      	b.n	8008a68 <xTimerCreateTimerTask+0x4c>
}
 8008a6a:	2001      	movs	r0, #1
 8008a6c:	b008      	add	sp, #32
 8008a6e:	bd10      	pop	{r4, pc}
 8008a70:	20007110 	.word	0x20007110
 8008a74:	0800fb5d 	.word	0x0800fb5d
 8008a78:	08008b7d 	.word	0x08008b7d
 8008a7c:	2000710c 	.word	0x2000710c

08008a80 <xTimerGenericCommand>:
{
 8008a80:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008a82:	4616      	mov	r6, r2
	configASSERT( xTimer );
 8008a84:	4604      	mov	r4, r0
{
 8008a86:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8008a88:	b940      	cbnz	r0, 8008a9c <xTimerGenericCommand+0x1c>
 8008a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8e:	f383 8811 	msr	BASEPRI, r3
 8008a92:	f3bf 8f6f 	isb	sy
 8008a96:	f3bf 8f4f 	dsb	sy
 8008a9a:	e7fe      	b.n	8008a9a <xTimerGenericCommand+0x1a>
	if( xTimerQueue != NULL )
 8008a9c:	4d0d      	ldr	r5, [pc, #52]	@ (8008ad4 <xTimerGenericCommand+0x54>)
 8008a9e:	6828      	ldr	r0, [r5, #0]
 8008aa0:	b180      	cbz	r0, 8008ac4 <xTimerGenericCommand+0x44>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008aa2:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008aa4:	e9cd 1600 	strd	r1, r6, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008aa8:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008aaa:	dc0d      	bgt.n	8008ac8 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008aac:	f7ff fe7a 	bl	80087a4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ab0:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ab2:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ab4:	bf08      	it	eq
 8008ab6:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008ab8:	6828      	ldr	r0, [r5, #0]
 8008aba:	bf18      	it	ne
 8008abc:	461a      	movne	r2, r3
 8008abe:	4669      	mov	r1, sp
 8008ac0:	f7fe fe62 	bl	8007788 <xQueueGenericSend>
}
 8008ac4:	b004      	add	sp, #16
 8008ac6:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008ac8:	2300      	movs	r3, #0
 8008aca:	4669      	mov	r1, sp
 8008acc:	f7fe ff0e 	bl	80078ec <xQueueGenericSendFromISR>
 8008ad0:	e7f8      	b.n	8008ac4 <xTimerGenericCommand+0x44>
 8008ad2:	bf00      	nop
 8008ad4:	20007110 	.word	0x20007110

08008ad8 <prvSampleTimeNow>:
{
 8008ad8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	if( xTimeNow < xLastTime )
 8008adc:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8008b70 <prvSampleTimeNow+0x98>
{
 8008ae0:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8008ae2:	f7ff fbcb 	bl	800827c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8008ae6:	f8d8 3000 	ldr.w	r3, [r8]
 8008aea:	4283      	cmp	r3, r0
	xTimeNow = xTaskGetTickCount();
 8008aec:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8008aee:	d909      	bls.n	8008b04 <prvSampleTimeNow+0x2c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008af0:	4f20      	ldr	r7, [pc, #128]	@ (8008b74 <prvSampleTimeNow+0x9c>)
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	b96a      	cbnz	r2, 8008b14 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 8008af8:	4a1f      	ldr	r2, [pc, #124]	@ (8008b78 <prvSampleTimeNow+0xa0>)
 8008afa:	6811      	ldr	r1, [r2, #0]
 8008afc:	6039      	str	r1, [r7, #0]
	pxOverflowTimerList = pxTemp;
 8008afe:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e000      	b.n	8008b06 <prvSampleTimeNow+0x2e>
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8008b08:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8008b0a:	f8c8 5000 	str.w	r5, [r8]
}
 8008b0e:	b002      	add	sp, #8
 8008b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b14:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b16:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b18:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b1c:	f104 0a04 	add.w	sl, r4, #4
 8008b20:	4650      	mov	r0, sl
 8008b22:	f7fe fce5 	bl	80074f0 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b26:	6a23      	ldr	r3, [r4, #32]
 8008b28:	4620      	mov	r0, r4
 8008b2a:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b2c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8008b30:	075b      	lsls	r3, r3, #29
 8008b32:	d5de      	bpl.n	8008af2 <prvSampleTimeNow+0x1a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008b34:	69a3      	ldr	r3, [r4, #24]
 8008b36:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 8008b38:	4599      	cmp	r9, r3
 8008b3a:	d206      	bcs.n	8008b4a <prvSampleTimeNow+0x72>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b3c:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008b3e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b40:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b42:	4651      	mov	r1, sl
 8008b44:	f7fe fcbd 	bl	80074c2 <vListInsert>
 8008b48:	e7d3      	b.n	8008af2 <prvSampleTimeNow+0x1a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	464a      	mov	r2, r9
 8008b50:	4619      	mov	r1, r3
 8008b52:	4620      	mov	r0, r4
 8008b54:	f7ff ff94 	bl	8008a80 <xTimerGenericCommand>
				configASSERT( xResult );
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d1ca      	bne.n	8008af2 <prvSampleTimeNow+0x1a>
 8008b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b60:	f383 8811 	msr	BASEPRI, r3
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	e7fe      	b.n	8008b6c <prvSampleTimeNow+0x94>
 8008b6e:	bf00      	nop
 8008b70:	20007108 	.word	0x20007108
 8008b74:	20007118 	.word	0x20007118
 8008b78:	20007114 	.word	0x20007114

08008b7c <prvTimerTask>:
{
 8008b7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b80:	4d6e      	ldr	r5, [pc, #440]	@ (8008d3c <prvTimerTask+0x1c0>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008b82:	4e6f      	ldr	r6, [pc, #444]	@ (8008d40 <prvTimerTask+0x1c4>)
{
 8008b84:	b089      	sub	sp, #36	@ 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b86:	682b      	ldr	r3, [r5, #0]
 8008b88:	f8d3 8000 	ldr.w	r8, [r3]
 8008b8c:	f1b8 0f00 	cmp.w	r8, #0
 8008b90:	d035      	beq.n	8008bfe <prvTimerTask+0x82>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	f8d3 8000 	ldr.w	r8, [r3]
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b98:	2400      	movs	r4, #0
	vTaskSuspendAll();
 8008b9a:	f7ff fb67 	bl	800826c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b9e:	a804      	add	r0, sp, #16
 8008ba0:	f7ff ff9a 	bl	8008ad8 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8008ba4:	9b04      	ldr	r3, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008ba6:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d169      	bne.n	8008c80 <prvTimerTask+0x104>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008bac:	2c00      	cmp	r4, #0
 8008bae:	d14c      	bne.n	8008c4a <prvTimerTask+0xce>
 8008bb0:	4540      	cmp	r0, r8
 8008bb2:	d350      	bcc.n	8008c56 <prvTimerTask+0xda>
				( void ) xTaskResumeAll();
 8008bb4:	f7ff fbfe 	bl	80083b4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bb8:	682b      	ldr	r3, [r5, #0]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008bbe:	1d38      	adds	r0, r7, #4
 8008bc0:	f7fe fc96 	bl	80074f0 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bc4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008bc8:	0758      	lsls	r0, r3, #29
 8008bca:	d51a      	bpl.n	8008c02 <prvTimerTask+0x86>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008bcc:	69b9      	ldr	r1, [r7, #24]
 8008bce:	4643      	mov	r3, r8
 8008bd0:	464a      	mov	r2, r9
 8008bd2:	4441      	add	r1, r8
 8008bd4:	4638      	mov	r0, r7
 8008bd6:	f7ff fecf 	bl	8008978 <prvInsertTimerInActiveList>
 8008bda:	b1b0      	cbz	r0, 8008c0a <prvTimerTask+0x8e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008bdc:	9400      	str	r4, [sp, #0]
 8008bde:	4623      	mov	r3, r4
 8008be0:	4642      	mov	r2, r8
 8008be2:	4621      	mov	r1, r4
 8008be4:	4638      	mov	r0, r7
 8008be6:	f7ff ff4b 	bl	8008a80 <xTimerGenericCommand>
			configASSERT( xResult );
 8008bea:	b970      	cbnz	r0, 8008c0a <prvTimerTask+0x8e>
 8008bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	e7fe      	b.n	8008bfc <prvTimerTask+0x80>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008bfe:	2401      	movs	r4, #1
 8008c00:	e7cb      	b.n	8008b9a <prvTimerTask+0x1e>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c02:	f023 0301 	bic.w	r3, r3, #1
 8008c06:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c0a:	6a3b      	ldr	r3, [r7, #32]
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c10:	6830      	ldr	r0, [r6, #0]
 8008c12:	2200      	movs	r2, #0
 8008c14:	a904      	add	r1, sp, #16
 8008c16:	f7fe ff16 	bl	8007a46 <xQueueReceive>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d0b3      	beq.n	8008b86 <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c1e:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c20:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	db2f      	blt.n	8008c86 <prvTimerTask+0x10a>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008c26:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008c28:	6963      	ldr	r3, [r4, #20]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d132      	bne.n	8008c94 <prvTimerTask+0x118>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c2e:	a803      	add	r0, sp, #12
 8008c30:	f7ff ff52 	bl	8008ad8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8008c34:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c36:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8008c38:	2b09      	cmp	r3, #9
 8008c3a:	d8e9      	bhi.n	8008c10 <prvTimerTask+0x94>
 8008c3c:	e8df f003 	tbb	[pc, r3]
 8008c40:	572e2e2e 	.word	0x572e2e2e
 8008c44:	2e2e765e 	.word	0x2e2e765e
 8008c48:	5e57      	.short	0x5e57
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8008d44 <prvTimerTask+0x1c8>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681c      	ldr	r4, [r3, #0]
 8008c50:	fab4 f484 	clz	r4, r4
 8008c54:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008c56:	6830      	ldr	r0, [r6, #0]
 8008c58:	4622      	mov	r2, r4
 8008c5a:	eba8 0109 	sub.w	r1, r8, r9
 8008c5e:	f7ff f85f 	bl	8007d20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008c62:	f7ff fba7 	bl	80083b4 <xTaskResumeAll>
 8008c66:	2800      	cmp	r0, #0
 8008c68:	d1d2      	bne.n	8008c10 <prvTimerTask+0x94>
					portYIELD_WITHIN_API();
 8008c6a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008c6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c72:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008c76:	f3bf 8f4f 	dsb	sy
 8008c7a:	f3bf 8f6f 	isb	sy
 8008c7e:	e7c7      	b.n	8008c10 <prvTimerTask+0x94>
			( void ) xTaskResumeAll();
 8008c80:	f7ff fb98 	bl	80083b4 <xTaskResumeAll>
}
 8008c84:	e7c4      	b.n	8008c10 <prvTimerTask+0x94>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c86:	9b05      	ldr	r3, [sp, #20]
 8008c88:	9907      	ldr	r1, [sp, #28]
 8008c8a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c8c:	9b04      	ldr	r3, [sp, #16]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	dbbe      	blt.n	8008c10 <prvTimerTask+0x94>
 8008c92:	e7c8      	b.n	8008c26 <prvTimerTask+0xaa>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c94:	1d20      	adds	r0, r4, #4
 8008c96:	f7fe fc2b 	bl	80074f0 <uxListRemove>
 8008c9a:	e7c8      	b.n	8008c2e <prvTimerTask+0xb2>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c9c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008ca0:	69a1      	ldr	r1, [r4, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ca2:	f043 0301 	orr.w	r3, r3, #1
 8008ca6:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008caa:	9b05      	ldr	r3, [sp, #20]
 8008cac:	4620      	mov	r0, r4
 8008cae:	4419      	add	r1, r3
 8008cb0:	f7ff fe62 	bl	8008978 <prvInsertTimerInActiveList>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d0ab      	beq.n	8008c10 <prvTimerTask+0x94>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008cb8:	6a23      	ldr	r3, [r4, #32]
 8008cba:	4620      	mov	r0, r4
 8008cbc:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cbe:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8008cc2:	0759      	lsls	r1, r3, #29
 8008cc4:	d5a4      	bpl.n	8008c10 <prvTimerTask+0x94>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008cc6:	69a2      	ldr	r2, [r4, #24]
 8008cc8:	9905      	ldr	r1, [sp, #20]
 8008cca:	2300      	movs	r3, #0
 8008ccc:	440a      	add	r2, r1
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	4620      	mov	r0, r4
 8008cd4:	f7ff fed4 	bl	8008a80 <xTimerGenericCommand>
							configASSERT( xResult );
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	d199      	bne.n	8008c10 <prvTimerTask+0x94>
 8008cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce0:	f383 8811 	msr	BASEPRI, r3
 8008ce4:	f3bf 8f6f 	isb	sy
 8008ce8:	f3bf 8f4f 	dsb	sy
 8008cec:	e7fe      	b.n	8008cec <prvTimerTask+0x170>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cee:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cf2:	f023 0301 	bic.w	r3, r3, #1
 8008cf6:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8008cfa:	e789      	b.n	8008c10 <prvTimerTask+0x94>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008cfc:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8008d00:	f043 0301 	orr.w	r3, r3, #1
 8008d04:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008d08:	9905      	ldr	r1, [sp, #20]
 8008d0a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008d0c:	b941      	cbnz	r1, 8008d20 <prvTimerTask+0x1a4>
 8008d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d12:	f383 8811 	msr	BASEPRI, r3
 8008d16:	f3bf 8f6f 	isb	sy
 8008d1a:	f3bf 8f4f 	dsb	sy
 8008d1e:	e7fe      	b.n	8008d1e <prvTimerTask+0x1a2>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d20:	4603      	mov	r3, r0
 8008d22:	4401      	add	r1, r0
 8008d24:	4620      	mov	r0, r4
 8008d26:	f7ff fe27 	bl	8008978 <prvInsertTimerInActiveList>
					break;
 8008d2a:	e771      	b.n	8008c10 <prvTimerTask+0x94>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008d2c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8008d30:	079a      	lsls	r2, r3, #30
 8008d32:	d4de      	bmi.n	8008cf2 <prvTimerTask+0x176>
							vPortFree( pxTimer );
 8008d34:	4620      	mov	r0, r4
 8008d36:	f000 fa1b 	bl	8009170 <vPortFree>
 8008d3a:	e769      	b.n	8008c10 <prvTimerTask+0x94>
 8008d3c:	20007118 	.word	0x20007118
 8008d40:	20007110 	.word	0x20007110
 8008d44:	20007114 	.word	0x20007114

08008d48 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008d48:	4806      	ldr	r0, [pc, #24]	@ (8008d64 <prvPortStartFirstTask+0x1c>)
 8008d4a:	6800      	ldr	r0, [r0, #0]
 8008d4c:	6800      	ldr	r0, [r0, #0]
 8008d4e:	f380 8808 	msr	MSP, r0
 8008d52:	b662      	cpsie	i
 8008d54:	b661      	cpsie	f
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	df00      	svc	0
 8008d60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d62:	0000      	.short	0x0000
 8008d64:	e000ed08 	.word	0xe000ed08

08008d68 <prvTaskExitError>:
{
 8008d68:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8008d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008da4 <prvTaskExitError+0x3c>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3301      	adds	r3, #1
 8008d74:	d008      	beq.n	8008d88 <prvTaskExitError+0x20>
 8008d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d7a:	f383 8811 	msr	BASEPRI, r3
 8008d7e:	f3bf 8f6f 	isb	sy
 8008d82:	f3bf 8f4f 	dsb	sy
 8008d86:	e7fe      	b.n	8008d86 <prvTaskExitError+0x1e>
 8008d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8c:	f383 8811 	msr	BASEPRI, r3
 8008d90:	f3bf 8f6f 	isb	sy
 8008d94:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8008d98:	9b01      	ldr	r3, [sp, #4]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d0fc      	beq.n	8008d98 <prvTaskExitError+0x30>
}
 8008d9e:	b002      	add	sp, #8
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	20000084 	.word	0x20000084

08008da8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008da8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008dac:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008db0:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008db4:	4b04      	ldr	r3, [pc, #16]	@ (8008dc8 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008db6:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008dba:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008dbe:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8008dc2:	3840      	subs	r0, #64	@ 0x40
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	08008d69 	.word	0x08008d69
 8008dcc:	00000000 	.word	0x00000000

08008dd0 <SVC_Handler>:
	__asm volatile (
 8008dd0:	4b07      	ldr	r3, [pc, #28]	@ (8008df0 <pxCurrentTCBConst2>)
 8008dd2:	6819      	ldr	r1, [r3, #0]
 8008dd4:	6808      	ldr	r0, [r1, #0]
 8008dd6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008dda:	f380 8809 	msr	PSP, r0
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	f04f 0000 	mov.w	r0, #0
 8008de6:	f380 8811 	msr	BASEPRI, r0
 8008dea:	f04e 0e0d 	orr.w	lr, lr, #13
 8008dee:	4770      	bx	lr

08008df0 <pxCurrentTCBConst2>:
 8008df0:	20007014 	.word	0x20007014

08008df4 <vPortEnterCritical>:
 8008df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008e04:	4a0a      	ldr	r2, [pc, #40]	@ (8008e30 <vPortEnterCritical+0x3c>)
 8008e06:	6813      	ldr	r3, [r2, #0]
 8008e08:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008e0a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8008e0c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8008e0e:	d10e      	bne.n	8008e2e <vPortEnterCritical+0x3a>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e10:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008e14:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	b143      	cbz	r3, 8008e2e <vPortEnterCritical+0x3a>
 8008e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e20:	f383 8811 	msr	BASEPRI, r3
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	e7fe      	b.n	8008e2c <vPortEnterCritical+0x38>
	}
}
 8008e2e:	4770      	bx	lr
 8008e30:	20000084 	.word	0x20000084

08008e34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8008e34:	4a08      	ldr	r2, [pc, #32]	@ (8008e58 <vPortExitCritical+0x24>)
 8008e36:	6813      	ldr	r3, [r2, #0]
 8008e38:	b943      	cbnz	r3, 8008e4c <vPortExitCritical+0x18>
 8008e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e3e:	f383 8811 	msr	BASEPRI, r3
 8008e42:	f3bf 8f6f 	isb	sy
 8008e46:	f3bf 8f4f 	dsb	sy
 8008e4a:	e7fe      	b.n	8008e4a <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8008e4c:	3b01      	subs	r3, #1
 8008e4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e50:	b90b      	cbnz	r3, 8008e56 <vPortExitCritical+0x22>
	__asm volatile
 8008e52:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e56:	4770      	bx	lr
 8008e58:	20000084 	.word	0x20000084
 8008e5c:	00000000 	.word	0x00000000

08008e60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e60:	f3ef 8009 	mrs	r0, PSP
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	4b0d      	ldr	r3, [pc, #52]	@ (8008ea0 <pxCurrentTCBConst>)
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008e70:	6010      	str	r0, [r2, #0]
 8008e72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008e76:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008e7a:	f380 8811 	msr	BASEPRI, r0
 8008e7e:	f7ff fb31 	bl	80084e4 <vTaskSwitchContext>
 8008e82:	f04f 0000 	mov.w	r0, #0
 8008e86:	f380 8811 	msr	BASEPRI, r0
 8008e8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008e8e:	6819      	ldr	r1, [r3, #0]
 8008e90:	6808      	ldr	r0, [r1, #0]
 8008e92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008e96:	f380 8809 	msr	PSP, r0
 8008e9a:	f3bf 8f6f 	isb	sy
 8008e9e:	4770      	bx	lr

08008ea0 <pxCurrentTCBConst>:
 8008ea0:	20007014 	.word	0x20007014

08008ea4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ea4:	b508      	push	{r3, lr}
	__asm volatile
 8008ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eaa:	f383 8811 	msr	BASEPRI, r3
 8008eae:	f3bf 8f6f 	isb	sy
 8008eb2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008eb6:	f7ff f9e7 	bl	8008288 <xTaskIncrementTick>
 8008eba:	b128      	cbz	r0, 8008ec8 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ebc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ec4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ece:	bd08      	pop	{r3, pc}

08008ed0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ed0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ed8:	6193      	str	r3, [r2, #24]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008eda:	4b05      	ldr	r3, [pc, #20]	@ (8008ef0 <vPortSetupTimerInterrupt+0x20>)
 8008edc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008eea:	2307      	movs	r3, #7
 8008eec:	6113      	str	r3, [r2, #16]
}
 8008eee:	4770      	bx	lr
 8008ef0:	2000007c 	.word	0x2000007c

08008ef4 <xPortStartScheduler>:
{
 8008ef4:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008ef6:	4b27      	ldr	r3, [pc, #156]	@ (8008f94 <xPortStartScheduler+0xa0>)
 8008ef8:	781a      	ldrb	r2, [r3, #0]
 8008efa:	b2d2      	uxtb	r2, r2
 8008efc:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008efe:	22ff      	movs	r2, #255	@ 0xff
 8008f00:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f02:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f04:	4a24      	ldr	r2, [pc, #144]	@ (8008f98 <xPortStartScheduler+0xa4>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f0c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008f10:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f14:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f16:	4a21      	ldr	r2, [pc, #132]	@ (8008f9c <xPortStartScheduler+0xa8>)
 8008f18:	2307      	movs	r3, #7
 8008f1a:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f1c:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 8008f20:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f22:	0609      	lsls	r1, r1, #24
 8008f24:	d40a      	bmi.n	8008f3c <xPortStartScheduler+0x48>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008f26:	2b03      	cmp	r3, #3
 8008f28:	d011      	beq.n	8008f4e <xPortStartScheduler+0x5a>
	__asm volatile
 8008f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f2e:	f383 8811 	msr	BASEPRI, r3
 8008f32:	f3bf 8f6f 	isb	sy
 8008f36:	f3bf 8f4f 	dsb	sy
 8008f3a:	e7fe      	b.n	8008f3a <xPortStartScheduler+0x46>
			ulMaxPRIGROUPValue--;
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008f40:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008f44:	005b      	lsls	r3, r3, #1
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	f88d 3003 	strb.w	r3, [sp, #3]
 8008f4c:	e7e6      	b.n	8008f1c <xPortStartScheduler+0x28>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008f4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008f52:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008f54:	9b01      	ldr	r3, [sp, #4]
 8008f56:	4a0f      	ldr	r2, [pc, #60]	@ (8008f94 <xPortStartScheduler+0xa0>)
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008f5c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
	uxCriticalNesting = 0;
 8008f60:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008f62:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	@ 0xd20
 8008f66:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 8008f6a:	f8c3 2d20 	str.w	r2, [r3, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008f6e:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	@ 0xd20
 8008f72:	f042 4270 	orr.w	r2, r2, #4026531840	@ 0xf0000000
 8008f76:	f8c3 2d20 	str.w	r2, [r3, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8008f7a:	f7ff ffa9 	bl	8008ed0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8008f7e:	4b08      	ldr	r3, [pc, #32]	@ (8008fa0 <xPortStartScheduler+0xac>)
 8008f80:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8008f82:	f7ff fee1 	bl	8008d48 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008f86:	f7ff faad 	bl	80084e4 <vTaskSwitchContext>
	prvTaskExitError();
 8008f8a:	f7ff feed 	bl	8008d68 <prvTaskExitError>
}
 8008f8e:	4620      	mov	r0, r4
 8008f90:	b002      	add	sp, #8
 8008f92:	bd10      	pop	{r4, pc}
 8008f94:	e000e400 	.word	0xe000e400
 8008f98:	20007148 	.word	0x20007148
 8008f9c:	20007144 	.word	0x20007144
 8008fa0:	20000084 	.word	0x20000084

08008fa4 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008fa4:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008fa8:	2b0f      	cmp	r3, #15
 8008faa:	d90e      	bls.n	8008fca <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008fac:	4a11      	ldr	r2, [pc, #68]	@ (8008ff4 <vPortValidateInterruptPriority+0x50>)
 8008fae:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008fb0:	4a11      	ldr	r2, [pc, #68]	@ (8008ff8 <vPortValidateInterruptPriority+0x54>)
 8008fb2:	7812      	ldrb	r2, [r2, #0]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d908      	bls.n	8008fca <vPortValidateInterruptPriority+0x26>
 8008fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fbc:	f383 8811 	msr	BASEPRI, r3
 8008fc0:	f3bf 8f6f 	isb	sy
 8008fc4:	f3bf 8f4f 	dsb	sy
 8008fc8:	e7fe      	b.n	8008fc8 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008fca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008fce:	4a0b      	ldr	r2, [pc, #44]	@ (8008ffc <vPortValidateInterruptPriority+0x58>)
 8008fd0:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8008fd4:	6812      	ldr	r2, [r2, #0]
 8008fd6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d908      	bls.n	8008ff0 <vPortValidateInterruptPriority+0x4c>
 8008fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe2:	f383 8811 	msr	BASEPRI, r3
 8008fe6:	f3bf 8f6f 	isb	sy
 8008fea:	f3bf 8f4f 	dsb	sy
 8008fee:	e7fe      	b.n	8008fee <vPortValidateInterruptPriority+0x4a>
	}
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	e000e3f0 	.word	0xe000e3f0
 8008ff8:	20007148 	.word	0x20007148
 8008ffc:	20007144 	.word	0x20007144

08009000 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009000:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009002:	4b10      	ldr	r3, [pc, #64]	@ (8009044 <prvInsertBlockIntoFreeList+0x44>)
 8009004:	461a      	mov	r2, r3
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4283      	cmp	r3, r0
 800900a:	d3fb      	bcc.n	8009004 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800900c:	6854      	ldr	r4, [r2, #4]
 800900e:	1911      	adds	r1, r2, r4
 8009010:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009012:	bf01      	itttt	eq
 8009014:	6841      	ldreq	r1, [r0, #4]
		pxBlockToInsert = pxIterator;
 8009016:	4610      	moveq	r0, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009018:	1909      	addeq	r1, r1, r4
 800901a:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800901c:	6844      	ldr	r4, [r0, #4]
 800901e:	1901      	adds	r1, r0, r4
 8009020:	428b      	cmp	r3, r1
 8009022:	d10c      	bne.n	800903e <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009024:	4908      	ldr	r1, [pc, #32]	@ (8009048 <prvInsertBlockIntoFreeList+0x48>)
 8009026:	6809      	ldr	r1, [r1, #0]
 8009028:	428b      	cmp	r3, r1
 800902a:	d003      	beq.n	8009034 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800902c:	6859      	ldr	r1, [r3, #4]
 800902e:	4421      	add	r1, r4
 8009030:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009032:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009034:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009036:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009038:	bf18      	it	ne
 800903a:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800903c:	bd10      	pop	{r4, pc}
 800903e:	4619      	mov	r1, r3
 8009040:	e7f8      	b.n	8009034 <prvInsertBlockIntoFreeList+0x34>
 8009042:	bf00      	nop
 8009044:	2000715c 	.word	0x2000715c
 8009048:	20007158 	.word	0x20007158

0800904c <pvPortMalloc>:
{
 800904c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009050:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8009052:	f7ff f90b 	bl	800826c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8009056:	4940      	ldr	r1, [pc, #256]	@ (8009158 <pvPortMalloc+0x10c>)
 8009058:	4d40      	ldr	r5, [pc, #256]	@ (800915c <pvPortMalloc+0x110>)
 800905a:	680b      	ldr	r3, [r1, #0]
 800905c:	bb0b      	cbnz	r3, 80090a2 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800905e:	4a40      	ldr	r2, [pc, #256]	@ (8009160 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009060:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009062:	bf1f      	itttt	ne
 8009064:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009066:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800906a:	f502 52fa 	addne.w	r2, r2, #8000	@ 0x1f40
 800906e:	1a13      	subne	r3, r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009070:	bf0c      	ite	eq
 8009072:	f44f 53fa 	moveq.w	r3, #8000	@ 0x1f40
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009076:	4602      	movne	r2, r0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009078:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800907a:	4e3a      	ldr	r6, [pc, #232]	@ (8009164 <pvPortMalloc+0x118>)
	uxAddress -= xHeapStructSize;
 800907c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800907e:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8009082:	2000      	movs	r0, #0
 8009084:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009086:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8009088:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800908c:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800908e:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8009092:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009094:	4b34      	ldr	r3, [pc, #208]	@ (8009168 <pvPortMalloc+0x11c>)
 8009096:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009098:	4b34      	ldr	r3, [pc, #208]	@ (800916c <pvPortMalloc+0x120>)
 800909a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800909c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80090a0:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80090a2:	682e      	ldr	r6, [r5, #0]
 80090a4:	4226      	tst	r6, r4
 80090a6:	d152      	bne.n	800914e <pvPortMalloc+0x102>
			if( xWantedSize > 0 )
 80090a8:	2c00      	cmp	r4, #0
 80090aa:	d043      	beq.n	8009134 <pvPortMalloc+0xe8>
				xWantedSize += xHeapStructSize;
 80090ac:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80090b0:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80090b2:	bf1c      	itt	ne
 80090b4:	f023 0307 	bicne.w	r3, r3, #7
 80090b8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d047      	beq.n	800914e <pvPortMalloc+0x102>
 80090be:	4f2b      	ldr	r7, [pc, #172]	@ (800916c <pvPortMalloc+0x120>)
 80090c0:	683c      	ldr	r4, [r7, #0]
 80090c2:	429c      	cmp	r4, r3
 80090c4:	d343      	bcc.n	800914e <pvPortMalloc+0x102>
				pxBlock = xStart.pxNextFreeBlock;
 80090c6:	4a27      	ldr	r2, [pc, #156]	@ (8009164 <pvPortMalloc+0x118>)
 80090c8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80090ca:	6868      	ldr	r0, [r5, #4]
 80090cc:	4298      	cmp	r0, r3
 80090ce:	d204      	bcs.n	80090da <pvPortMalloc+0x8e>
 80090d0:	f8d5 c000 	ldr.w	ip, [r5]
 80090d4:	f1bc 0f00 	cmp.w	ip, #0
 80090d8:	d115      	bne.n	8009106 <pvPortMalloc+0xba>
				if( pxBlock != pxEnd )
 80090da:	6809      	ldr	r1, [r1, #0]
 80090dc:	42a9      	cmp	r1, r5
 80090de:	d036      	beq.n	800914e <pvPortMalloc+0x102>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80090e0:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80090e2:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80090e6:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090e8:	1ac2      	subs	r2, r0, r3
 80090ea:	2a10      	cmp	r2, #16
 80090ec:	d912      	bls.n	8009114 <pvPortMalloc+0xc8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090ee:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090f0:	0741      	lsls	r1, r0, #29
 80090f2:	d00b      	beq.n	800910c <pvPortMalloc+0xc0>
 80090f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f8:	f383 8811 	msr	BASEPRI, r3
 80090fc:	f3bf 8f6f 	isb	sy
 8009100:	f3bf 8f4f 	dsb	sy
 8009104:	e7fe      	b.n	8009104 <pvPortMalloc+0xb8>
					pxPreviousBlock = pxBlock;
 8009106:	462a      	mov	r2, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8009108:	4665      	mov	r5, ip
 800910a:	e7de      	b.n	80090ca <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800910c:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800910e:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009110:	f7ff ff76 	bl	8009000 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009114:	4914      	ldr	r1, [pc, #80]	@ (8009168 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009116:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009118:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800911a:	1aa4      	subs	r4, r4, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800911c:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800911e:	ea46 0602 	orr.w	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 8009122:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009126:	603c      	str	r4, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009128:	bf38      	it	cc
 800912a:	600c      	strcc	r4, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800912c:	606e      	str	r6, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800912e:	f108 0408 	add.w	r4, r8, #8
					pxBlock->pxNextFreeBlock = NULL;
 8009132:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8009134:	f7ff f93e 	bl	80083b4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009138:	0763      	lsls	r3, r4, #29
 800913a:	d00a      	beq.n	8009152 <pvPortMalloc+0x106>
 800913c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	e7fe      	b.n	800914c <pvPortMalloc+0x100>
void *pvReturn = NULL;
 800914e:	2400      	movs	r4, #0
 8009150:	e7f0      	b.n	8009134 <pvPortMalloc+0xe8>
}
 8009152:	4620      	mov	r0, r4
 8009154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009158:	20007158 	.word	0x20007158
 800915c:	2000714c 	.word	0x2000714c
 8009160:	20007164 	.word	0x20007164
 8009164:	2000715c 	.word	0x2000715c
 8009168:	20007150 	.word	0x20007150
 800916c:	20007154 	.word	0x20007154

08009170 <vPortFree>:
{
 8009170:	b510      	push	{r4, lr}
	if( pv != NULL )
 8009172:	4604      	mov	r4, r0
 8009174:	b370      	cbz	r0, 80091d4 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009176:	4a18      	ldr	r2, [pc, #96]	@ (80091d8 <vPortFree+0x68>)
 8009178:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800917c:	6812      	ldr	r2, [r2, #0]
 800917e:	4213      	tst	r3, r2
 8009180:	d108      	bne.n	8009194 <vPortFree+0x24>
 8009182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009186:	f383 8811 	msr	BASEPRI, r3
 800918a:	f3bf 8f6f 	isb	sy
 800918e:	f3bf 8f4f 	dsb	sy
 8009192:	e7fe      	b.n	8009192 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009194:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8009198:	b141      	cbz	r1, 80091ac <vPortFree+0x3c>
 800919a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	e7fe      	b.n	80091aa <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091ac:	ea23 0302 	bic.w	r3, r3, r2
 80091b0:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80091b4:	f7ff f85a 	bl	800826c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80091b8:	4a08      	ldr	r2, [pc, #32]	@ (80091dc <vPortFree+0x6c>)
 80091ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80091be:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091c0:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80091c4:	440b      	add	r3, r1
 80091c6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091c8:	f7ff ff1a 	bl	8009000 <prvInsertBlockIntoFreeList>
}
 80091cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80091d0:	f7ff b8f0 	b.w	80083b4 <xTaskResumeAll>
}
 80091d4:	bd10      	pop	{r4, pc}
 80091d6:	bf00      	nop
 80091d8:	2000714c 	.word	0x2000714c
 80091dc:	20007154 	.word	0x20007154

080091e0 <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 80091e0:	2001      	movs	r0, #1
 80091e2:	4770      	bx	lr

080091e4 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutProcess( void )
{
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80091e4:	4b03      	ldr	r3, [pc, #12]	@ (80091f4 <RadioOnTxTimeoutIrq+0x10>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	b113      	cbz	r3, 80091f0 <RadioOnTxTimeoutIrq+0xc>
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	b103      	cbz	r3, 80091f0 <RadioOnTxTimeoutIrq+0xc>
    {
        RadioEvents->TxTimeout( );
 80091ee:	4718      	bx	r3
}
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	20009130 	.word	0x20009130

080091f8 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutProcess( void )
{
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80091f8:	4b03      	ldr	r3, [pc, #12]	@ (8009208 <RadioOnRxTimeoutIrq+0x10>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	b113      	cbz	r3, 8009204 <RadioOnRxTimeoutIrq+0xc>
 80091fe:	68db      	ldr	r3, [r3, #12]
 8009200:	b103      	cbz	r3, 8009204 <RadioOnRxTimeoutIrq+0xc>
    {
        RadioEvents->RxTimeout( );
 8009202:	4718      	bx	r3
}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	20009130 	.word	0x20009130

0800920c <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 800920c:	2001      	movs	r0, #1
 800920e:	4770      	bx	lr

08009210 <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 8009210:	2001      	movs	r0, #1
 8009212:	4770      	bx	lr

08009214 <RadioRead>:
    return SUBGRF_ReadRegister( addr );
 8009214:	f001 b91e 	b.w	800a454 <SUBGRF_ReadRegister>

08009218 <RadioWrite>:
    SUBGRF_WriteRegister( addr, data );
 8009218:	f001 b908 	b.w	800a42c <SUBGRF_WriteRegister>

0800921c <RadioTxCw>:
{
 800921c:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800921e:	f001 fdff 	bl	800ae20 <SUBGRF_SetRfTxPower>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009222:	210e      	movs	r1, #14
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8009224:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009226:	f640 101f 	movw	r0, #2335	@ 0x91f
 800922a:	f001 f8ff 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 800922e:	4620      	mov	r0, r4
 8009230:	2101      	movs	r1, #1
 8009232:	f001 fde1 	bl	800adf8 <SUBGRF_SetSwitch>
}
 8009236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SUBGRF_SetTxContinuousWave( );
 800923a:	f001 bab9 	b.w	800a7b0 <SUBGRF_SetTxContinuousWave>
	...

08009240 <RadioSetRxDutyCycle>:
{
 8009240:	b570      	push	{r4, r5, r6, lr}
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8009242:	4e0c      	ldr	r6, [pc, #48]	@ (8009274 <RadioSetRxDutyCycle+0x34>)
 8009244:	eb01 0340 	add.w	r3, r1, r0, lsl #1
{
 8009248:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 800924a:	65b3      	str	r3, [r6, #88]	@ 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800924c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009250:	2300      	movs	r3, #0
{
 8009252:	4604      	mov	r4, r0
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009254:	461a      	mov	r2, r3
 8009256:	4608      	mov	r0, r1
 8009258:	f001 fb52 	bl	800a900 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800925c:	f896 0056 	ldrb.w	r0, [r6, #86]	@ 0x56
 8009260:	2100      	movs	r1, #0
 8009262:	f001 fdc9 	bl	800adf8 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8009266:	4629      	mov	r1, r5
 8009268:	4620      	mov	r0, r4
}
 800926a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800926e:	f001 ba77 	b.w	800a760 <SUBGRF_SetRxDutyCycle>
 8009272:	bf00      	nop
 8009274:	200090d4 	.word	0x200090d4

08009278 <RadioRxBoosted>:
{
 8009278:	b510      	push	{r4, lr}
 800927a:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 800927c:	f001 fe90 	bl	800afa0 <RFW_Is_Init>
 8009280:	2801      	cmp	r0, #1
 8009282:	d118      	bne.n	80092b6 <RadioRxBoosted+0x3e>
        RFW_ReceiveInit();
 8009284:	f001 fe94 	bl	800afb0 <RFW_ReceiveInit>
    if( timeout != 0 )
 8009288:	b134      	cbz	r4, 8009298 <RadioRxBoosted+0x20>
        TimerSetValue( &RxTimeoutTimer, timeout );
 800928a:	4810      	ldr	r0, [pc, #64]	@ (80092cc <RadioRxBoosted+0x54>)
 800928c:	4621      	mov	r1, r4
 800928e:	f002 f94b 	bl	800b528 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8009292:	480e      	ldr	r0, [pc, #56]	@ (80092cc <RadioRxBoosted+0x54>)
 8009294:	f002 f90e 	bl	800b4b4 <UTIL_TIMER_Start>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8009298:	4c0d      	ldr	r4, [pc, #52]	@ (80092d0 <RadioRxBoosted+0x58>)
 800929a:	2100      	movs	r1, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800929c:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80092a0:	65a1      	str	r1, [r4, #88]	@ 0x58
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80092a2:	f001 fda9 	bl	800adf8 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80092a6:	7863      	ldrb	r3, [r4, #1]
 80092a8:	b16b      	cbz	r3, 80092c6 <RadioRxBoosted+0x4e>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80092aa:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
}
 80092ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80092b2:	f001 ba39 	b.w	800a728 <SUBGRF_SetRxBoosted>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80092b6:	2300      	movs	r3, #0
 80092b8:	f240 2162 	movw	r1, #610	@ 0x262
 80092bc:	461a      	mov	r2, r3
 80092be:	4608      	mov	r0, r1
 80092c0:	f001 fb1e 	bl	800a900 <SUBGRF_SetDioIrqParams>
 80092c4:	e7e0      	b.n	8009288 <RadioRxBoosted+0x10>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80092c6:	68a0      	ldr	r0, [r4, #8]
 80092c8:	0180      	lsls	r0, r0, #6
 80092ca:	e7f0      	b.n	80092ae <RadioRxBoosted+0x36>
 80092cc:	200090a4 	.word	0x200090a4
 80092d0:	200090d4 	.word	0x200090d4

080092d4 <RadioStandby>:
    SUBGRF_SetStandby( STDBY_RC );
 80092d4:	2000      	movs	r0, #0
 80092d6:	f001 b9a7 	b.w	800a628 <SUBGRF_SetStandby>
	...

080092dc <RadioGetStatus>:
{
 80092dc:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 80092de:	f001 f89f 	bl	800a420 <SUBGRF_GetOperatingMode>
 80092e2:	3804      	subs	r0, #4
 80092e4:	b2c0      	uxtb	r0, r0
 80092e6:	2803      	cmp	r0, #3
 80092e8:	bf96      	itet	ls
 80092ea:	4b02      	ldrls	r3, [pc, #8]	@ (80092f4 <RadioGetStatus+0x18>)
 80092ec:	2000      	movhi	r0, #0
 80092ee:	5c18      	ldrbls	r0, [r3, r0]
}
 80092f0:	bd08      	pop	{r3, pc}
 80092f2:	bf00      	nop
 80092f4:	0800feac 	.word	0x0800feac

080092f8 <RadioGetWakeupTime>:
{
 80092f8:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80092fa:	f001 fda6 	bl	800ae4a <SUBGRF_GetRadioWakeUpTime>
}
 80092fe:	3003      	adds	r0, #3
 8009300:	bd08      	pop	{r3, pc}

08009302 <RadioReadRegisters>:
    SUBGRF_ReadRegisters( addr, buffer, size );
 8009302:	f001 b929 	b.w	800a558 <SUBGRF_ReadRegisters>

08009306 <RadioWriteRegisters>:
    SUBGRF_WriteRegisters( addr, buffer, size );
 8009306:	f001 b8e9 	b.w	800a4dc <SUBGRF_WriteRegisters>

0800930a <RadioRssi>:
{
 800930a:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 800930c:	f001 fcf2 	bl	800acf4 <SUBGRF_GetRssiInst>
}
 8009310:	bd08      	pop	{r3, pc}
	...

08009314 <RadioSetTxContinuousWave>:
{
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	460d      	mov	r5, r1
 8009318:	4614      	mov	r4, r2
    SUBGRF_SetRfFrequency( freq );
 800931a:	f001 fb57 	bl	800a9cc <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 800931e:	4628      	mov	r0, r5
 8009320:	f001 fd7e 	bl	800ae20 <SUBGRF_SetRfTxPower>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009324:	210e      	movs	r1, #14
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8009326:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009328:	f640 101f 	movw	r0, #2335	@ 0x91f
 800932c:	f001 f87e 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8009330:	4628      	mov	r0, r5
 8009332:	2101      	movs	r1, #1
    TimerSetValue( &TxTimeoutTimer, timeout );
 8009334:	4d07      	ldr	r5, [pc, #28]	@ (8009354 <RadioSetTxContinuousWave+0x40>)
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8009336:	f001 fd5f 	bl	800adf8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 800933a:	f001 fa39 	bl	800a7b0 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 800933e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009342:	4361      	muls	r1, r4
 8009344:	4628      	mov	r0, r5
 8009346:	f002 f8ef 	bl	800b528 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800934a:	4628      	mov	r0, r5
}
 800934c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    TimerStart( &TxTimeoutTimer );
 8009350:	f002 b8b0 	b.w	800b4b4 <UTIL_TIMER_Start>
 8009354:	200090bc 	.word	0x200090bc

08009358 <RadioSetChannel>:
    SUBGRF_SetRfFrequency( freq );
 8009358:	f001 bb38 	b.w	800a9cc <SUBGRF_SetRfFrequency>

0800935c <RadioStartCad>:
{
 800935c:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800935e:	4b08      	ldr	r3, [pc, #32]	@ (8009380 <RadioStartCad+0x24>)
 8009360:	2100      	movs	r1, #0
 8009362:	f893 0056 	ldrb.w	r0, [r3, #86]	@ 0x56
 8009366:	f001 fd47 	bl	800adf8 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 800936a:	2300      	movs	r3, #0
 800936c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8009370:	461a      	mov	r2, r3
 8009372:	4608      	mov	r0, r1
 8009374:	f001 fac4 	bl	800a900 <SUBGRF_SetDioIrqParams>
}
 8009378:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SUBGRF_SetCad( );
 800937c:	f001 ba0c 	b.w	800a798 <SUBGRF_SetCad>
 8009380:	200090d4 	.word	0x200090d4

08009384 <RadioRx>:
{
 8009384:	b510      	push	{r4, lr}
 8009386:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8009388:	f001 fe0a 	bl	800afa0 <RFW_Is_Init>
 800938c:	2801      	cmp	r0, #1
 800938e:	d118      	bne.n	80093c2 <RadioRx+0x3e>
        RFW_ReceiveInit( );
 8009390:	f001 fe0e 	bl	800afb0 <RFW_ReceiveInit>
    if( timeout != 0 )
 8009394:	b134      	cbz	r4, 80093a4 <RadioRx+0x20>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8009396:	4810      	ldr	r0, [pc, #64]	@ (80093d8 <RadioRx+0x54>)
 8009398:	4621      	mov	r1, r4
 800939a:	f002 f8c5 	bl	800b528 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800939e:	480e      	ldr	r0, [pc, #56]	@ (80093d8 <RadioRx+0x54>)
 80093a0:	f002 f888 	bl	800b4b4 <UTIL_TIMER_Start>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80093a4:	4c0d      	ldr	r4, [pc, #52]	@ (80093dc <RadioRx+0x58>)
 80093a6:	2100      	movs	r1, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80093a8:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80093ac:	65a1      	str	r1, [r4, #88]	@ 0x58
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80093ae:	f001 fd23 	bl	800adf8 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80093b2:	7863      	ldrb	r3, [r4, #1]
 80093b4:	b16b      	cbz	r3, 80093d2 <RadioRx+0x4e>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80093b6:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
}
 80093ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80093be:	f001 b969 	b.w	800a694 <SUBGRF_SetRx>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80093c2:	2300      	movs	r3, #0
 80093c4:	f240 2162 	movw	r1, #610	@ 0x262
 80093c8:	461a      	mov	r2, r3
 80093ca:	4608      	mov	r0, r1
 80093cc:	f001 fa98 	bl	800a900 <SUBGRF_SetDioIrqParams>
 80093d0:	e7e0      	b.n	8009394 <RadioRx+0x10>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80093d2:	68a0      	ldr	r0, [r4, #8]
 80093d4:	0180      	lsls	r0, r0, #6
 80093d6:	e7f0      	b.n	80093ba <RadioRx+0x36>
 80093d8:	200090a4 	.word	0x200090a4
 80093dc:	200090d4 	.word	0x200090d4

080093e0 <RadioSleep>:
{
 80093e0:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 80093e2:	f04f 0004 	mov.w	r0, #4
 80093e6:	f001 f8fd 	bl	800a5e4 <SUBGRF_SetSleep>
}
 80093ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RADIO_DELAY_MS( 2 );
 80093ee:	2002      	movs	r0, #2
 80093f0:	f7f9 befc 	b.w	80031ec <HAL_Delay>

080093f4 <RadioRandom>:
{
 80093f4:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80093f6:	2300      	movs	r3, #0
 80093f8:	461a      	mov	r2, r3
 80093fa:	4619      	mov	r1, r3
 80093fc:	4618      	mov	r0, r3
 80093fe:	f001 fa7f 	bl	800a900 <SUBGRF_SetDioIrqParams>
}
 8009402:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    rnd = SUBGRF_GetRandom();
 8009406:	f001 b95b 	b.w	800a6c0 <SUBGRF_GetRandom>
	...

0800940c <RadioInit>:
    RadioEvents = events;
 800940c:	4b1d      	ldr	r3, [pc, #116]	@ (8009484 <RadioInit+0x78>)
{
 800940e:	b573      	push	{r0, r1, r4, r5, r6, lr}
    SubgRf.RxContinuous = false;
 8009410:	4d1d      	ldr	r5, [pc, #116]	@ (8009488 <RadioInit+0x7c>)
    RadioEvents = events;
 8009412:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 8009414:	2400      	movs	r4, #0
    SUBGRF_Init( RadioOnDioIrq );
 8009416:	481d      	ldr	r0, [pc, #116]	@ (800948c <RadioInit+0x80>)
    SubgRf.RxContinuous = false;
 8009418:	706c      	strb	r4, [r5, #1]
    SubgRf.RxTimeout = 0;
 800941a:	e9c5 4401 	strd	r4, r4, [r5, #4]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800941e:	65ac      	str	r4, [r5, #88]	@ 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8009420:	f001 fa98 	bl	800a954 <SUBGRF_Init>
    SubgRf.PublicNetwork.Previous = false;
 8009424:	81ac      	strh	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8009426:	f001 f9f1 	bl	800a80c <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800942a:	4621      	mov	r1, r4
 800942c:	4620      	mov	r0, r4
 800942e:	f001 fc43 	bl	800acb8 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8009432:	4621      	mov	r1, r4
 8009434:	2204      	movs	r2, #4
 8009436:	2001      	movs	r0, #1
 8009438:	f001 fafc 	bl	800aa34 <SUBGRF_SetTxParams>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800943c:	4e14      	ldr	r6, [pc, #80]	@ (8009490 <RadioInit+0x84>)
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800943e:	4d15      	ldr	r5, [pc, #84]	@ (8009494 <RadioInit+0x88>)
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009440:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009444:	4623      	mov	r3, r4
 8009446:	4622      	mov	r2, r4
 8009448:	4608      	mov	r0, r1
 800944a:	f001 fa59 	bl	800a900 <SUBGRF_SetDioIrqParams>
    RadioSleep();
 800944e:	f7ff ffc7 	bl	80093e0 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8009452:	4622      	mov	r2, r4
 8009454:	4b10      	ldr	r3, [pc, #64]	@ (8009498 <RadioInit+0x8c>)
 8009456:	9400      	str	r4, [sp, #0]
 8009458:	f04f 31ff 	mov.w	r1, #4294967295
 800945c:	4630      	mov	r0, r6
 800945e:	f001 ff7d 	bl	800b35c <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8009462:	4b0e      	ldr	r3, [pc, #56]	@ (800949c <RadioInit+0x90>)
 8009464:	9400      	str	r4, [sp, #0]
 8009466:	4622      	mov	r2, r4
 8009468:	f04f 31ff 	mov.w	r1, #4294967295
 800946c:	4628      	mov	r0, r5
 800946e:	f001 ff75 	bl	800b35c <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8009472:	4630      	mov	r0, r6
 8009474:	f001 ffd0 	bl	800b418 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8009478:	4628      	mov	r0, r5
}
 800947a:	b002      	add	sp, #8
 800947c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerStop( &RxTimeoutTimer );
 8009480:	f001 bfca 	b.w	800b418 <UTIL_TIMER_Stop>
 8009484:	20009130 	.word	0x20009130
 8009488:	200090d4 	.word	0x200090d4
 800948c:	0800a411 	.word	0x0800a411
 8009490:	200090bc 	.word	0x200090bc
 8009494:	200090a4 	.word	0x200090a4
 8009498:	080091e5 	.word	0x080091e5
 800949c:	080091f9 	.word	0x080091f9

080094a0 <RadioSetMaxPayloadLength>:
    if( modem == MODEM_LORA )
 80094a0:	2801      	cmp	r0, #1
 80094a2:	4808      	ldr	r0, [pc, #32]	@ (80094c4 <RadioSetMaxPayloadLength+0x24>)
 80094a4:	d105      	bne.n	80094b2 <RadioSetMaxPayloadLength+0x12>
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 80094a6:	4b08      	ldr	r3, [pc, #32]	@ (80094c8 <RadioSetMaxPayloadLength+0x28>)
 80094a8:	77c1      	strb	r1, [r0, #31]
 80094aa:	7019      	strb	r1, [r3, #0]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80094ac:	300e      	adds	r0, #14
 80094ae:	f001 bba3 	b.w	800abf8 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80094b2:	7d43      	ldrb	r3, [r0, #21]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d103      	bne.n	80094c0 <RadioSetMaxPayloadLength+0x20>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 80094b8:	4b03      	ldr	r3, [pc, #12]	@ (80094c8 <RadioSetMaxPayloadLength+0x28>)
 80094ba:	7581      	strb	r1, [r0, #22]
 80094bc:	7019      	strb	r1, [r3, #0]
 80094be:	e7f5      	b.n	80094ac <RadioSetMaxPayloadLength+0xc>
}
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	200090d4 	.word	0x200090d4
 80094c8:	20000088 	.word	0x20000088

080094cc <RadioSetPublicNetwork>:
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80094cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009504 <RadioSetPublicNetwork+0x38>)
{
 80094ce:	b510      	push	{r4, lr}
 80094d0:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80094d2:	7318      	strb	r0, [r3, #12]
 80094d4:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 80094d6:	2001      	movs	r0, #1
 80094d8:	f000 f816 	bl	8009508 <RadioSetModem>
    if( enable == true )
 80094dc:	b15c      	cbz	r4, 80094f6 <RadioSetPublicNetwork+0x2a>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80094de:	2134      	movs	r1, #52	@ 0x34
 80094e0:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 80094e4:	f000 ffa2 	bl	800a42c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80094e8:	2144      	movs	r1, #68	@ 0x44
}
 80094ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80094ee:	f240 7041 	movw	r0, #1857	@ 0x741
 80094f2:	f000 bf9b 	b.w	800a42c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80094f6:	2114      	movs	r1, #20
 80094f8:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 80094fc:	f000 ff96 	bl	800a42c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8009500:	2124      	movs	r1, #36	@ 0x24
 8009502:	e7f2      	b.n	80094ea <RadioSetPublicNetwork+0x1e>
 8009504:	200090d4 	.word	0x200090d4

08009508 <RadioSetModem>:
{
 8009508:	b538      	push	{r3, r4, r5, lr}
    SubgRf.Modem = modem;
 800950a:	4c11      	ldr	r4, [pc, #68]	@ (8009550 <RadioSetModem+0x48>)
{
 800950c:	4605      	mov	r5, r0
    SubgRf.Modem = modem;
 800950e:	7020      	strb	r0, [r4, #0]
    RFW_SetRadioModem( modem );
 8009510:	f001 fd53 	bl	800afba <RFW_SetRadioModem>
    switch( modem )
 8009514:	2d05      	cmp	r5, #5
 8009516:	d804      	bhi.n	8009522 <RadioSetModem+0x1a>
 8009518:	e8df f005 	tbb	[pc, r5]
 800951c:	17030b09 	.word	0x17030b09
 8009520:	0917      	.short	0x0917
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8009522:	2003      	movs	r0, #3
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8009524:	f001 fa70 	bl	800aa08 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8009528:	2300      	movs	r3, #0
 800952a:	7363      	strb	r3, [r4, #13]
}
 800952c:	bd38      	pop	{r3, r4, r5, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800952e:	2000      	movs	r0, #0
 8009530:	e7f8      	b.n	8009524 <RadioSetModem+0x1c>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8009532:	2001      	movs	r0, #1
 8009534:	f001 fa68 	bl	800aa08 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8009538:	7b20      	ldrb	r0, [r4, #12]
 800953a:	7b63      	ldrb	r3, [r4, #13]
 800953c:	4283      	cmp	r3, r0
 800953e:	d0f5      	beq.n	800952c <RadioSetModem+0x24>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8009540:	7360      	strb	r0, [r4, #13]
}
 8009542:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8009546:	f7ff bfc1 	b.w	80094cc <RadioSetPublicNetwork>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800954a:	2002      	movs	r0, #2
 800954c:	e7ea      	b.n	8009524 <RadioSetModem+0x1c>
 800954e:	bf00      	nop
 8009550:	200090d4 	.word	0x200090d4

08009554 <RadioSetTxGenericConfig>:
{
 8009554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009558:	461e      	mov	r6, r3
 800955a:	b087      	sub	sp, #28
    uint8_t syncword[8] = {0};
 800955c:	2300      	movs	r3, #0
{
 800955e:	4605      	mov	r5, r0
    uint8_t syncword[8] = {0};
 8009560:	e9cd 3301 	strd	r3, r3, [sp, #4]
{
 8009564:	460c      	mov	r4, r1
 8009566:	4617      	mov	r7, r2
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8009568:	f001 fd19 	bl	800af9e <RFW_DeInit>
    switch( modem )
 800956c:	2d03      	cmp	r5, #3
 800956e:	d85b      	bhi.n	8009628 <RadioSetTxGenericConfig+0xd4>
 8009570:	e8df f015 	tbh	[pc, r5, lsl #1]
 8009574:	00c1007a 	.word	0x00c1007a
 8009578:	0004010c 	.word	0x0004010c
        if( config->msk.SyncWordLength > 8 )
 800957c:	7ca2      	ldrb	r2, [r4, #18]
 800957e:	2a08      	cmp	r2, #8
 8009580:	d869      	bhi.n	8009656 <RadioSetTxGenericConfig+0x102>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8009582:	68a1      	ldr	r1, [r4, #8]
 8009584:	a801      	add	r0, sp, #4
 8009586:	f001 fd83 	bl	800b090 <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 800958a:	6821      	ldr	r1, [r4, #0]
 800958c:	2900      	cmp	r1, #0
 800958e:	d062      	beq.n	8009656 <RadioSetTxGenericConfig+0x102>
        else if( config->msk.BitRate <= 10000 )
 8009590:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009594:	4291      	cmp	r1, r2
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8009596:	7ce3      	ldrb	r3, [r4, #19]
 8009598:	4d87      	ldr	r5, [pc, #540]	@ (80097b8 <RadioSetTxGenericConfig+0x264>)
        else if( config->msk.BitRate <= 10000 )
 800959a:	d850      	bhi.n	800963e <RadioSetTxGenericConfig+0xea>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 800959c:	2203      	movs	r2, #3
 800959e:	73aa      	strb	r2, [r5, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 80095a0:	f885 2038 	strb.w	r2, [r5, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80095a4:	63e9      	str	r1, [r5, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80095a6:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
            radio_modem = MODEM_MSK;
 80095aa:	f04f 0802 	mov.w	r8, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 80095ae:	6863      	ldr	r3, [r4, #4]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80095b0:	7da1      	ldrb	r1, [r4, #22]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 80095b2:	00db      	lsls	r3, r3, #3
 80095b4:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 80095b6:	2304      	movs	r3, #4
 80095b8:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 80095ba:	7ca3      	ldrb	r3, [r4, #18]
 80095bc:	00db      	lsls	r3, r3, #3
 80095be:	74eb      	strb	r3, [r5, #19]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80095c0:	2902      	cmp	r1, #2
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 80095c2:	f04f 0300 	mov.w	r3, #0
 80095c6:	752b      	strb	r3, [r5, #20]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 80095c8:	7d63      	ldrb	r3, [r4, #21]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80095ca:	d002      	beq.n	80095d2 <RadioSetTxGenericConfig+0x7e>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80095cc:	7d22      	ldrb	r2, [r4, #20]
 80095ce:	2a02      	cmp	r2, #2
 80095d0:	d146      	bne.n	8009660 <RadioSetTxGenericConfig+0x10c>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80095d2:	f103 020f 	add.w	r2, r3, #15
 80095d6:	b2d2      	uxtb	r2, r2
 80095d8:	2a01      	cmp	r2, #1
 80095da:	d901      	bls.n	80095e0 <RadioSetTxGenericConfig+0x8c>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d13a      	bne.n	8009656 <RadioSetTxGenericConfig+0x102>
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80095e0:	4b76      	ldr	r3, [pc, #472]	@ (80097bc <RadioSetTxGenericConfig+0x268>)
 80095e2:	4a77      	ldr	r2, [pc, #476]	@ (80097c0 <RadioSetTxGenericConfig+0x26c>)
 80095e4:	6819      	ldr	r1, [r3, #0]
            ConfigGeneric.TxConfig = config;
 80095e6:	9403      	str	r4, [sp, #12]
            ConfigGeneric.rtx = CONFIG_TX;
 80095e8:	f04f 0901 	mov.w	r9, #1
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80095ec:	a803      	add	r0, sp, #12
            ConfigGeneric.rtx = CONFIG_TX;
 80095ee:	f88d 9014 	strb.w	r9, [sp, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80095f2:	f001 fcd1 	bl	800af98 <RFW_Init>
 80095f6:	bb70      	cbnz	r0, 8009656 <RadioSetTxGenericConfig+0x102>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80095f8:	7628      	strb	r0, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80095fa:	f885 9017 	strb.w	r9, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80095fe:	7568      	strb	r0, [r5, #21]
        RadioStandby( );
 8009600:	f7ff fe68 	bl	80092d4 <RadioStandby>
        RadioSetModem( radio_modem );
 8009604:	4640      	mov	r0, r8
        RadioSetModem( MODEM_FSK );
 8009606:	f7ff ff7f 	bl	8009508 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800960a:	486e      	ldr	r0, [pc, #440]	@ (80097c4 <RadioSetTxGenericConfig+0x270>)
 800960c:	f001 fa8c 	bl	800ab28 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009610:	486d      	ldr	r0, [pc, #436]	@ (80097c8 <RadioSetTxGenericConfig+0x274>)
 8009612:	f001 faf1 	bl	800abf8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009616:	a801      	add	r0, sp, #4
 8009618:	f000 ff70 	bl	800a4fc <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800961c:	8a20      	ldrh	r0, [r4, #16]
 800961e:	f000 ff41 	bl	800a4a4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8009622:	89a0      	ldrh	r0, [r4, #12]
 8009624:	f000 ff86 	bl	800a534 <SUBGRF_SetCrcPolynomial>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8009628:	4638      	mov	r0, r7
 800962a:	f001 fbf9 	bl	800ae20 <SUBGRF_SetRfTxPower>
 800962e:	4c62      	ldr	r4, [pc, #392]	@ (80097b8 <RadioSetTxGenericConfig+0x264>)
 8009630:	f884 0056 	strb.w	r0, [r4, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009634:	f001 fcb8 	bl	800afa8 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8009638:	6066      	str	r6, [r4, #4]
    return 0;
 800963a:	2000      	movs	r0, #0
 800963c:	e00d      	b.n	800965a <RadioSetTxGenericConfig+0x106>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800963e:	f04f 0800 	mov.w	r8, #0
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8009642:	63e9      	str	r1, [r5, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8009644:	0889      	lsrs	r1, r1, #2
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009646:	f885 800e 	strb.w	r8, [r5, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800964a:	f885 8038 	strb.w	r8, [r5, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800964e:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8009652:	6429      	str	r1, [r5, #64]	@ 0x40
 8009654:	e7ab      	b.n	80095ae <RadioSetTxGenericConfig+0x5a>
            return -1;
 8009656:	f04f 30ff 	mov.w	r0, #4294967295
}
 800965a:	b007      	add	sp, #28
 800965c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8009660:	75eb      	strb	r3, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8009662:	7629      	strb	r1, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8009664:	756a      	strb	r2, [r5, #21]
 8009666:	e7cb      	b.n	8009600 <RadioSetTxGenericConfig+0xac>
        if( config->fsk.BitRate == 0 )
 8009668:	6823      	ldr	r3, [r4, #0]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d0f3      	beq.n	8009656 <RadioSetTxGenericConfig+0x102>
        if( config->fsk.SyncWordLength > 8 )
 800966e:	7ca2      	ldrb	r2, [r4, #18]
 8009670:	2a08      	cmp	r2, #8
 8009672:	d8f0      	bhi.n	8009656 <RadioSetTxGenericConfig+0x102>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009674:	4d50      	ldr	r5, [pc, #320]	@ (80097b8 <RadioSetTxGenericConfig+0x264>)
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8009676:	68a1      	ldr	r1, [r4, #8]
 8009678:	a801      	add	r0, sp, #4
 800967a:	f001 fd09 	bl	800b090 <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800967e:	2300      	movs	r3, #0
 8009680:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8009684:	6822      	ldr	r2, [r4, #0]
 8009686:	63ea      	str	r2, [r5, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8009688:	7ce2      	ldrb	r2, [r4, #19]
 800968a:	f885 2044 	strb.w	r2, [r5, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800968e:	69a2      	ldr	r2, [r4, #24]
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009690:	73ab      	strb	r3, [r5, #14]
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8009692:	642a      	str	r2, [r5, #64]	@ 0x40
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8009694:	6862      	ldr	r2, [r4, #4]
 8009696:	00d2      	lsls	r2, r2, #3
 8009698:	822a      	strh	r2, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800969a:	2204      	movs	r2, #4
 800969c:	74aa      	strb	r2, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800969e:	7ca2      	ldrb	r2, [r4, #18]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 80096a0:	752b      	strb	r3, [r5, #20]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80096a2:	00d2      	lsls	r2, r2, #3
 80096a4:	74ea      	strb	r2, [r5, #19]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80096a6:	7da2      	ldrb	r2, [r4, #22]
 80096a8:	2a02      	cmp	r2, #2
 80096aa:	d002      	beq.n	80096b2 <RadioSetTxGenericConfig+0x15e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80096ac:	7d23      	ldrb	r3, [r4, #20]
 80096ae:	2b02      	cmp	r3, #2
 80096b0:	d11c      	bne.n	80096ec <RadioSetTxGenericConfig+0x198>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80096b2:	7d62      	ldrb	r2, [r4, #21]
 80096b4:	f102 030f 	add.w	r3, r2, #15
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d901      	bls.n	80096c2 <RadioSetTxGenericConfig+0x16e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80096be:	2a01      	cmp	r2, #1
 80096c0:	d1c9      	bne.n	8009656 <RadioSetTxGenericConfig+0x102>
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80096c2:	4b3e      	ldr	r3, [pc, #248]	@ (80097bc <RadioSetTxGenericConfig+0x268>)
 80096c4:	4a3e      	ldr	r2, [pc, #248]	@ (80097c0 <RadioSetTxGenericConfig+0x26c>)
 80096c6:	6819      	ldr	r1, [r3, #0]
            ConfigGeneric.TxConfig = config;
 80096c8:	9403      	str	r4, [sp, #12]
            ConfigGeneric.rtx = CONFIG_TX;
 80096ca:	f04f 0801 	mov.w	r8, #1
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80096ce:	a803      	add	r0, sp, #12
            ConfigGeneric.rtx = CONFIG_TX;
 80096d0:	f88d 8014 	strb.w	r8, [sp, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80096d4:	f001 fc60 	bl	800af98 <RFW_Init>
 80096d8:	2800      	cmp	r0, #0
 80096da:	d1bc      	bne.n	8009656 <RadioSetTxGenericConfig+0x102>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80096dc:	7628      	strb	r0, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80096de:	f885 8017 	strb.w	r8, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80096e2:	7568      	strb	r0, [r5, #21]
        RadioStandby( );
 80096e4:	f7ff fdf6 	bl	80092d4 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80096e8:	2000      	movs	r0, #0
 80096ea:	e78c      	b.n	8009606 <RadioSetTxGenericConfig+0xb2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80096ec:	7d61      	ldrb	r1, [r4, #21]
 80096ee:	75e9      	strb	r1, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80096f0:	762a      	strb	r2, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80096f2:	756b      	strb	r3, [r5, #21]
 80096f4:	e7f6      	b.n	80096e4 <RadioSetTxGenericConfig+0x190>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80096f6:	4d30      	ldr	r5, [pc, #192]	@ (80097b8 <RadioSetTxGenericConfig+0x264>)
 80096f8:	2101      	movs	r1, #1
 80096fa:	f885 1038 	strb.w	r1, [r5, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80096fe:	7822      	ldrb	r2, [r4, #0]
 8009700:	f885 2050 	strb.w	r2, [r5, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8009704:	7863      	ldrb	r3, [r4, #1]
 8009706:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800970a:	78a3      	ldrb	r3, [r4, #2]
 800970c:	f885 3052 	strb.w	r3, [r5, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8009710:	78e3      	ldrb	r3, [r4, #3]
 8009712:	428b      	cmp	r3, r1
 8009714:	d002      	beq.n	800971c <RadioSetTxGenericConfig+0x1c8>
 8009716:	2b02      	cmp	r3, #2
 8009718:	d003      	beq.n	8009722 <RadioSetTxGenericConfig+0x1ce>
 800971a:	b93b      	cbnz	r3, 800972c <RadioSetTxGenericConfig+0x1d8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800971c:	f885 3053 	strb.w	r3, [r5, #83]	@ 0x53
 8009720:	e004      	b.n	800972c <RadioSetTxGenericConfig+0x1d8>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009722:	3a0b      	subs	r2, #11
 8009724:	2a01      	cmp	r2, #1
 8009726:	d829      	bhi.n	800977c <RadioSetTxGenericConfig+0x228>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009728:	f885 1053 	strb.w	r1, [r5, #83]	@ 0x53
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800972c:	f04f 0801 	mov.w	r8, #1
 8009730:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009734:	88a3      	ldrh	r3, [r4, #4]
 8009736:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009738:	79a3      	ldrb	r3, [r4, #6]
 800973a:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800973c:	79e3      	ldrb	r3, [r4, #7]
 800973e:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8009742:	7a23      	ldrb	r3, [r4, #8]
 8009744:	f885 3021 	strb.w	r3, [r5, #33]	@ 0x21
        RadioStandby( );
 8009748:	f7ff fdc4 	bl	80092d4 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800974c:	4640      	mov	r0, r8
 800974e:	f7ff fedb 	bl	8009508 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009752:	481c      	ldr	r0, [pc, #112]	@ (80097c4 <RadioSetTxGenericConfig+0x270>)
 8009754:	f001 f9e8 	bl	800ab28 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009758:	481b      	ldr	r0, [pc, #108]	@ (80097c8 <RadioSetTxGenericConfig+0x274>)
 800975a:	f001 fa4d 	bl	800abf8 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800975e:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 8009762:	2b06      	cmp	r3, #6
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009764:	f640 0089 	movw	r0, #2185	@ 0x889
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8009768:	d10a      	bne.n	8009780 <RadioSetTxGenericConfig+0x22c>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800976a:	f000 fe73 	bl	800a454 <SUBGRF_ReadRegister>
 800976e:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009772:	f640 0089 	movw	r0, #2185	@ 0x889
 8009776:	f000 fe59 	bl	800a42c <SUBGRF_WriteRegister>
 800977a:	e755      	b.n	8009628 <RadioSetTxGenericConfig+0xd4>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800977c:	2300      	movs	r3, #0
 800977e:	e7cd      	b.n	800971c <RadioSetTxGenericConfig+0x1c8>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009780:	f000 fe68 	bl	800a454 <SUBGRF_ReadRegister>
 8009784:	f040 0104 	orr.w	r1, r0, #4
 8009788:	b2c9      	uxtb	r1, r1
 800978a:	e7f2      	b.n	8009772 <RadioSetTxGenericConfig+0x21e>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	3b01      	subs	r3, #1
 8009790:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009794:	f4bf af5f 	bcs.w	8009656 <RadioSetTxGenericConfig+0x102>
        RadioSetModem( MODEM_BPSK );
 8009798:	2003      	movs	r0, #3
 800979a:	f7ff feb5 	bl	8009508 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800979e:	4806      	ldr	r0, [pc, #24]	@ (80097b8 <RadioSetTxGenericConfig+0x264>)
 80097a0:	2302      	movs	r3, #2
 80097a2:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 80097a6:	6823      	ldr	r3, [r4, #0]
 80097a8:	6483      	str	r3, [r0, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80097aa:	2316      	movs	r3, #22
 80097ac:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80097b0:	3038      	adds	r0, #56	@ 0x38
 80097b2:	f001 f9b9 	bl	800ab28 <SUBGRF_SetModulationParams>
        break;
 80097b6:	e737      	b.n	8009628 <RadioSetTxGenericConfig+0xd4>
 80097b8:	200090d4 	.word	0x200090d4
 80097bc:	20009130 	.word	0x20009130
 80097c0:	200090bc 	.word	0x200090bc
 80097c4:	2000910c 	.word	0x2000910c
 80097c8:	200090e2 	.word	0x200090e2

080097cc <RadioSetRxGenericConfig>:
{
 80097cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097ce:	461e      	mov	r6, r3
 80097d0:	b087      	sub	sp, #28
    uint8_t syncword[8] = {0};
 80097d2:	2300      	movs	r3, #0
 80097d4:	e9cd 3301 	strd	r3, r3, [sp, #4]
{
 80097d8:	4614      	mov	r4, r2
 80097da:	4607      	mov	r7, r0
 80097dc:	460d      	mov	r5, r1
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80097de:	f001 fbde 	bl	800af9e <RFW_DeInit>
        symbTimeout = 0;
 80097e2:	2c00      	cmp	r4, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80097e4:	4c72      	ldr	r4, [pc, #456]	@ (80099b0 <RadioSetRxGenericConfig+0x1e4>)
 80097e6:	bf16      	itet	ne
 80097e8:	2301      	movne	r3, #1
 80097ea:	2300      	moveq	r3, #0
        symbTimeout = 0;
 80097ec:	2600      	movne	r6, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80097ee:	7063      	strb	r3, [r4, #1]
    switch( modem )
 80097f0:	b127      	cbz	r7, 80097fc <RadioSetRxGenericConfig+0x30>
 80097f2:	2f01      	cmp	r7, #1
 80097f4:	d07a      	beq.n	80098ec <RadioSetRxGenericConfig+0x120>
    return status;
 80097f6:	2000      	movs	r0, #0
}
 80097f8:	b007      	add	sp, #28
 80097fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 80097fc:	68ab      	ldr	r3, [r5, #8]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f000 80d3 	beq.w	80099aa <RadioSetRxGenericConfig+0x1de>
 8009804:	68eb      	ldr	r3, [r5, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	f000 80cf 	beq.w	80099aa <RadioSetRxGenericConfig+0x1de>
        if( config->fsk.SyncWordLength > 8 )
 800980c:	7faa      	ldrb	r2, [r5, #30]
 800980e:	2a08      	cmp	r2, #8
 8009810:	f200 80cb 	bhi.w	80099aa <RadioSetRxGenericConfig+0x1de>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8009814:	6929      	ldr	r1, [r5, #16]
 8009816:	a801      	add	r0, sp, #4
 8009818:	f001 fc3a 	bl	800b090 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800981c:	6828      	ldr	r0, [r5, #0]
 800981e:	3800      	subs	r0, #0
 8009820:	bf18      	it	ne
 8009822:	2001      	movne	r0, #1
 8009824:	f000 ffce 	bl	800a7c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009828:	f884 7038 	strb.w	r7, [r4, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800982c:	68ab      	ldr	r3, [r5, #8]
 800982e:	63e3      	str	r3, [r4, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8009830:	f895 3020 	ldrb.w	r3, [r5, #32]
 8009834:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8009838:	6868      	ldr	r0, [r5, #4]
 800983a:	f001 fb53 	bl	800aee4 <SUBGRF_GetFskBandwidthRegValue>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800983e:	73a7      	strb	r7, [r4, #14]
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8009840:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8009844:	68eb      	ldr	r3, [r5, #12]
 8009846:	00db      	lsls	r3, r3, #3
 8009848:	8223      	strh	r3, [r4, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 800984a:	7feb      	ldrb	r3, [r5, #31]
 800984c:	74a3      	strb	r3, [r4, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800984e:	7fab      	ldrb	r3, [r5, #30]
 8009850:	00db      	lsls	r3, r3, #3
 8009852:	74e3      	strb	r3, [r4, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8009854:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 8009858:	7523      	strb	r3, [r4, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 800985a:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800985e:	2b00      	cmp	r3, #0
 8009860:	d13e      	bne.n	80098e0 <RadioSetRxGenericConfig+0x114>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8009862:	7d2a      	ldrb	r2, [r5, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8009864:	f895 1024 	ldrb.w	r1, [r5, #36]	@ 0x24
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8009868:	75a2      	strb	r2, [r4, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800986a:	2902      	cmp	r1, #2
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800986c:	f895 2023 	ldrb.w	r2, [r5, #35]	@ 0x23
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8009870:	d001      	beq.n	8009876 <RadioSetRxGenericConfig+0xaa>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8009872:	2b02      	cmp	r3, #2
 8009874:	d136      	bne.n	80098e4 <RadioSetRxGenericConfig+0x118>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8009876:	f102 030f 	add.w	r3, r2, #15
 800987a:	b2db      	uxtb	r3, r3
 800987c:	2b01      	cmp	r3, #1
 800987e:	d902      	bls.n	8009886 <RadioSetRxGenericConfig+0xba>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8009880:	2a01      	cmp	r2, #1
 8009882:	f040 8092 	bne.w	80099aa <RadioSetRxGenericConfig+0x1de>
            ConfigGeneric.rtx = CONFIG_RX;
 8009886:	2300      	movs	r3, #0
 8009888:	f88d 3014 	strb.w	r3, [sp, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 800988c:	4b49      	ldr	r3, [pc, #292]	@ (80099b4 <RadioSetRxGenericConfig+0x1e8>)
 800988e:	4a4a      	ldr	r2, [pc, #296]	@ (80099b8 <RadioSetRxGenericConfig+0x1ec>)
 8009890:	6819      	ldr	r1, [r3, #0]
            ConfigGeneric.RxConfig = config;
 8009892:	9504      	str	r5, [sp, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8009894:	a803      	add	r0, sp, #12
 8009896:	f001 fb7f 	bl	800af98 <RFW_Init>
 800989a:	2800      	cmp	r0, #0
 800989c:	f040 8085 	bne.w	80099aa <RadioSetRxGenericConfig+0x1de>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80098a0:	2301      	movs	r3, #1
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80098a2:	7620      	strb	r0, [r4, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80098a4:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80098a6:	7560      	strb	r0, [r4, #21]
        RadioStandby( );
 80098a8:	f7ff fd14 	bl	80092d4 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80098ac:	2000      	movs	r0, #0
 80098ae:	f7ff fe2b 	bl	8009508 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80098b2:	4842      	ldr	r0, [pc, #264]	@ (80099bc <RadioSetRxGenericConfig+0x1f0>)
 80098b4:	f001 f938 	bl	800ab28 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80098b8:	4841      	ldr	r0, [pc, #260]	@ (80099c0 <RadioSetRxGenericConfig+0x1f4>)
 80098ba:	f001 f99d 	bl	800abf8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80098be:	a801      	add	r0, sp, #4
 80098c0:	f000 fe1c 	bl	800a4fc <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80098c4:	8ba8      	ldrh	r0, [r5, #28]
 80098c6:	f000 fded 	bl	800a4a4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80098ca:	8b28      	ldrh	r0, [r5, #24]
 80098cc:	f000 fe32 	bl	800a534 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 80098d0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80098d4:	68aa      	ldr	r2, [r5, #8]
 80098d6:	4373      	muls	r3, r6
 80098d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80098dc:	60a3      	str	r3, [r4, #8]
        break;
 80098de:	e78a      	b.n	80097f6 <RadioSetRxGenericConfig+0x2a>
 80098e0:	22ff      	movs	r2, #255	@ 0xff
 80098e2:	e7bf      	b.n	8009864 <RadioSetRxGenericConfig+0x98>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80098e4:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80098e6:	7621      	strb	r1, [r4, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 80098e8:	7563      	strb	r3, [r4, #21]
 80098ea:	e7dd      	b.n	80098a8 <RadioSetRxGenericConfig+0xdc>
        if( config->lora.PreambleLen == 0 )
 80098ec:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d05b      	beq.n	80099aa <RadioSetRxGenericConfig+0x1de>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80098f2:	f895 3032 	ldrb.w	r3, [r5, #50]	@ 0x32
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80098f6:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80098f8:	2b01      	cmp	r3, #1
            MaxPayloadLength = config->lora.MaxPayloadLength;
 80098fa:	bf0c      	ite	eq
 80098fc:	f895 7033 	ldrbeq.w	r7, [r5, #51]	@ 0x33
            MaxPayloadLength = 0xFF;
 8009900:	27ff      	movne	r7, #255	@ 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8009902:	3800      	subs	r0, #0
 8009904:	bf18      	it	ne
 8009906:	2001      	movne	r0, #1
 8009908:	f000 ff5c 	bl	800a7c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800990c:	b2f0      	uxtb	r0, r6
 800990e:	f000 ff65 	bl	800a7dc <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009912:	2101      	movs	r1, #1
 8009914:	f884 1038 	strb.w	r1, [r4, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8009918:	f895 202c 	ldrb.w	r2, [r5, #44]	@ 0x2c
 800991c:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8009920:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 8009924:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009928:	f895 302e 	ldrb.w	r3, [r5, #46]	@ 0x2e
 800992c:	f884 3052 	strb.w	r3, [r4, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8009930:	f895 302f 	ldrb.w	r3, [r5, #47]	@ 0x2f
 8009934:	428b      	cmp	r3, r1
 8009936:	d002      	beq.n	800993e <RadioSetRxGenericConfig+0x172>
 8009938:	2b02      	cmp	r3, #2
 800993a:	d003      	beq.n	8009944 <RadioSetRxGenericConfig+0x178>
 800993c:	b93b      	cbnz	r3, 800994e <RadioSetRxGenericConfig+0x182>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800993e:	f884 3053 	strb.w	r3, [r4, #83]	@ 0x53
 8009942:	e004      	b.n	800994e <RadioSetRxGenericConfig+0x182>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009944:	3a0b      	subs	r2, #11
 8009946:	2a01      	cmp	r2, #1
 8009948:	d827      	bhi.n	800999a <RadioSetRxGenericConfig+0x1ce>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800994a:	f884 1053 	strb.w	r1, [r4, #83]	@ 0x53
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800994e:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 8009950:	83a3      	strh	r3, [r4, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009952:	f895 3032 	ldrb.w	r3, [r5, #50]	@ 0x32
 8009956:	77a3      	strb	r3, [r4, #30]
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009958:	2601      	movs	r6, #1
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800995a:	8eab      	ldrh	r3, [r5, #52]	@ 0x34
 800995c:	8423      	strh	r3, [r4, #32]
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800995e:	73a6      	strb	r6, [r4, #14]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009960:	77e7      	strb	r7, [r4, #31]
        RadioStandby( );
 8009962:	f7ff fcb7 	bl	80092d4 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8009966:	4630      	mov	r0, r6
 8009968:	f7ff fdce 	bl	8009508 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800996c:	4813      	ldr	r0, [pc, #76]	@ (80099bc <RadioSetRxGenericConfig+0x1f0>)
 800996e:	f001 f8db 	bl	800ab28 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009972:	4813      	ldr	r0, [pc, #76]	@ (80099c0 <RadioSetRxGenericConfig+0x1f4>)
 8009974:	f001 f940 	bl	800abf8 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009978:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 800997c:	42b3      	cmp	r3, r6
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800997e:	f240 7036 	movw	r0, #1846	@ 0x736
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009982:	d10c      	bne.n	800999e <RadioSetRxGenericConfig+0x1d2>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009984:	f000 fd66 	bl	800a454 <SUBGRF_ReadRegister>
 8009988:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800998c:	f240 7036 	movw	r0, #1846	@ 0x736
 8009990:	f000 fd4c 	bl	800a42c <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8009994:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009998:	e7a0      	b.n	80098dc <RadioSetRxGenericConfig+0x110>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800999a:	2300      	movs	r3, #0
 800999c:	e7cf      	b.n	800993e <RadioSetRxGenericConfig+0x172>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800999e:	f000 fd59 	bl	800a454 <SUBGRF_ReadRegister>
 80099a2:	f040 0104 	orr.w	r1, r0, #4
 80099a6:	b2c9      	uxtb	r1, r1
 80099a8:	e7f0      	b.n	800998c <RadioSetRxGenericConfig+0x1c0>
            return -1;
 80099aa:	f04f 30ff 	mov.w	r0, #4294967295
 80099ae:	e723      	b.n	80097f8 <RadioSetRxGenericConfig+0x2c>
 80099b0:	200090d4 	.word	0x200090d4
 80099b4:	20009130 	.word	0x20009130
 80099b8:	200090a4 	.word	0x200090a4
 80099bc:	2000910c 	.word	0x2000910c
 80099c0:	200090e2 	.word	0x200090e2

080099c4 <RadioSetTxConfig>:
{
 80099c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c8:	b085      	sub	sp, #20
 80099ca:	4682      	mov	sl, r0
 80099cc:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80099ce:	f8bd 8040 	ldrh.w	r8, [sp, #64]	@ 0x40
 80099d2:	f89d 7044 	ldrb.w	r7, [sp, #68]	@ 0x44
 80099d6:	f89d 9048 	ldrb.w	r9, [sp, #72]	@ 0x48
 80099da:	9101      	str	r1, [sp, #4]
 80099dc:	4693      	mov	fp, r2
 80099de:	461e      	mov	r6, r3
    RFW_DeInit();
 80099e0:	f001 fadd 	bl	800af9e <RFW_DeInit>
    switch( modem )
 80099e4:	f1ba 0f01 	cmp.w	sl, #1
 80099e8:	4c52      	ldr	r4, [pc, #328]	@ (8009b34 <RadioSetTxConfig+0x170>)
 80099ea:	d054      	beq.n	8009a96 <RadioSetTxConfig+0xd2>
 80099ec:	f1ba 0f04 	cmp.w	sl, #4
 80099f0:	f000 8091 	beq.w	8009b16 <RadioSetTxConfig+0x152>
 80099f4:	f1ba 0f00 	cmp.w	sl, #0
 80099f8:	d13a      	bne.n	8009a70 <RadioSetTxConfig+0xac>
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80099fa:	220b      	movs	r2, #11
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80099fc:	4630      	mov	r0, r6
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80099fe:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009a02:	f884 a038 	strb.w	sl, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009a06:	63e5      	str	r5, [r4, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009a08:	f001 fa6c 	bl	800aee4 <SUBGRF_GetFskBandwidthRegValue>
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009a0c:	ea4f 03c8 	mov.w	r3, r8, lsl #3
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009a10:	f1b9 0f00 	cmp.w	r9, #0
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009a14:	8223      	strh	r3, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009a16:	f641 0304 	movw	r3, #6148	@ 0x1804
 8009a1a:	8263      	strh	r3, [r4, #18]
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009a1c:	bf0c      	ite	eq
 8009a1e:	2301      	moveq	r3, #1
 8009a20:	23f2      	movne	r3, #242	@ 0xf2
 8009a22:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009a24:	f087 0701 	eor.w	r7, r7, #1
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	7623      	strb	r3, [r4, #24]
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009a2c:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8009a30:	f8c4 b040 	str.w	fp, [r4, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009a34:	f884 a00e 	strb.w	sl, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009a38:	f884 a014 	strb.w	sl, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009a3c:	7567      	strb	r7, [r4, #21]
            RadioStandby( );
 8009a3e:	f7ff fc49 	bl	80092d4 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8009a42:	4650      	mov	r0, sl
 8009a44:	f7ff fd60 	bl	8009508 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009a48:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8009a4c:	f001 f86c 	bl	800ab28 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009a50:	f104 000e 	add.w	r0, r4, #14
 8009a54:	f001 f8d0 	bl	800abf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009a58:	4a37      	ldr	r2, [pc, #220]	@ (8009b38 <RadioSetTxConfig+0x174>)
 8009a5a:	6810      	ldr	r0, [r2, #0]
 8009a5c:	6851      	ldr	r1, [r2, #4]
 8009a5e:	ab02      	add	r3, sp, #8
 8009a60:	c303      	stmia	r3!, {r0, r1}
 8009a62:	a802      	add	r0, sp, #8
 8009a64:	f000 fd4a 	bl	800a4fc <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009a68:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8009a6c:	f000 fd1a 	bl	800a4a4 <SUBGRF_SetWhiteningSeed>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8009a70:	9801      	ldr	r0, [sp, #4]
 8009a72:	f001 f9d5 	bl	800ae20 <SUBGRF_SetRfTxPower>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009a76:	210e      	movs	r1, #14
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8009a78:	f884 0056 	strb.w	r0, [r4, #86]	@ 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009a7c:	f640 101f 	movw	r0, #2335	@ 0x91f
 8009a80:	f000 fcd4 	bl	800a42c <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009a84:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
 8009a88:	f001 fa8e 	bl	800afa8 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8009a8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009a8e:	6063      	str	r3, [r4, #4]
}
 8009a90:	b005      	add	sp, #20
 8009a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8009a96:	4929      	ldr	r1, [pc, #164]	@ (8009b3c <RadioSetTxConfig+0x178>)
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009a98:	f884 a038 	strb.w	sl, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8009a9c:	b2ea      	uxtb	r2, r5
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8009a9e:	5d89      	ldrb	r1, [r1, r6]
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8009aa0:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009aa4:	bb76      	cbnz	r6, 8009b04 <RadioSetTxConfig+0x140>
 8009aa6:	3d0b      	subs	r5, #11
 8009aa8:	2d01      	cmp	r5, #1
 8009aaa:	bf8c      	ite	hi
 8009aac:	2500      	movhi	r5, #0
 8009aae:	2501      	movls	r5, #1
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8009ab0:	3a05      	subs	r2, #5
 8009ab2:	2a01      	cmp	r2, #1
 8009ab4:	d804      	bhi.n	8009ac0 <RadioSetTxConfig+0xfc>
                if( preambleLen < 12 )
 8009ab6:	f1b8 0f0c 	cmp.w	r8, #12
 8009aba:	bf38      	it	cc
 8009abc:	f04f 080c 	movcc.w	r8, #12
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8009b40 <RadioSetTxConfig+0x17c>)
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8009ac2:	f89d 203c 	ldrb.w	r2, [sp, #60]	@ 0x3c
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	f884 5053 	strb.w	r5, [r4, #83]	@ 0x53
 8009acc:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009ace:	2501      	movs	r5, #1
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8009ad0:	f89d 3054 	ldrb.w	r3, [sp, #84]	@ 0x54
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8009ad4:	f884 1051 	strb.w	r1, [r4, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8009ad8:	f884 2052 	strb.w	r2, [r4, #82]	@ 0x52
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8009adc:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009ae0:	73a5      	strb	r5, [r4, #14]
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009ae2:	f8a4 801c 	strh.w	r8, [r4, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8009ae6:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8009ae8:	f884 9020 	strb.w	r9, [r4, #32]
            RadioStandby( );
 8009aec:	f7ff fbf2 	bl	80092d4 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8009af0:	4628      	mov	r0, r5
 8009af2:	f7ff fd09 	bl	8009508 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009af6:	4813      	ldr	r0, [pc, #76]	@ (8009b44 <RadioSetTxConfig+0x180>)
 8009af8:	f001 f816 	bl	800ab28 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009afc:	4812      	ldr	r0, [pc, #72]	@ (8009b48 <RadioSetTxConfig+0x184>)
 8009afe:	f001 f87b 	bl	800abf8 <SUBGRF_SetPacketParams>
            break;
 8009b02:	e7b5      	b.n	8009a70 <RadioSetTxConfig+0xac>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009b04:	2e01      	cmp	r6, #1
 8009b06:	d104      	bne.n	8009b12 <RadioSetTxConfig+0x14e>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8009b08:	f1a5 030c 	sub.w	r3, r5, #12
 8009b0c:	425d      	negs	r5, r3
 8009b0e:	415d      	adcs	r5, r3
 8009b10:	e7ce      	b.n	8009ab0 <RadioSetTxConfig+0xec>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8009b12:	2500      	movs	r5, #0
 8009b14:	e7cc      	b.n	8009ab0 <RadioSetTxConfig+0xec>
            RadioSetModem(MODEM_SIGFOX_TX);
 8009b16:	4650      	mov	r0, sl
 8009b18:	f7ff fcf6 	bl	8009508 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8009b1c:	2302      	movs	r3, #2
 8009b1e:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009b22:	f104 0038 	add.w	r0, r4, #56	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009b26:	2316      	movs	r3, #22
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8009b28:	64a5      	str	r5, [r4, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009b2a:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009b2e:	f000 fffb 	bl	800ab28 <SUBGRF_SetModulationParams>
            break;
 8009b32:	e79d      	b.n	8009a70 <RadioSetTxConfig+0xac>
 8009b34:	200090d4 	.word	0x200090d4
 8009b38:	0800f904 	.word	0x0800f904
 8009b3c:	0800fedc 	.word	0x0800fedc
 8009b40:	20000088 	.word	0x20000088
 8009b44:	2000910c 	.word	0x2000910c
 8009b48:	200090e2 	.word	0x200090e2

08009b4c <RadioSetRxConfig>:
{
 8009b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b50:	b087      	sub	sp, #28
    SubgRf.RxContinuous = rxContinuous;
 8009b52:	f8df b2b4 	ldr.w	fp, [pc, #692]	@ 8009e08 <RadioSetRxConfig+0x2bc>
{
 8009b56:	f89d a064 	ldrb.w	sl, [sp, #100]	@ 0x64
 8009b5a:	f89d 904c 	ldrb.w	r9, [sp, #76]	@ 0x4c
 8009b5e:	9302      	str	r3, [sp, #8]
 8009b60:	4614      	mov	r4, r2
 8009b62:	f89d 3054 	ldrb.w	r3, [sp, #84]	@ 0x54
 8009b66:	f89d 2050 	ldrb.w	r2, [sp, #80]	@ 0x50
 8009b6a:	f8bd 8048 	ldrh.w	r8, [sp, #72]	@ 0x48
 8009b6e:	9203      	str	r2, [sp, #12]
 8009b70:	4605      	mov	r5, r0
    SubgRf.RxContinuous = rxContinuous;
 8009b72:	f88b a001 	strb.w	sl, [fp, #1]
{
 8009b76:	f8bd 6044 	ldrh.w	r6, [sp, #68]	@ 0x44
 8009b7a:	9301      	str	r3, [sp, #4]
 8009b7c:	460f      	mov	r7, r1
    RFW_DeInit();
 8009b7e:	f001 fa0e 	bl	800af9e <RFW_DeInit>
        symbTimeout = 0;
 8009b82:	f1ba 0f00 	cmp.w	sl, #0
 8009b86:	bf18      	it	ne
 8009b88:	f04f 0800 	movne.w	r8, #0
    if( fixLen == true )
 8009b8c:	f8df a27c 	ldr.w	sl, [pc, #636]	@ 8009e0c <RadioSetRxConfig+0x2c0>
        MaxPayloadLength = 0xFF;
 8009b90:	9a03      	ldr	r2, [sp, #12]
 8009b92:	f1b9 0f00 	cmp.w	r9, #0
 8009b96:	bf08      	it	eq
 8009b98:	22ff      	moveq	r2, #255	@ 0xff
    switch( modem )
 8009b9a:	2d01      	cmp	r5, #1
 8009b9c:	f88a 2000 	strb.w	r2, [sl]
 8009ba0:	f000 80c8 	beq.w	8009d34 <RadioSetRxConfig+0x1e8>
 8009ba4:	2d05      	cmp	r5, #5
 8009ba6:	d004      	beq.n	8009bb2 <RadioSetRxConfig+0x66>
 8009ba8:	2d00      	cmp	r5, #0
 8009baa:	d07d      	beq.n	8009ca8 <RadioSetRxConfig+0x15c>
}
 8009bac:	b007      	add	sp, #28
 8009bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8009bb2:	2001      	movs	r0, #1
 8009bb4:	f000 fe06 	bl	800a7c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8009bb8:	2209      	movs	r2, #9
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009bba:	f04f 0900 	mov.w	r9, #0
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8009bbe:	f88b 2044 	strb.w	r2, [fp, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009bc2:	4638      	mov	r0, r7
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8009bc4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8009bc8:	f8cb 2040 	str.w	r2, [fp, #64]	@ 0x40
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009bcc:	f88b 9038 	strb.w	r9, [fp, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009bd0:	f8cb 403c 	str.w	r4, [fp, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009bd4:	f001 f986 	bl	800aee4 <SUBGRF_GetFskBandwidthRegValue>
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8009bd8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009bdc:	f8ab 2012 	strh.w	r2, [fp, #18]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009be0:	f89a 2000 	ldrb.w	r2, [sl]
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009be4:	f88b 0045 	strb.w	r0, [fp, #69]	@ 0x45
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009be8:	f88b 2016 	strb.w	r2, [fp, #22]
            RadioSetModem( MODEM_SIGFOX_RX );
 8009bec:	4628      	mov	r0, r5
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009bee:	2201      	movs	r2, #1
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009bf0:	00f6      	lsls	r6, r6, #3
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009bf2:	f88b 2017 	strb.w	r2, [fp, #23]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009bf6:	f88b 900e 	strb.w	r9, [fp, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009bfa:	f8ab 6010 	strh.w	r6, [fp, #16]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009bfe:	f8ab 9014 	strh.w	r9, [fp, #20]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8009c02:	f88b 9018 	strb.w	r9, [fp, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8009c06:	f7ff fc7f 	bl	8009508 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009c0a:	f10b 0038 	add.w	r0, fp, #56	@ 0x38
 8009c0e:	f000 ff8b 	bl	800ab28 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009c12:	f10b 000e 	add.w	r0, fp, #14
 8009c16:	f000 ffef 	bl	800abf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009c1a:	497d      	ldr	r1, [pc, #500]	@ (8009e10 <RadioSetRxConfig+0x2c4>)
 8009c1c:	6888      	ldr	r0, [r1, #8]
 8009c1e:	68c9      	ldr	r1, [r1, #12]
 8009c20:	aa04      	add	r2, sp, #16
 8009c22:	c203      	stmia	r2!, {r0, r1}
 8009c24:	a804      	add	r0, sp, #16
 8009c26:	f000 fc69 	bl	800a4fc <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009c2a:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8009c2e:	f000 fc39 	bl	800a4a4 <SUBGRF_SetWhiteningSeed>
    return SUBGRF_ReadRegister( addr );
 8009c32:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8009c36:	f000 fc0d 	bl	800a454 <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( addr, data );
 8009c3a:	f000 01ef 	and.w	r1, r0, #239	@ 0xef
 8009c3e:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8009c42:	f000 fbf3 	bl	800a42c <SUBGRF_WriteRegister>
 8009c46:	2104      	movs	r1, #4
 8009c48:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8009c4c:	f000 fbee 	bl	800a42c <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8009c50:	f640 009b 	movw	r0, #2203	@ 0x89b
 8009c54:	f000 fbfe 	bl	800a454 <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8009c58:	f000 01e3 	and.w	r1, r0, #227	@ 0xe3
    SUBGRF_WriteRegister( addr, data );
 8009c5c:	f041 0108 	orr.w	r1, r1, #8
 8009c60:	f640 009b 	movw	r0, #2203	@ 0x89b
 8009c64:	f000 fbe2 	bl	800a42c <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8009c68:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8009c6c:	f000 fbf2 	bl	800a454 <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8009c70:	f040 0118 	orr.w	r1, r0, #24
    SUBGRF_WriteRegister( addr, data );
 8009c74:	b2c9      	uxtb	r1, r1
 8009c76:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8009c7a:	f000 fbd7 	bl	800a42c <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8009c7e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009c82:	f000 fbe7 	bl	800a454 <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8009c86:	f000 018f 	and.w	r1, r0, #143	@ 0x8f
    SUBGRF_WriteRegister( addr, data );
 8009c8a:	f041 0150 	orr.w	r1, r1, #80	@ 0x50
 8009c8e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009c92:	f000 fbcb 	bl	800a42c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009c96:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8009c9a:	fb02 f208 	mul.w	r2, r2, r8
 8009c9e:	fbb2 f2f4 	udiv	r2, r2, r4
            SubgRf.RxTimeout = 0xFFFF;
 8009ca2:	f8cb 2008 	str.w	r2, [fp, #8]
}
 8009ca6:	e781      	b.n	8009bac <RadioSetRxConfig+0x60>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009ca8:	4628      	mov	r0, r5
 8009caa:	f000 fd8b 	bl	800a7c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009cae:	220b      	movs	r2, #11
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009cb0:	4638      	mov	r0, r7
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009cb2:	f88b 2044 	strb.w	r2, [fp, #68]	@ 0x44
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009cb6:	f88b 5038 	strb.w	r5, [fp, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009cba:	f8cb 403c 	str.w	r4, [fp, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009cbe:	f001 f911 	bl	800aee4 <SUBGRF_GetFskBandwidthRegValue>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009cc2:	9b01      	ldr	r3, [sp, #4]
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009cc4:	f88b 0045 	strb.w	r0, [fp, #69]	@ 0x45
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009cc8:	f641 0204 	movw	r2, #6148	@ 0x1804
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009ccc:	2b00      	cmp	r3, #0
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009cce:	f8ab 2012 	strh.w	r2, [fp, #18]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009cd2:	f89a 2000 	ldrb.w	r2, [sl]
 8009cd6:	f88b 2016 	strb.w	r2, [fp, #22]
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009cda:	bf0c      	ite	eq
 8009cdc:	2201      	moveq	r2, #1
 8009cde:	22f2      	movne	r2, #242	@ 0xf2
 8009ce0:	f88b 2017 	strb.w	r2, [fp, #23]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009ce4:	00f6      	lsls	r6, r6, #3
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8009ce6:	2201      	movs	r2, #1
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009ce8:	f089 0901 	eor.w	r9, r9, #1
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8009cec:	f88b 2018 	strb.w	r2, [fp, #24]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009cf0:	f88b 500e 	strb.w	r5, [fp, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009cf4:	f8ab 6010 	strh.w	r6, [fp, #16]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009cf8:	f88b 5014 	strb.w	r5, [fp, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009cfc:	f88b 9015 	strb.w	r9, [fp, #21]
            RadioStandby( );
 8009d00:	f7ff fae8 	bl	80092d4 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8009d04:	4628      	mov	r0, r5
 8009d06:	f7ff fbff 	bl	8009508 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009d0a:	f10b 0038 	add.w	r0, fp, #56	@ 0x38
 8009d0e:	f000 ff0b 	bl	800ab28 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009d12:	f10b 000e 	add.w	r0, fp, #14
 8009d16:	f000 ff6f 	bl	800abf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009d1a:	493d      	ldr	r1, [pc, #244]	@ (8009e10 <RadioSetRxConfig+0x2c4>)
 8009d1c:	6808      	ldr	r0, [r1, #0]
 8009d1e:	6849      	ldr	r1, [r1, #4]
 8009d20:	aa04      	add	r2, sp, #16
 8009d22:	c203      	stmia	r2!, {r0, r1}
 8009d24:	a804      	add	r0, sp, #16
 8009d26:	f000 fbe9 	bl	800a4fc <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009d2a:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8009d2e:	f000 fbb9 	bl	800a4a4 <SUBGRF_SetWhiteningSeed>
 8009d32:	e7b0      	b.n	8009c96 <RadioSetRxConfig+0x14a>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009d34:	2000      	movs	r0, #0
 8009d36:	f000 fd45 	bl	800a7c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8009d3a:	4936      	ldr	r1, [pc, #216]	@ (8009e14 <RadioSetRxConfig+0x2c8>)
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009d3c:	f88b 5038 	strb.w	r5, [fp, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8009d40:	b2e2      	uxtb	r2, r4
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8009d42:	5dc9      	ldrb	r1, [r1, r7]
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8009d44:	f88b 2050 	strb.w	r2, [fp, #80]	@ 0x50
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009d48:	2f00      	cmp	r7, #0
 8009d4a:	d14d      	bne.n	8009de8 <RadioSetRxConfig+0x29c>
 8009d4c:	3c0b      	subs	r4, #11
 8009d4e:	2c01      	cmp	r4, #1
 8009d50:	bf8c      	ite	hi
 8009d52:	2400      	movhi	r4, #0
 8009d54:	2401      	movls	r4, #1
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8009d56:	3a05      	subs	r2, #5
 8009d58:	2a01      	cmp	r2, #1
 8009d5a:	d802      	bhi.n	8009d62 <RadioSetRxConfig+0x216>
                if( preambleLen < 12 )
 8009d5c:	2e0c      	cmp	r6, #12
 8009d5e:	bf38      	it	cc
 8009d60:	260c      	movcc	r6, #12
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8009d62:	9b02      	ldr	r3, [sp, #8]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009d64:	f89a 2000 	ldrb.w	r2, [sl]
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8009d68:	f88b 3052 	strb.w	r3, [fp, #82]	@ 0x52
 8009d6c:	f88b 4053 	strb.w	r4, [fp, #83]	@ 0x53
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8009d70:	9b01      	ldr	r3, [sp, #4]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009d72:	f88b 201f 	strb.w	r2, [fp, #31]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009d76:	2401      	movs	r4, #1
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8009d78:	f89d 2060 	ldrb.w	r2, [sp, #96]	@ 0x60
 8009d7c:	f88b 2021 	strb.w	r2, [fp, #33]	@ 0x21
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8009d80:	f88b 1051 	strb.w	r1, [fp, #81]	@ 0x51
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8009d84:	f88b 3020 	strb.w	r3, [fp, #32]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009d88:	f88b 400e 	strb.w	r4, [fp, #14]
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009d8c:	f8ab 601c 	strh.w	r6, [fp, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8009d90:	f88b 901e 	strb.w	r9, [fp, #30]
            RadioStandby( );
 8009d94:	f7ff fa9e 	bl	80092d4 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f7ff fbb5 	bl	8009508 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009d9e:	481e      	ldr	r0, [pc, #120]	@ (8009e18 <RadioSetRxConfig+0x2cc>)
 8009da0:	f000 fec2 	bl	800ab28 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009da4:	481d      	ldr	r0, [pc, #116]	@ (8009e1c <RadioSetRxConfig+0x2d0>)
 8009da6:	f000 ff27 	bl	800abf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8009daa:	fa5f f088 	uxtb.w	r0, r8
 8009dae:	f000 fd15 	bl	800a7dc <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 8009db2:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8009db6:	f000 fb4d 	bl	800a454 <SUBGRF_ReadRegister>
 8009dba:	ea00 0104 	and.w	r1, r0, r4
 8009dbe:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8009dc2:	f000 fb33 	bl	800a42c <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009dc6:	f89b 2021 	ldrb.w	r2, [fp, #33]	@ 0x21
 8009dca:	42a2      	cmp	r2, r4
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009dcc:	f240 7036 	movw	r0, #1846	@ 0x736
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009dd0:	d113      	bne.n	8009dfa <RadioSetRxConfig+0x2ae>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009dd2:	f000 fb3f 	bl	800a454 <SUBGRF_ReadRegister>
 8009dd6:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8009dda:	f240 7036 	movw	r0, #1846	@ 0x736
 8009dde:	f000 fb25 	bl	800a42c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8009de2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009de6:	e75c      	b.n	8009ca2 <RadioSetRxConfig+0x156>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009de8:	2f01      	cmp	r7, #1
 8009dea:	d104      	bne.n	8009df6 <RadioSetRxConfig+0x2aa>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8009dec:	f1a4 030c 	sub.w	r3, r4, #12
 8009df0:	425c      	negs	r4, r3
 8009df2:	415c      	adcs	r4, r3
 8009df4:	e7af      	b.n	8009d56 <RadioSetRxConfig+0x20a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8009df6:	2400      	movs	r4, #0
 8009df8:	e7ad      	b.n	8009d56 <RadioSetRxConfig+0x20a>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8009dfa:	f000 fb2b 	bl	800a454 <SUBGRF_ReadRegister>
 8009dfe:	f040 0104 	orr.w	r1, r0, #4
 8009e02:	b2c9      	uxtb	r1, r1
 8009e04:	e7e9      	b.n	8009dda <RadioSetRxConfig+0x28e>
 8009e06:	bf00      	nop
 8009e08:	200090d4 	.word	0x200090d4
 8009e0c:	20000088 	.word	0x20000088
 8009e10:	0800f904 	.word	0x0800f904
 8009e14:	0800fedc 	.word	0x0800fedc
 8009e18:	2000910c 	.word	0x2000910c
 8009e1c:	200090e2 	.word	0x200090e2

08009e20 <RadioIsChannelFree>:
{
 8009e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e22:	b08b      	sub	sp, #44	@ 0x2c
 8009e24:	460d      	mov	r5, r1
 8009e26:	4604      	mov	r4, r0
 8009e28:	4617      	mov	r7, r2
 8009e2a:	461e      	mov	r6, r3
    RadioStandby( );
 8009e2c:	f7ff fa52 	bl	80092d4 <RadioStandby>
    RadioSetModem( MODEM_FSK );
 8009e30:	2000      	movs	r0, #0
 8009e32:	f7ff fb69 	bl	8009508 <RadioSetModem>
    SUBGRF_SetRfFrequency( freq );
 8009e36:	4620      	mov	r0, r4
 8009e38:	f000 fdc8 	bl	800a9cc <SUBGRF_SetRfFrequency>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8009e3c:	2400      	movs	r4, #0
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e9cd 4308 	strd	r4, r3, [sp, #32]
 8009e44:	2303      	movs	r3, #3
 8009e46:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8009e52:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8009e56:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8009e5a:	e9cd 5300 	strd	r5, r3, [sp]
 8009e5e:	4623      	mov	r3, r4
 8009e60:	f7ff fe74 	bl	8009b4c <RadioSetRxConfig>
    RadioRx( 0 );
 8009e64:	4620      	mov	r0, r4
 8009e66:	f7ff fa8d 	bl	8009384 <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8009e6a:	f7ff fa45 	bl	80092f8 <RadioGetWakeupTime>
 8009e6e:	f7f9 f9bd 	bl	80031ec <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8009e72:	f001 fa8d 	bl	800b390 <UTIL_TIMER_GetCurrentTime>
 8009e76:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8009e78:	4620      	mov	r0, r4
 8009e7a:	f001 fa93 	bl	800b3a4 <UTIL_TIMER_GetElapsedTime>
 8009e7e:	42b0      	cmp	r0, r6
 8009e80:	d305      	bcc.n	8009e8e <RadioIsChannelFree+0x6e>
    bool status = true;
 8009e82:	2401      	movs	r4, #1
    RadioStandby( );
 8009e84:	f7ff fa26 	bl	80092d4 <RadioStandby>
}
 8009e88:	4620      	mov	r0, r4
 8009e8a:	b00b      	add	sp, #44	@ 0x2c
 8009e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return SUBGRF_GetRssiInst( );
 8009e8e:	f000 ff31 	bl	800acf4 <SUBGRF_GetRssiInst>
        if( rssi > rssiThresh )
 8009e92:	4287      	cmp	r7, r0
 8009e94:	daf0      	bge.n	8009e78 <RadioIsChannelFree+0x58>
            status = false;
 8009e96:	2400      	movs	r4, #0
 8009e98:	e7f4      	b.n	8009e84 <RadioIsChannelFree+0x64>
	...

08009e9c <RadioSend>:
{
 8009e9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8009e9e:	2300      	movs	r3, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8009ea0:	4d66      	ldr	r5, [pc, #408]	@ (800a03c <RadioSend+0x1a0>)
{
 8009ea2:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8009ea4:	f240 2101 	movw	r1, #513	@ 0x201
 8009ea8:	461a      	mov	r2, r3
{
 8009eaa:	4606      	mov	r6, r0
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8009eac:	4608      	mov	r0, r1
 8009eae:	f000 fd27 	bl	800a900 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8009eb2:	f895 0056 	ldrb.w	r0, [r5, #86]	@ 0x56
 8009eb6:	2101      	movs	r1, #1
 8009eb8:	f000 ff9e 	bl	800adf8 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8009ebc:	782b      	ldrb	r3, [r5, #0]
 8009ebe:	2b01      	cmp	r3, #1
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009ec0:	f640 0089 	movw	r0, #2185	@ 0x889
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8009ec4:	d113      	bne.n	8009eee <RadioSend+0x52>
 8009ec6:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 8009eca:	2b06      	cmp	r3, #6
 8009ecc:	d10f      	bne.n	8009eee <RadioSend+0x52>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009ece:	f000 fac1 	bl	800a454 <SUBGRF_ReadRegister>
 8009ed2:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009ed6:	f640 0089 	movw	r0, #2185	@ 0x889
 8009eda:	f000 faa7 	bl	800a42c <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 8009ede:	782b      	ldrb	r3, [r5, #0]
 8009ee0:	2b04      	cmp	r3, #4
 8009ee2:	d86c      	bhi.n	8009fbe <RadioSend+0x122>
 8009ee4:	e8df f003 	tbb	[pc, r3]
 8009ee8:	7f524b52 	.word	0x7f524b52
 8009eec:	09          	.byte	0x09
 8009eed:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009eee:	f000 fab1 	bl	800a454 <SUBGRF_ReadRegister>
 8009ef2:	f040 0104 	orr.w	r1, r0, #4
 8009ef6:	b2c9      	uxtb	r1, r1
 8009ef8:	e7ed      	b.n	8009ed6 <RadioSend+0x3a>
 8009efa:	4a51      	ldr	r2, [pc, #324]	@ (800a040 <RadioSend+0x1a4>)
 8009efc:	1e73      	subs	r3, r6, #1
 8009efe:	4610      	mov	r0, r2
    for( i = 0; i < size; i++ )
 8009f00:	f1c6 0701 	rsb	r7, r6, #1
        outBuffer[i] = 0;
 8009f04:	f04f 0c00 	mov.w	ip, #0
    for( i = 0; i < size; i++ )
 8009f08:	18f9      	adds	r1, r7, r3
 8009f0a:	428c      	cmp	r4, r1
 8009f0c:	dc6f      	bgt.n	8009fee <RadioSend+0x152>
    for( i = 0; i < ( size * 8 ); i++ )
 8009f0e:	2200      	movs	r2, #0
 8009f10:	00e7      	lsls	r7, r4, #3
    uint8_t prevInt = 0;
 8009f12:	4613      	mov	r3, r2
    for( i = 0; i < ( size * 8 ); i++ )
 8009f14:	42ba      	cmp	r2, r7
 8009f16:	db71      	blt.n	8009ffc <RadioSend+0x160>
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8009f18:	f083 0201 	eor.w	r2, r3, #1
 8009f1c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8009f20:	019b      	lsls	r3, r3, #6
 8009f22:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8009f26:	1c66      	adds	r6, r4, #1
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8009f28:	5503      	strb	r3, [r0, r4]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8009f2a:	b2f6      	uxtb	r6, r6
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009f2c:	2302      	movs	r3, #2
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f2e:	4845      	ldr	r0, [pc, #276]	@ (800a044 <RadioSend+0x1a8>)
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009f30:	73ab      	strb	r3, [r5, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8009f32:	76ae      	strb	r6, [r5, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f34:	f000 fe60 	bl	800abf8 <SUBGRF_SetPacketParams>
    SUBGRF_WriteRegister( addr, data );
 8009f38:	2100      	movs	r1, #0
 8009f3a:	20f1      	movs	r0, #241	@ 0xf1
 8009f3c:	f000 fa76 	bl	800a42c <SUBGRF_WriteRegister>
 8009f40:	2100      	movs	r1, #0
 8009f42:	20f0      	movs	r0, #240	@ 0xf0
 8009f44:	f000 fa72 	bl	800a42c <SUBGRF_WriteRegister>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8009f48:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8009f4a:	2b64      	cmp	r3, #100	@ 0x64
 8009f4c:	d170      	bne.n	800a030 <RadioSend+0x194>
    SUBGRF_WriteRegister( addr, data );
 8009f4e:	2170      	movs	r1, #112	@ 0x70
 8009f50:	20f3      	movs	r0, #243	@ 0xf3
 8009f52:	f000 fa6b 	bl	800a42c <SUBGRF_WriteRegister>
 8009f56:	211d      	movs	r1, #29
 8009f58:	20f2      	movs	r0, #242	@ 0xf2
 8009f5a:	f000 fa67 	bl	800a42c <SUBGRF_WriteRegister>
            uint16_t bitNum = ( size * 8 ) + 2;
 8009f5e:	00e1      	lsls	r1, r4, #3
 8009f60:	1c8c      	adds	r4, r1, #2
    SUBGRF_WriteRegister( addr, data );
 8009f62:	20f4      	movs	r0, #244	@ 0xf4
 8009f64:	0a09      	lsrs	r1, r1, #8
 8009f66:	f000 fa61 	bl	800a42c <SUBGRF_WriteRegister>
 8009f6a:	f004 01fe 	and.w	r1, r4, #254	@ 0xfe
 8009f6e:	20f5      	movs	r0, #245	@ 0xf5
 8009f70:	f000 fa5c 	bl	800a42c <SUBGRF_WriteRegister>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8009f74:	4832      	ldr	r0, [pc, #200]	@ (800a040 <RadioSend+0x1a4>)
 8009f76:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8009f7a:	4631      	mov	r1, r6
 8009f7c:	e01d      	b.n	8009fba <RadioSend+0x11e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8009f7e:	77ec      	strb	r4, [r5, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f80:	4830      	ldr	r0, [pc, #192]	@ (800a044 <RadioSend+0x1a8>)
 8009f82:	f000 fe39 	bl	800abf8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009f86:	2200      	movs	r2, #0
 8009f88:	4621      	mov	r1, r4
 8009f8a:	e015      	b.n	8009fb8 <RadioSend+0x11c>
            if ( 1UL == RFW_Is_Init( ) )
 8009f8c:	f001 f808 	bl	800afa0 <RFW_Is_Init>
 8009f90:	2801      	cmp	r0, #1
 8009f92:	4607      	mov	r7, r0
 8009f94:	d125      	bne.n	8009fe2 <RadioSend+0x146>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8009f96:	4621      	mov	r1, r4
 8009f98:	f10d 0207 	add.w	r2, sp, #7
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f001 f804 	bl	800afaa <RFW_TransmitInit>
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	b9a0      	cbnz	r0, 8009fd0 <RadioSend+0x134>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8009fa6:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009faa:	4826      	ldr	r0, [pc, #152]	@ (800a044 <RadioSend+0x1a8>)
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8009fac:	75ab      	strb	r3, [r5, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009fae:	f000 fe23 	bl	800abf8 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8009fb2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8009fb6:	4622      	mov	r2, r4
 8009fb8:	4630      	mov	r0, r6
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8009fba:	f000 fb61 	bl	800a680 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8009fbe:	6869      	ldr	r1, [r5, #4]
 8009fc0:	4821      	ldr	r0, [pc, #132]	@ (800a048 <RadioSend+0x1ac>)
 8009fc2:	f001 fab1 	bl	800b528 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8009fc6:	4820      	ldr	r0, [pc, #128]	@ (800a048 <RadioSend+0x1ac>)
 8009fc8:	f001 fa74 	bl	800b4b4 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 8009fcc:	2000      	movs	r0, #0
 8009fce:	e006      	b.n	8009fde <RadioSend+0x142>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8009fd0:	4b1e      	ldr	r3, [pc, #120]	@ (800a04c <RadioSend+0x1b0>)
 8009fd2:	463a      	mov	r2, r7
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	2002      	movs	r0, #2
 8009fd8:	f001 fbb4 	bl	800b744 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8009fdc:	2003      	movs	r0, #3
}
 8009fde:	b003      	add	sp, #12
 8009fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8009fe2:	75ac      	strb	r4, [r5, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009fe4:	e7cc      	b.n	8009f80 <RadioSend+0xe4>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009fe6:	2302      	movs	r3, #2
 8009fe8:	73ab      	strb	r3, [r5, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8009fea:	76ac      	strb	r4, [r5, #26]
 8009fec:	e7c8      	b.n	8009f80 <RadioSend+0xe4>
        inBuffer[i] = ~inBuffer[i];
 8009fee:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8009ff2:	43c9      	mvns	r1, r1
 8009ff4:	7019      	strb	r1, [r3, #0]
        outBuffer[i] = 0;
 8009ff6:	f802 cb01 	strb.w	ip, [r2], #1
    for( i = 0; i < size; i++ )
 8009ffa:	e785      	b.n	8009f08 <RadioSend+0x6c>
        index_byte = i / 8;
 8009ffc:	10d1      	asrs	r1, r2, #3
        index_bit = 7 - ( i % 8 );
 8009ffe:	ea6f 0c02 	mvn.w	ip, r2
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800a002:	5c71      	ldrb	r1, [r6, r1]
        index_bit = 7 - ( i % 8 );
 800a004:	f00c 0c07 	and.w	ip, ip, #7
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 800a008:	3201      	adds	r2, #1
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800a00a:	fa41 f10c 	asr.w	r1, r1, ip
 800a00e:	f001 0101 	and.w	r1, r1, #1
        index_byte_out = ( i + 1 ) / 8;
 800a012:	ea4f 0ce2 	mov.w	ip, r2, asr #3
        prevInt ^= currBit;
 800a016:	404b      	eors	r3, r1
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 800a018:	43d1      	mvns	r1, r2
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 800a01a:	f810 e00c 	ldrb.w	lr, [r0, ip]
 800a01e:	f001 0107 	and.w	r1, r1, #7
 800a022:	fa03 f101 	lsl.w	r1, r3, r1
 800a026:	ea41 010e 	orr.w	r1, r1, lr
 800a02a:	f800 100c 	strb.w	r1, [r0, ip]
    for( i = 0; i < ( size * 8 ); i++ )
 800a02e:	e771      	b.n	8009f14 <RadioSend+0x78>
    SUBGRF_WriteRegister( addr, data );
 800a030:	21e1      	movs	r1, #225	@ 0xe1
 800a032:	20f3      	movs	r0, #243	@ 0xf3
 800a034:	f000 f9fa 	bl	800a42c <SUBGRF_WriteRegister>
 800a038:	2104      	movs	r1, #4
 800a03a:	e78d      	b.n	8009f58 <RadioSend+0xbc>
 800a03c:	200090d4 	.word	0x200090d4
 800a040:	20009134 	.word	0x20009134
 800a044:	200090e2 	.word	0x200090e2
 800a048:	200090bc 	.word	0x200090bc
 800a04c:	0800fb65 	.word	0x0800fb65

0800a050 <RadioTimeOnAir>:
{
 800a050:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a052:	f8bd 4014 	ldrh.w	r4, [sp, #20]
 800a056:	f89d 7018 	ldrb.w	r7, [sp, #24]
 800a05a:	f89d e01c 	ldrb.w	lr, [sp, #28]
 800a05e:	f89d 5020 	ldrb.w	r5, [sp, #32]
    switch( modem )
 800a062:	b140      	cbz	r0, 800a076 <RadioTimeOnAir+0x26>
 800a064:	2801      	cmp	r0, #1
 800a066:	d014      	beq.n	800a092 <RadioTimeOnAir+0x42>
 800a068:	2201      	movs	r2, #1
 800a06a:	2300      	movs	r3, #0
    return DIVC( numerator, denominator );
 800a06c:	1898      	adds	r0, r3, r2
 800a06e:	3801      	subs	r0, #1
 800a070:	fbb0 f0f2 	udiv	r0, r0, r2
}
 800a074:	bdf0      	pop	{r4, r5, r6, r7, pc}
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800a076:	f087 0701 	eor.w	r7, r7, #1
    return ( preambleLen << 3 ) +
 800a07a:	00e3      	lsls	r3, r4, #3
 800a07c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800a080:	3318      	adds	r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800a082:	eb0e 0545 	add.w	r5, lr, r5, lsl #1
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800a086:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800a08a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a08e:	434b      	muls	r3, r1
        break;
 800a090:	e7ec      	b.n	800a06c <RadioTimeOnAir+0x1c>
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800a092:	1f50      	subs	r0, r2, #5
 800a094:	2801      	cmp	r0, #1
    int32_t crDenom           = coderate + 4;
 800a096:	f103 0304 	add.w	r3, r3, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800a09a:	d802      	bhi.n	800a0a2 <RadioTimeOnAir+0x52>
        if( preambleLen < 12 )
 800a09c:	2c0c      	cmp	r4, #12
 800a09e:	bf38      	it	cc
 800a0a0:	240c      	movcc	r4, #12
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800a0a2:	b9d1      	cbnz	r1, 800a0da <RadioTimeOnAir+0x8a>
 800a0a4:	f1a2 0c0b 	sub.w	ip, r2, #11
 800a0a8:	f1bc 0f01 	cmp.w	ip, #1
 800a0ac:	bf8c      	ite	hi
 800a0ae:	f04f 0c00 	movhi.w	ip, #0
 800a0b2:	f04f 0c01 	movls.w	ip, #1
                            ( crcOn ? 16 : 0 ) -
 800a0b6:	0128      	lsls	r0, r5, #4
                            ( fixLen ? 0 : 20 );
 800a0b8:	2f00      	cmp	r7, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800a0ba:	eb00 00ce 	add.w	r0, r0, lr, lsl #3
                            ( fixLen ? 0 : 20 );
 800a0be:	bf0c      	ite	eq
 800a0c0:	2514      	moveq	r5, #20
 800a0c2:	2500      	movne	r5, #0
                            ( crcOn ? 16 : 0 ) -
 800a0c4:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
    if( datarate <= 6 )
 800a0c8:	2a06      	cmp	r2, #6
                            ( 4 * datarate ) +
 800a0ca:	ea4f 0682 	mov.w	r6, r2, lsl #2
 800a0ce:	4428      	add	r0, r5
            ceilDenominator = 4 * ( datarate - 2 );
 800a0d0:	f1a2 0702 	sub.w	r7, r2, #2
    if( datarate <= 6 )
 800a0d4:	d80d      	bhi.n	800a0f2 <RadioTimeOnAir+0xa2>
            ceilDenominator = 4 * datarate;
 800a0d6:	4635      	mov	r5, r6
 800a0d8:	e010      	b.n	800a0fc <RadioTimeOnAir+0xac>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800a0da:	2901      	cmp	r1, #1
 800a0dc:	d106      	bne.n	800a0ec <RadioTimeOnAir+0x9c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800a0de:	f1a2 000c 	sub.w	r0, r2, #12
 800a0e2:	f1d0 0c00 	rsbs	ip, r0, #0
 800a0e6:	eb4c 0c00 	adc.w	ip, ip, r0
 800a0ea:	e7e4      	b.n	800a0b6 <RadioTimeOnAir+0x66>
    bool    lowDatareOptimize = false;
 800a0ec:	f04f 0c00 	mov.w	ip, #0
 800a0f0:	e7e1      	b.n	800a0b6 <RadioTimeOnAir+0x66>
        ceilNumerator += 8;
 800a0f2:	3008      	adds	r0, #8
        if( lowDatareOptimize == true )
 800a0f4:	f1bc 0f00 	cmp.w	ip, #0
 800a0f8:	d0ed      	beq.n	800a0d6 <RadioTimeOnAir+0x86>
            ceilDenominator = 4 * ( datarate - 2 );
 800a0fa:	00bd      	lsls	r5, r7, #2
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	bfac      	ite	ge
 800a100:	182e      	addge	r6, r5, r0
 800a102:	1c2e      	addlt	r6, r5, #0
 800a104:	1e70      	subs	r0, r6, #1
 800a106:	fb90 f0f5 	sdiv	r0, r0, r5
 800a10a:	fb03 4400 	mla	r4, r3, r0, r4
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800a10e:	4b09      	ldr	r3, [pc, #36]	@ (800a134 <RadioTimeOnAir+0xe4>)
    if( datarate <= 6 )
 800a110:	2a06      	cmp	r2, #6
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800a112:	5c5a      	ldrb	r2, [r3, r1]
    int32_t intermediate =
 800a114:	bf8c      	ite	hi
 800a116:	340c      	addhi	r4, #12
        intermediate += 2;
 800a118:	340e      	addls	r4, #14
    switch( bw )
 800a11a:	2a0a      	cmp	r2, #10
 800a11c:	d809      	bhi.n	800a132 <RadioTimeOnAir+0xe2>
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800a11e:	00a3      	lsls	r3, r4, #2
 800a120:	3301      	adds	r3, #1
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800a122:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800a126:	40bb      	lsls	r3, r7
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800a128:	434b      	muls	r3, r1
 800a12a:	4903      	ldr	r1, [pc, #12]	@ (800a138 <RadioTimeOnAir+0xe8>)
 800a12c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a130:	e79c      	b.n	800a06c <RadioTimeOnAir+0x1c>
    return DIVC( numerator, denominator );
 800a132:	deff      	udf	#255	@ 0xff
 800a134:	0800fedc 	.word	0x0800fedc
 800a138:	0800feb0 	.word	0x0800feb0

0800a13c <RadioTxPrbs>:
{
 800a13c:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 800a13e:	4b09      	ldr	r3, [pc, #36]	@ (800a164 <RadioTxPrbs+0x28>)
 800a140:	2101      	movs	r1, #1
 800a142:	f893 0056 	ldrb.w	r0, [r3, #86]	@ 0x56
 800a146:	f000 fe57 	bl	800adf8 <SUBGRF_SetSwitch>
    SUBGRF_WriteRegister( addr, data );
 800a14a:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a14e:	212d      	movs	r1, #45	@ 0x2d
 800a150:	f000 f96c 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_SetTxInfinitePreamble( );
 800a154:	f000 fb31 	bl	800a7ba <SUBGRF_SetTxInfinitePreamble>
}
 800a158:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SUBGRF_SetTx( 0x0fffff );
 800a15c:	4802      	ldr	r0, [pc, #8]	@ (800a168 <RadioTxPrbs+0x2c>)
 800a15e:	f000 ba79 	b.w	800a654 <SUBGRF_SetTx>
 800a162:	bf00      	nop
 800a164:	200090d4 	.word	0x200090d4
 800a168:	000fffff 	.word	0x000fffff

0800a16c <RadioIrqProcess>:
{
 800a16c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SubgRf.RadioIrq )
 800a16e:	4c9c      	ldr	r4, [pc, #624]	@ (800a3e0 <RadioIrqProcess+0x274>)
 800a170:	f8b4 3054 	ldrh.w	r3, [r4, #84]	@ 0x54
    uint8_t size = 0;
 800a174:	2500      	movs	r5, #0
    switch( SubgRf.RadioIrq )
 800a176:	2b20      	cmp	r3, #32
    uint8_t size = 0;
 800a178:	f88d 5003 	strb.w	r5, [sp, #3]
    int32_t cfo = 0;
 800a17c:	9501      	str	r5, [sp, #4]
    switch( SubgRf.RadioIrq )
 800a17e:	f000 810a 	beq.w	800a396 <RadioIrqProcess+0x22a>
 800a182:	d814      	bhi.n	800a1ae <RadioIrqProcess+0x42>
 800a184:	2b08      	cmp	r3, #8
 800a186:	d80d      	bhi.n	800a1a4 <RadioIrqProcess+0x38>
 800a188:	b17b      	cbz	r3, 800a1aa <RadioIrqProcess+0x3e>
 800a18a:	3b01      	subs	r3, #1
 800a18c:	2b07      	cmp	r3, #7
 800a18e:	d80c      	bhi.n	800a1aa <RadioIrqProcess+0x3e>
 800a190:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a194:	0052003d 	.word	0x0052003d
 800a198:	00bc000b 	.word	0x00bc000b
 800a19c:	000b000b 	.word	0x000b000b
 800a1a0:	00ec000b 	.word	0x00ec000b
 800a1a4:	2b10      	cmp	r3, #16
 800a1a6:	f000 80ef 	beq.w	800a388 <RadioIrqProcess+0x21c>
}
 800a1aa:	b002      	add	sp, #8
 800a1ac:	bd70      	pop	{r4, r5, r6, pc}
    switch( SubgRf.RadioIrq )
 800a1ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1b2:	f000 808b 	beq.w	800a2cc <RadioIrqProcess+0x160>
 800a1b6:	d811      	bhi.n	800a1dc <RadioIrqProcess+0x70>
 800a1b8:	2b40      	cmp	r3, #64	@ 0x40
 800a1ba:	f000 80ff 	beq.w	800a3bc <RadioIrqProcess+0x250>
 800a1be:	2b80      	cmp	r3, #128	@ 0x80
 800a1c0:	d1f3      	bne.n	800a1aa <RadioIrqProcess+0x3e>
        SUBGRF_SetStandby( STDBY_RC );
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	f000 fa30 	bl	800a628 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800a1c8:	4b86      	ldr	r3, [pc, #536]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d0ec      	beq.n	800a1aa <RadioIrqProcess+0x3e>
 800a1d0:	699b      	ldr	r3, [r3, #24]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d0e9      	beq.n	800a1aa <RadioIrqProcess+0x3e>
            RadioEvents->CadDone( false );
 800a1d6:	4628      	mov	r0, r5
            RadioEvents->CadDone( true );
 800a1d8:	4798      	blx	r3
 800a1da:	e7e6      	b.n	800a1aa <RadioIrqProcess+0x3e>
    switch( SubgRf.RadioIrq )
 800a1dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1e0:	d1e3      	bne.n	800a1aa <RadioIrqProcess+0x3e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 800a1e2:	4b81      	ldr	r3, [pc, #516]	@ (800a3e8 <RadioIrqProcess+0x27c>)
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	4629      	mov	r1, r5
 800a1e8:	2002      	movs	r0, #2
 800a1ea:	f001 faab 	bl	800b744 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800a1ee:	f000 f917 	bl	800a420 <SUBGRF_GetOperatingMode>
 800a1f2:	2804      	cmp	r0, #4
 800a1f4:	d178      	bne.n	800a2e8 <RadioIrqProcess+0x17c>
            TimerStop( &TxTimeoutTimer );
 800a1f6:	487d      	ldr	r0, [pc, #500]	@ (800a3ec <RadioIrqProcess+0x280>)
 800a1f8:	f001 f90e 	bl	800b418 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	f000 fa13 	bl	800a628 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800a202:	4b78      	ldr	r3, [pc, #480]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d0cf      	beq.n	800a1aa <RadioIrqProcess+0x3e>
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	e010      	b.n	800a230 <RadioIrqProcess+0xc4>
        TimerStop( &TxTimeoutTimer );
 800a20e:	4877      	ldr	r0, [pc, #476]	@ (800a3ec <RadioIrqProcess+0x280>)
 800a210:	f001 f902 	bl	800b418 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 800a214:	2000      	movs	r0, #0
 800a216:	f000 fa07 	bl	800a628 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 800a21a:	f000 fec3 	bl	800afa4 <RFW_Is_LongPacketModeEnabled>
 800a21e:	2801      	cmp	r0, #1
 800a220:	d101      	bne.n	800a226 <RadioIrqProcess+0xba>
            RFW_DeInit_TxLongPacket( );
 800a222:	f000 fec8 	bl	800afb6 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800a226:	4b6f      	ldr	r3, [pc, #444]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d0bd      	beq.n	800a1aa <RadioIrqProcess+0x3e>
 800a22e:	681b      	ldr	r3, [r3, #0]
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800a230:	2b00      	cmp	r3, #0
 800a232:	d0ba      	beq.n	800a1aa <RadioIrqProcess+0x3e>
            RadioEvents->RxError( );
 800a234:	4798      	blx	r3
}
 800a236:	e7b8      	b.n	800a1aa <RadioIrqProcess+0x3e>
        TimerStop( &RxTimeoutTimer );
 800a238:	486d      	ldr	r0, [pc, #436]	@ (800a3f0 <RadioIrqProcess+0x284>)
 800a23a:	f001 f8ed 	bl	800b418 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 800a23e:	7865      	ldrb	r5, [r4, #1]
 800a240:	b995      	cbnz	r5, 800a268 <RadioIrqProcess+0xfc>
            SUBGRF_SetStandby( STDBY_RC );
 800a242:	4628      	mov	r0, r5
 800a244:	f000 f9f0 	bl	800a628 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 800a248:	4629      	mov	r1, r5
 800a24a:	f640 1002 	movw	r0, #2306	@ 0x902
 800a24e:	f000 f8ed 	bl	800a42c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 800a252:	f640 1044 	movw	r0, #2372	@ 0x944
 800a256:	f000 f8fd 	bl	800a454 <SUBGRF_ReadRegister>
 800a25a:	f040 0102 	orr.w	r1, r0, #2
 800a25e:	b2c9      	uxtb	r1, r1
 800a260:	f640 1044 	movw	r0, #2372	@ 0x944
 800a264:	f000 f8e2 	bl	800a42c <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 800a268:	22ff      	movs	r2, #255	@ 0xff
 800a26a:	f10d 0103 	add.w	r1, sp, #3
 800a26e:	4861      	ldr	r0, [pc, #388]	@ (800a3f4 <RadioIrqProcess+0x288>)
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800a270:	4d5c      	ldr	r5, [pc, #368]	@ (800a3e4 <RadioIrqProcess+0x278>)
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 800a272:	f000 fd6f 	bl	800ad54 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 800a276:	4860      	ldr	r0, [pc, #384]	@ (800a3f8 <RadioIrqProcess+0x28c>)
 800a278:	f000 fd82 	bl	800ad80 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800a27c:	682b      	ldr	r3, [r5, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d093      	beq.n	800a1aa <RadioIrqProcess+0x3e>
 800a282:	689e      	ldr	r6, [r3, #8]
 800a284:	2e00      	cmp	r6, #0
 800a286:	d090      	beq.n	800a1aa <RadioIrqProcess+0x3e>
            switch( SubgRf.PacketStatus.packetType )
 800a288:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	d108      	bne.n	800a2a2 <RadioIrqProcess+0x136>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 800a290:	f994 3031 	ldrsb.w	r3, [r4, #49]	@ 0x31
 800a294:	f994 2030 	ldrsb.w	r2, [r4, #48]	@ 0x30
 800a298:	f89d 1003 	ldrb.w	r1, [sp, #3]
 800a29c:	4855      	ldr	r0, [pc, #340]	@ (800a3f4 <RadioIrqProcess+0x288>)
 800a29e:	47b0      	blx	r6
                break;
 800a2a0:	e783      	b.n	800a1aa <RadioIrqProcess+0x3e>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 800a2a2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800a2a4:	a901      	add	r1, sp, #4
 800a2a6:	f000 fe31 	bl	800af0c <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 800a2aa:	9b01      	ldr	r3, [sp, #4]
 800a2ac:	f89d 1003 	ldrb.w	r1, [sp, #3]
 800a2b0:	4850      	ldr	r0, [pc, #320]	@ (800a3f4 <RadioIrqProcess+0x288>)
 800a2b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a2b6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800a2ba:	fb93 f3f2 	sdiv	r3, r3, r2
 800a2be:	682a      	ldr	r2, [r5, #0]
 800a2c0:	b25b      	sxtb	r3, r3
 800a2c2:	6895      	ldr	r5, [r2, #8]
 800a2c4:	f994 2029 	ldrsb.w	r2, [r4, #41]	@ 0x29
 800a2c8:	47a8      	blx	r5
                break;
 800a2ca:	e76e      	b.n	800a1aa <RadioIrqProcess+0x3e>
        SUBGRF_SetStandby( STDBY_RC );
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	f000 f9ab 	bl	800a628 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800a2d2:	4b44      	ldr	r3, [pc, #272]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f43f af67 	beq.w	800a1aa <RadioIrqProcess+0x3e>
 800a2dc:	699b      	ldr	r3, [r3, #24]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	f43f af63 	beq.w	800a1aa <RadioIrqProcess+0x3e>
            RadioEvents->CadDone( true );
 800a2e4:	2001      	movs	r0, #1
 800a2e6:	e777      	b.n	800a1d8 <RadioIrqProcess+0x6c>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800a2e8:	f000 f89a 	bl	800a420 <SUBGRF_GetOperatingMode>
 800a2ec:	2805      	cmp	r0, #5
 800a2ee:	f47f af5c 	bne.w	800a1aa <RadioIrqProcess+0x3e>
            TimerStop( &RxTimeoutTimer );
 800a2f2:	483f      	ldr	r0, [pc, #252]	@ (800a3f0 <RadioIrqProcess+0x284>)
 800a2f4:	f001 f890 	bl	800b418 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	f000 f995 	bl	800a628 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a2fe:	4b39      	ldr	r3, [pc, #228]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2b00      	cmp	r3, #0
 800a304:	f43f af51 	beq.w	800a1aa <RadioIrqProcess+0x3e>
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	e791      	b.n	800a230 <RadioIrqProcess+0xc4>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 800a30c:	2100      	movs	r1, #0
 800a30e:	4b3b      	ldr	r3, [pc, #236]	@ (800a3fc <RadioIrqProcess+0x290>)
 800a310:	2201      	movs	r2, #1
 800a312:	2002      	movs	r0, #2
 800a314:	f001 fa16 	bl	800b744 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 800a318:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800a31a:	2900      	cmp	r1, #0
 800a31c:	f43f af45 	beq.w	800a1aa <RadioIrqProcess+0x3e>
    SUBGRF_WriteRegister( addr, data );
 800a320:	f3c1 4107 	ubfx	r1, r1, #16, #8
 800a324:	f640 1003 	movw	r0, #2307	@ 0x903
 800a328:	f000 f880 	bl	800a42c <SUBGRF_WriteRegister>
 800a32c:	f894 1059 	ldrb.w	r1, [r4, #89]	@ 0x59
 800a330:	f640 1004 	movw	r0, #2308	@ 0x904
 800a334:	f000 f87a 	bl	800a42c <SUBGRF_WriteRegister>
 800a338:	f894 1058 	ldrb.w	r1, [r4, #88]	@ 0x58
 800a33c:	f640 1005 	movw	r0, #2309	@ 0x905
 800a340:	f000 f874 	bl	800a42c <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 800a344:	f640 1002 	movw	r0, #2306	@ 0x902
 800a348:	f000 f884 	bl	800a454 <SUBGRF_ReadRegister>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 800a34c:	f040 0101 	orr.w	r1, r0, #1
    SUBGRF_WriteRegister( addr, data );
 800a350:	b2c9      	uxtb	r1, r1
 800a352:	f640 1002 	movw	r0, #2306	@ 0x902
 800a356:	f000 f869 	bl	800a42c <SUBGRF_WriteRegister>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 800a35a:	2300      	movs	r3, #0
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800a35c:	f240 2162 	movw	r1, #610	@ 0x262
 800a360:	461a      	mov	r2, r3
 800a362:	4608      	mov	r0, r1
            SubgRf.RxDcPreambleDetectTimeout = 0;
 800a364:	65a3      	str	r3, [r4, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800a366:	f000 facb 	bl	800a900 <SUBGRF_SetDioIrqParams>
 800a36a:	e71e      	b.n	800a1aa <RadioIrqProcess+0x3e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 800a36c:	4b24      	ldr	r3, [pc, #144]	@ (800a400 <RadioIrqProcess+0x294>)
 800a36e:	2201      	movs	r2, #1
 800a370:	2100      	movs	r1, #0
 800a372:	2002      	movs	r0, #2
 800a374:	f001 f9e6 	bl	800b744 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 800a378:	f000 fe12 	bl	800afa0 <RFW_Is_Init>
 800a37c:	2801      	cmp	r0, #1
 800a37e:	f47f af14 	bne.w	800a1aa <RadioIrqProcess+0x3e>
            RFW_ReceivePayload( );
 800a382:	f000 fe19 	bl	800afb8 <RFW_ReceivePayload>
 800a386:	e710      	b.n	800a1aa <RadioIrqProcess+0x3e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800a388:	4b1e      	ldr	r3, [pc, #120]	@ (800a404 <RadioIrqProcess+0x298>)
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800a38a:	2201      	movs	r2, #1
 800a38c:	2100      	movs	r1, #0
 800a38e:	2002      	movs	r0, #2
 800a390:	f001 f9d8 	bl	800b744 <UTIL_ADV_TRACE_COND_FSend>
 800a394:	e709      	b.n	800a1aa <RadioIrqProcess+0x3e>
        TimerStop( &RxTimeoutTimer );
 800a396:	4816      	ldr	r0, [pc, #88]	@ (800a3f0 <RadioIrqProcess+0x284>)
 800a398:	f001 f83e 	bl	800b418 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 800a39c:	7860      	ldrb	r0, [r4, #1]
 800a39e:	b908      	cbnz	r0, 800a3a4 <RadioIrqProcess+0x238>
            SUBGRF_SetStandby( STDBY_RC );
 800a3a0:	f000 f942 	bl	800a628 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a3a4:	4b0f      	ldr	r3, [pc, #60]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	f43f aefe 	beq.w	800a1aa <RadioIrqProcess+0x3e>
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f43f aefa 	beq.w	800a1aa <RadioIrqProcess+0x3e>
            RadioEvents->RxTimeout( );
 800a3b6:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800a3b8:	4b13      	ldr	r3, [pc, #76]	@ (800a408 <RadioIrqProcess+0x29c>)
 800a3ba:	e7e6      	b.n	800a38a <RadioIrqProcess+0x21e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 800a3bc:	4b13      	ldr	r3, [pc, #76]	@ (800a40c <RadioIrqProcess+0x2a0>)
 800a3be:	2201      	movs	r2, #1
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	2002      	movs	r0, #2
 800a3c4:	f001 f9be 	bl	800b744 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 800a3c8:	7860      	ldrb	r0, [r4, #1]
 800a3ca:	b908      	cbnz	r0, 800a3d0 <RadioIrqProcess+0x264>
            SUBGRF_SetStandby( STDBY_RC );
 800a3cc:	f000 f92c 	bl	800a628 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800a3d0:	4b04      	ldr	r3, [pc, #16]	@ (800a3e4 <RadioIrqProcess+0x278>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f43f aee8 	beq.w	800a1aa <RadioIrqProcess+0x3e>
 800a3da:	691b      	ldr	r3, [r3, #16]
 800a3dc:	e728      	b.n	800a230 <RadioIrqProcess+0xc4>
 800a3de:	bf00      	nop
 800a3e0:	200090d4 	.word	0x200090d4
 800a3e4:	20009130 	.word	0x20009130
 800a3e8:	0800fb7a 	.word	0x0800fb7a
 800a3ec:	200090bc 	.word	0x200090bc
 800a3f0:	200090a4 	.word	0x200090a4
 800a3f4:	20009134 	.word	0x20009134
 800a3f8:	200090f8 	.word	0x200090f8
 800a3fc:	0800fb8e 	.word	0x0800fb8e
 800a400:	0800fb97 	.word	0x0800fb97
 800a404:	0800fba1 	.word	0x0800fba1
 800a408:	0800fbaa 	.word	0x0800fbaa
 800a40c:	0800fbb3 	.word	0x0800fbb3

0800a410 <RadioOnDioIrq>:
    SubgRf.RadioIrq = radioIrq;
 800a410:	4b02      	ldr	r3, [pc, #8]	@ (800a41c <RadioOnDioIrq+0xc>)
 800a412:	f8a3 0054 	strh.w	r0, [r3, #84]	@ 0x54
    RADIO_IRQ_PROCESS();
 800a416:	f7ff bea9 	b.w	800a16c <RadioIrqProcess>
 800a41a:	bf00      	nop
 800a41c:	200090d4 	.word	0x200090d4

0800a420 <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 800a420:	4b01      	ldr	r3, [pc, #4]	@ (800a428 <SUBGRF_GetOperatingMode+0x8>)
 800a422:	7818      	ldrb	r0, [r3, #0]
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop
 800a428:	20009242 	.word	0x20009242

0800a42c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800a42c:	b513      	push	{r0, r1, r4, lr}
 800a42e:	f88d 1007 	strb.w	r1, [sp, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a432:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a436:	b672      	cpsid	i
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800a438:	2301      	movs	r3, #1
 800a43a:	4601      	mov	r1, r0
 800a43c:	f10d 0207 	add.w	r2, sp, #7
 800a440:	4803      	ldr	r0, [pc, #12]	@ (800a450 <SUBGRF_WriteRegister+0x24>)
 800a442:	f7fb fb3b 	bl	8005abc <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a446:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
}
 800a44a:	b002      	add	sp, #8
 800a44c:	bd10      	pop	{r4, pc}
 800a44e:	bf00      	nop
 800a450:	2000620c 	.word	0x2000620c

0800a454 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800a454:	b513      	push	{r0, r1, r4, lr}
 800a456:	4601      	mov	r1, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a458:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a45c:	b672      	cpsid	i
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800a45e:	2301      	movs	r3, #1
 800a460:	f10d 0207 	add.w	r2, sp, #7
 800a464:	4804      	ldr	r0, [pc, #16]	@ (800a478 <SUBGRF_ReadRegister+0x24>)
 800a466:	f7fb fb62 	bl	8005b2e <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a46a:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
    return data;
}
 800a46e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800a472:	b002      	add	sp, #8
 800a474:	bd10      	pop	{r4, pc}
 800a476:	bf00      	nop
 800a478:	2000620c 	.word	0x2000620c

0800a47c <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 800a47c:	b510      	push	{r4, lr}
 800a47e:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 800a480:	f000 fdcc 	bl	800b01c <RBI_IsDCDC>
 800a484:	2801      	cmp	r0, #1
 800a486:	d10c      	bne.n	800a4a2 <Radio_SMPS_Set+0x26>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800a488:	f640 1023 	movw	r0, #2339	@ 0x923
 800a48c:	f7ff ffe2 	bl	800a454 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800a490:	f000 01f9 	and.w	r1, r0, #249	@ 0xf9
 800a494:	4321      	orrs	r1, r4
 800a496:	f640 1023 	movw	r0, #2339	@ 0x923
  }
}
 800a49a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800a49e:	f7ff bfc5 	b.w	800a42c <SUBGRF_WriteRegister>
}
 800a4a2:	bd10      	pop	{r4, pc}

0800a4a4 <SUBGRF_SetWhiteningSeed>:
{
 800a4a4:	b510      	push	{r4, lr}
    return PacketType;
 800a4a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d8 <SUBGRF_SetWhiteningSeed+0x34>)
    switch( SUBGRF_GetPacketType( ) )
 800a4a8:	781b      	ldrb	r3, [r3, #0]
{
 800a4aa:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 800a4ac:	b99b      	cbnz	r3, 800a4d6 <SUBGRF_SetWhiteningSeed+0x32>
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800a4ae:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a4b2:	f7ff ffcf 	bl	800a454 <SUBGRF_ReadRegister>
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800a4b6:	f3c4 2100 	ubfx	r1, r4, #8, #1
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800a4ba:	f000 00fe 	and.w	r0, r0, #254	@ 0xfe
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800a4be:	4301      	orrs	r1, r0
 800a4c0:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a4c4:	f7ff ffb2 	bl	800a42c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800a4c8:	b2e1      	uxtb	r1, r4
 800a4ca:	f240 60b9 	movw	r0, #1721	@ 0x6b9
}
 800a4ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800a4d2:	f7ff bfab 	b.w	800a42c <SUBGRF_WriteRegister>
}
 800a4d6:	bd10      	pop	{r4, pc}
 800a4d8:	20009241 	.word	0x20009241

0800a4dc <SUBGRF_WriteRegisters>:
{
 800a4dc:	b510      	push	{r4, lr}
 800a4de:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4e0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a4e4:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800a4e6:	460a      	mov	r2, r1
 800a4e8:	4601      	mov	r1, r0
 800a4ea:	4803      	ldr	r0, [pc, #12]	@ (800a4f8 <SUBGRF_WriteRegisters+0x1c>)
 800a4ec:	f7fb fae6 	bl	8005abc <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4f0:	f384 8810 	msr	PRIMASK, r4
}
 800a4f4:	bd10      	pop	{r4, pc}
 800a4f6:	bf00      	nop
 800a4f8:	2000620c 	.word	0x2000620c

0800a4fc <SUBGRF_SetSyncWord>:
{
 800a4fc:	b508      	push	{r3, lr}
 800a4fe:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800a500:	2208      	movs	r2, #8
 800a502:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 800a506:	f7ff ffe9 	bl	800a4dc <SUBGRF_WriteRegisters>
}
 800a50a:	2000      	movs	r0, #0
 800a50c:	bd08      	pop	{r3, pc}
	...

0800a510 <SUBGRF_SetCrcSeed>:
{
 800a510:	b507      	push	{r0, r1, r2, lr}
    return PacketType;
 800a512:	4b07      	ldr	r3, [pc, #28]	@ (800a530 <SUBGRF_SetCrcSeed+0x20>)
    switch( SUBGRF_GetPacketType( ) )
 800a514:	781b      	ldrb	r3, [r3, #0]
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800a516:	ba40      	rev16	r0, r0
 800a518:	f8ad 0004 	strh.w	r0, [sp, #4]
    switch( SUBGRF_GetPacketType( ) )
 800a51c:	b92b      	cbnz	r3, 800a52a <SUBGRF_SetCrcSeed+0x1a>
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800a51e:	2202      	movs	r2, #2
 800a520:	a901      	add	r1, sp, #4
 800a522:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 800a526:	f7ff ffd9 	bl	800a4dc <SUBGRF_WriteRegisters>
}
 800a52a:	b003      	add	sp, #12
 800a52c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a530:	20009241 	.word	0x20009241

0800a534 <SUBGRF_SetCrcPolynomial>:
{
 800a534:	b507      	push	{r0, r1, r2, lr}
    return PacketType;
 800a536:	4b07      	ldr	r3, [pc, #28]	@ (800a554 <SUBGRF_SetCrcPolynomial+0x20>)
    switch( SUBGRF_GetPacketType( ) )
 800a538:	781b      	ldrb	r3, [r3, #0]
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800a53a:	ba40      	rev16	r0, r0
 800a53c:	f8ad 0004 	strh.w	r0, [sp, #4]
    switch( SUBGRF_GetPacketType( ) )
 800a540:	b92b      	cbnz	r3, 800a54e <SUBGRF_SetCrcPolynomial+0x1a>
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800a542:	2202      	movs	r2, #2
 800a544:	a901      	add	r1, sp, #4
 800a546:	f240 60be 	movw	r0, #1726	@ 0x6be
 800a54a:	f7ff ffc7 	bl	800a4dc <SUBGRF_WriteRegisters>
}
 800a54e:	b003      	add	sp, #12
 800a550:	f85d fb04 	ldr.w	pc, [sp], #4
 800a554:	20009241 	.word	0x20009241

0800a558 <SUBGRF_ReadRegisters>:
{
 800a558:	b510      	push	{r4, lr}
 800a55a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a55c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a560:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800a562:	460a      	mov	r2, r1
 800a564:	4601      	mov	r1, r0
 800a566:	4803      	ldr	r0, [pc, #12]	@ (800a574 <SUBGRF_ReadRegisters+0x1c>)
 800a568:	f7fb fae1 	bl	8005b2e <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a56c:	f384 8810 	msr	PRIMASK, r4
}
 800a570:	bd10      	pop	{r4, pc}
 800a572:	bf00      	nop
 800a574:	2000620c 	.word	0x2000620c

0800a578 <SUBGRF_WriteBuffer>:
{
 800a578:	b510      	push	{r4, lr}
 800a57a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a57c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a580:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800a582:	460a      	mov	r2, r1
 800a584:	4601      	mov	r1, r0
 800a586:	4803      	ldr	r0, [pc, #12]	@ (800a594 <SUBGRF_WriteBuffer+0x1c>)
 800a588:	f7fb fbc5 	bl	8005d16 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a58c:	f384 8810 	msr	PRIMASK, r4
}
 800a590:	bd10      	pop	{r4, pc}
 800a592:	bf00      	nop
 800a594:	2000620c 	.word	0x2000620c

0800a598 <SUBGRF_SetPayload>:
{
 800a598:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800a59a:	4601      	mov	r1, r0
 800a59c:	2000      	movs	r0, #0
 800a59e:	f7ff bfeb 	b.w	800a578 <SUBGRF_WriteBuffer>
	...

0800a5a4 <SUBGRF_ReadBuffer>:
{
 800a5a4:	b510      	push	{r4, lr}
 800a5a6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5a8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a5ac:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800a5ae:	460a      	mov	r2, r1
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	4803      	ldr	r0, [pc, #12]	@ (800a5c0 <SUBGRF_ReadBuffer+0x1c>)
 800a5b4:	f7fb fbe2 	bl	8005d7c <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5b8:	f384 8810 	msr	PRIMASK, r4
}
 800a5bc:	bd10      	pop	{r4, pc}
 800a5be:	bf00      	nop
 800a5c0:	2000620c 	.word	0x2000620c

0800a5c4 <SUBGRF_WriteCommand>:
{
 800a5c4:	b510      	push	{r4, lr}
 800a5c6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5c8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a5cc:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800a5ce:	460a      	mov	r2, r1
 800a5d0:	4601      	mov	r1, r0
 800a5d2:	4803      	ldr	r0, [pc, #12]	@ (800a5e0 <SUBGRF_WriteCommand+0x1c>)
 800a5d4:	f7fb fae6 	bl	8005ba4 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5d8:	f384 8810 	msr	PRIMASK, r4
}
 800a5dc:	bd10      	pop	{r4, pc}
 800a5de:	bf00      	nop
 800a5e0:	2000620c 	.word	0x2000620c

0800a5e4 <SUBGRF_SetSleep>:
{
 800a5e4:	b513      	push	{r0, r1, r4, lr}
 800a5e6:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	f000 fd11 	bl	800b010 <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a5ee:	2002      	movs	r0, #2
 800a5f0:	f7ff ff44 	bl	800a47c <Radio_SMPS_Set>
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a5f4:	f3c4 0340 	ubfx	r3, r4, #1, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a5f8:	f3c4 0280 	ubfx	r2, r4, #2, #1
 800a5fc:	005b      	lsls	r3, r3, #1
 800a5fe:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800a602:	f3c4 0400 	ubfx	r4, r4, #0, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a606:	4323      	orrs	r3, r4
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800a608:	2201      	movs	r2, #1
 800a60a:	f10d 0107 	add.w	r1, sp, #7
 800a60e:	2084      	movs	r0, #132	@ 0x84
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a610:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800a614:	f7ff ffd6 	bl	800a5c4 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 800a618:	4b02      	ldr	r3, [pc, #8]	@ (800a624 <SUBGRF_SetSleep+0x40>)
 800a61a:	2200      	movs	r2, #0
 800a61c:	701a      	strb	r2, [r3, #0]
}
 800a61e:	b002      	add	sp, #8
 800a620:	bd10      	pop	{r4, pc}
 800a622:	bf00      	nop
 800a624:	20009242 	.word	0x20009242

0800a628 <SUBGRF_SetStandby>:
{
 800a628:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800a62a:	2201      	movs	r2, #1
{
 800a62c:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800a630:	f10d 0107 	add.w	r1, sp, #7
 800a634:	2080      	movs	r0, #128	@ 0x80
 800a636:	f7ff ffc5 	bl	800a5c4 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800a63a:	f89d 3007 	ldrb.w	r3, [sp, #7]
        OperatingMode = MODE_STDBY_RC;
 800a63e:	2b00      	cmp	r3, #0
 800a640:	4b03      	ldr	r3, [pc, #12]	@ (800a650 <SUBGRF_SetStandby+0x28>)
 800a642:	bf14      	ite	ne
 800a644:	2202      	movne	r2, #2
 800a646:	2201      	moveq	r2, #1
 800a648:	701a      	strb	r2, [r3, #0]
}
 800a64a:	b003      	add	sp, #12
 800a64c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a650:	20009242 	.word	0x20009242

0800a654 <SUBGRF_SetTx>:
{
 800a654:	b507      	push	{r0, r1, r2, lr}
    OperatingMode = MODE_TX;
 800a656:	4b09      	ldr	r3, [pc, #36]	@ (800a67c <SUBGRF_SetTx+0x28>)
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a658:	f88d 0006 	strb.w	r0, [sp, #6]
    OperatingMode = MODE_TX;
 800a65c:	2204      	movs	r2, #4
 800a65e:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a660:	0c03      	lsrs	r3, r0, #16
 800a662:	f88d 3004 	strb.w	r3, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800a666:	2203      	movs	r2, #3
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a668:	0a03      	lsrs	r3, r0, #8
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800a66a:	a901      	add	r1, sp, #4
 800a66c:	2083      	movs	r0, #131	@ 0x83
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a66e:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800a672:	f7ff ffa7 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a676:	b003      	add	sp, #12
 800a678:	f85d fb04 	ldr.w	pc, [sp], #4
 800a67c:	20009242 	.word	0x20009242

0800a680 <SUBGRF_SendPayload>:
{
 800a680:	b510      	push	{r4, lr}
 800a682:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 800a684:	f7ff ff88 	bl	800a598 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800a688:	4620      	mov	r0, r4
}
 800a68a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SUBGRF_SetTx( timeout );
 800a68e:	f7ff bfe1 	b.w	800a654 <SUBGRF_SetTx>
	...

0800a694 <SUBGRF_SetRx>:
{
 800a694:	b507      	push	{r0, r1, r2, lr}
    OperatingMode = MODE_RX;
 800a696:	4b09      	ldr	r3, [pc, #36]	@ (800a6bc <SUBGRF_SetRx+0x28>)
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a698:	f88d 0006 	strb.w	r0, [sp, #6]
    OperatingMode = MODE_RX;
 800a69c:	2205      	movs	r2, #5
 800a69e:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a6a0:	0c03      	lsrs	r3, r0, #16
 800a6a2:	f88d 3004 	strb.w	r3, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a6a6:	2203      	movs	r2, #3
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a6a8:	0a03      	lsrs	r3, r0, #8
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a6aa:	a901      	add	r1, sp, #4
 800a6ac:	2082      	movs	r0, #130	@ 0x82
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a6ae:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a6b2:	f7ff ff87 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a6b6:	b003      	add	sp, #12
 800a6b8:	f85d fb04 	ldr.w	pc, [sp], #4
 800a6bc:	20009242 	.word	0x20009242

0800a6c0 <SUBGRF_GetRandom>:
{
 800a6c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    uint32_t number = 0;
 800a6c2:	2600      	movs	r6, #0
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800a6c4:	f640 00e2 	movw	r0, #2274	@ 0x8e2
    uint32_t number = 0;
 800a6c8:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800a6ca:	f7ff fec3 	bl	800a454 <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800a6ce:	f000 01fe 	and.w	r1, r0, #254	@ 0xfe
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800a6d2:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800a6d4:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a6d8:	f7ff fea8 	bl	800a42c <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800a6dc:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a6e0:	f7ff feb8 	bl	800a454 <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800a6e4:	f000 017f 	and.w	r1, r0, #127	@ 0x7f
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800a6e8:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800a6ea:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a6ee:	f7ff fe9d 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800a6f2:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 800a6f6:	f7ff ffcd 	bl	800a694 <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800a6fa:	2204      	movs	r2, #4
 800a6fc:	eb0d 0102 	add.w	r1, sp, r2
 800a700:	f640 0019 	movw	r0, #2073	@ 0x819
 800a704:	f7ff ff28 	bl	800a558 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 800a708:	4630      	mov	r0, r6
 800a70a:	f7ff ff8d 	bl	800a628 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800a70e:	4629      	mov	r1, r5
 800a710:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a714:	f7ff fe8a 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800a718:	4621      	mov	r1, r4
 800a71a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a71e:	f7ff fe85 	bl	800a42c <SUBGRF_WriteRegister>
}
 800a722:	9801      	ldr	r0, [sp, #4]
 800a724:	b002      	add	sp, #8
 800a726:	bd70      	pop	{r4, r5, r6, pc}

0800a728 <SUBGRF_SetRxBoosted>:
{
 800a728:	b513      	push	{r0, r1, r4, lr}
    OperatingMode = MODE_RX;
 800a72a:	4b0c      	ldr	r3, [pc, #48]	@ (800a75c <SUBGRF_SetRxBoosted+0x34>)
{
 800a72c:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 800a72e:	2205      	movs	r2, #5
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800a730:	2197      	movs	r1, #151	@ 0x97
 800a732:	f640 00ac 	movw	r0, #2220	@ 0x8ac
    OperatingMode = MODE_RX;
 800a736:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800a738:	f7ff fe78 	bl	800a42c <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a73c:	0c23      	lsrs	r3, r4, #16
 800a73e:	f88d 3004 	strb.w	r3, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a742:	2203      	movs	r2, #3
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a744:	0a23      	lsrs	r3, r4, #8
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a746:	a901      	add	r1, sp, #4
 800a748:	2082      	movs	r0, #130	@ 0x82
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a74a:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a74e:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a752:	f7ff ff37 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a756:	b002      	add	sp, #8
 800a758:	bd10      	pop	{r4, pc}
 800a75a:	bf00      	nop
 800a75c:	20009242 	.word	0x20009242

0800a760 <SUBGRF_SetRxDutyCycle>:
{
 800a760:	b507      	push	{r0, r1, r2, lr}
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800a762:	0c03      	lsrs	r3, r0, #16
 800a764:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800a768:	0a03      	lsrs	r3, r0, #8
 800a76a:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800a76e:	0c0b      	lsrs	r3, r1, #16
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800a770:	ba49      	rev16	r1, r1
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800a772:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800a776:	f8ad 1004 	strh.w	r1, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800a77a:	2206      	movs	r2, #6
 800a77c:	4669      	mov	r1, sp
 800a77e:	2094      	movs	r0, #148	@ 0x94
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800a780:	f88d 3003 	strb.w	r3, [sp, #3]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800a784:	f7ff ff1e 	bl	800a5c4 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 800a788:	4b02      	ldr	r3, [pc, #8]	@ (800a794 <SUBGRF_SetRxDutyCycle+0x34>)
 800a78a:	2206      	movs	r2, #6
 800a78c:	701a      	strb	r2, [r3, #0]
}
 800a78e:	b003      	add	sp, #12
 800a790:	f85d fb04 	ldr.w	pc, [sp], #4
 800a794:	20009242 	.word	0x20009242

0800a798 <SUBGRF_SetCad>:
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800a798:	2200      	movs	r2, #0
{
 800a79a:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800a79c:	4611      	mov	r1, r2
 800a79e:	20c5      	movs	r0, #197	@ 0xc5
 800a7a0:	f7ff ff10 	bl	800a5c4 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800a7a4:	4b01      	ldr	r3, [pc, #4]	@ (800a7ac <SUBGRF_SetCad+0x14>)
 800a7a6:	2207      	movs	r2, #7
 800a7a8:	701a      	strb	r2, [r3, #0]
}
 800a7aa:	bd08      	pop	{r3, pc}
 800a7ac:	20009242 	.word	0x20009242

0800a7b0 <SUBGRF_SetTxContinuousWave>:
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	4611      	mov	r1, r2
 800a7b4:	20d1      	movs	r0, #209	@ 0xd1
 800a7b6:	f7ff bf05 	b.w	800a5c4 <SUBGRF_WriteCommand>

0800a7ba <SUBGRF_SetTxInfinitePreamble>:
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	4611      	mov	r1, r2
 800a7be:	20d2      	movs	r0, #210	@ 0xd2
 800a7c0:	f7ff bf00 	b.w	800a5c4 <SUBGRF_WriteCommand>

0800a7c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 800a7c4:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800a7c6:	2201      	movs	r2, #1
{
 800a7c8:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800a7cc:	f10d 0107 	add.w	r1, sp, #7
 800a7d0:	209f      	movs	r0, #159	@ 0x9f
 800a7d2:	f7ff fef7 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a7d6:	b003      	add	sp, #12
 800a7d8:	f85d fb04 	ldr.w	pc, [sp], #4

0800a7dc <SUBGRF_SetLoRaSymbNumTimeout>:
{
 800a7dc:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800a7de:	2201      	movs	r2, #1
{
 800a7e0:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800a7e4:	f10d 0107 	add.w	r1, sp, #7
 800a7e8:	20a0      	movs	r0, #160	@ 0xa0
 800a7ea:	f7ff feeb 	bl	800a5c4 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 800a7ee:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800a7f2:	293f      	cmp	r1, #63	@ 0x3f
 800a7f4:	d907      	bls.n	800a806 <SUBGRF_SetLoRaSymbNumTimeout+0x2a>
        reg = exp + ( mant << 3 );
 800a7f6:	f001 01f8 	and.w	r1, r1, #248	@ 0xf8
 800a7fa:	3101      	adds	r1, #1
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800a7fc:	b2c9      	uxtb	r1, r1
 800a7fe:	f240 7006 	movw	r0, #1798	@ 0x706
 800a802:	f7ff fe13 	bl	800a42c <SUBGRF_WriteRegister>
}
 800a806:	b003      	add	sp, #12
 800a808:	f85d fb04 	ldr.w	pc, [sp], #4

0800a80c <SUBGRF_SetRegulatorMode>:
{
 800a80c:	b507      	push	{r0, r1, r2, lr}
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800a80e:	f000 fc05 	bl	800b01c <RBI_IsDCDC>
 800a812:	1e43      	subs	r3, r0, #1
 800a814:	4258      	negs	r0, r3
 800a816:	4158      	adcs	r0, r3
 800a818:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800a81c:	2201      	movs	r2, #1
 800a81e:	f10d 0107 	add.w	r1, sp, #7
 800a822:	2096      	movs	r0, #150	@ 0x96
 800a824:	f7ff fece 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a828:	b003      	add	sp, #12
 800a82a:	f85d fb04 	ldr.w	pc, [sp], #4

0800a82e <SUBGRF_Calibrate>:
{
 800a82e:	b507      	push	{r0, r1, r2, lr}
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a830:	f000 0360 	and.w	r3, r0, #96	@ 0x60
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800a834:	f3c0 0200 	ubfx	r2, r0, #0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a838:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a83a:	f3c0 1200 	ubfx	r2, r0, #4, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a83e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a842:	f3c0 02c0 	ubfx	r2, r0, #3, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a846:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a84a:	f3c0 0280 	ubfx	r2, r0, #2, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a84e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 800a852:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800a856:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800a85a:	2201      	movs	r2, #1
 800a85c:	f10d 0107 	add.w	r1, sp, #7
 800a860:	2089      	movs	r0, #137	@ 0x89
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a862:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800a866:	f7ff fead 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a86a:	b003      	add	sp, #12
 800a86c:	f85d fb04 	ldr.w	pc, [sp], #4

0800a870 <SUBGRF_CalibrateImage>:
    if( freq > 900000000 )
 800a870:	4b15      	ldr	r3, [pc, #84]	@ (800a8c8 <SUBGRF_CalibrateImage+0x58>)
 800a872:	4298      	cmp	r0, r3
{
 800a874:	b507      	push	{r0, r1, r2, lr}
    if( freq > 900000000 )
 800a876:	d81b      	bhi.n	800a8b0 <SUBGRF_CalibrateImage+0x40>
    else if( freq > 850000000 )
 800a878:	4b14      	ldr	r3, [pc, #80]	@ (800a8cc <SUBGRF_CalibrateImage+0x5c>)
 800a87a:	4298      	cmp	r0, r3
 800a87c:	d81b      	bhi.n	800a8b6 <SUBGRF_CalibrateImage+0x46>
    else if( freq > 770000000 )
 800a87e:	4b14      	ldr	r3, [pc, #80]	@ (800a8d0 <SUBGRF_CalibrateImage+0x60>)
 800a880:	4298      	cmp	r0, r3
 800a882:	d81b      	bhi.n	800a8bc <SUBGRF_CalibrateImage+0x4c>
    else if( freq > 460000000 )
 800a884:	4b13      	ldr	r3, [pc, #76]	@ (800a8d4 <SUBGRF_CalibrateImage+0x64>)
 800a886:	4298      	cmp	r0, r3
 800a888:	d81b      	bhi.n	800a8c2 <SUBGRF_CalibrateImage+0x52>
    else if( freq > 425000000 )
 800a88a:	4b13      	ldr	r3, [pc, #76]	@ (800a8d8 <SUBGRF_CalibrateImage+0x68>)
 800a88c:	4298      	cmp	r0, r3
 800a88e:	bf8b      	itete	hi
 800a890:	226b      	movhi	r2, #107	@ 0x6b
 800a892:	2229      	movls	r2, #41	@ 0x29
 800a894:	236f      	movhi	r3, #111	@ 0x6f
 800a896:	232b      	movls	r3, #43	@ 0x2b
        calFreq[0] = 0xE1;
 800a898:	f88d 2004 	strb.w	r2, [sp, #4]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800a89c:	a901      	add	r1, sp, #4
 800a89e:	2202      	movs	r2, #2
 800a8a0:	2098      	movs	r0, #152	@ 0x98
        calFreq[1] = 0xE9;
 800a8a2:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800a8a6:	f7ff fe8d 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a8aa:	b003      	add	sp, #12
 800a8ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8b0:	22e1      	movs	r2, #225	@ 0xe1
 800a8b2:	23e9      	movs	r3, #233	@ 0xe9
 800a8b4:	e7f0      	b.n	800a898 <SUBGRF_CalibrateImage+0x28>
 800a8b6:	22d7      	movs	r2, #215	@ 0xd7
 800a8b8:	23db      	movs	r3, #219	@ 0xdb
 800a8ba:	e7ed      	b.n	800a898 <SUBGRF_CalibrateImage+0x28>
 800a8bc:	22c1      	movs	r2, #193	@ 0xc1
 800a8be:	23c5      	movs	r3, #197	@ 0xc5
 800a8c0:	e7ea      	b.n	800a898 <SUBGRF_CalibrateImage+0x28>
 800a8c2:	2275      	movs	r2, #117	@ 0x75
 800a8c4:	2381      	movs	r3, #129	@ 0x81
 800a8c6:	e7e7      	b.n	800a898 <SUBGRF_CalibrateImage+0x28>
 800a8c8:	35a4e900 	.word	0x35a4e900
 800a8cc:	32a9f880 	.word	0x32a9f880
 800a8d0:	2de54480 	.word	0x2de54480
 800a8d4:	1b6b0b00 	.word	0x1b6b0b00
 800a8d8:	1954fc40 	.word	0x1954fc40

0800a8dc <SUBGRF_SetPaConfig>:
{
 800a8dc:	b507      	push	{r0, r1, r2, lr}
    buf[2] = deviceSel;
 800a8de:	f88d 2006 	strb.w	r2, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800a8e2:	2204      	movs	r2, #4
    buf[0] = paDutyCycle;
 800a8e4:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 800a8e8:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800a8ec:	2095      	movs	r0, #149	@ 0x95
 800a8ee:	eb0d 0102 	add.w	r1, sp, r2
    buf[3] = paLut;
 800a8f2:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800a8f6:	f7ff fe65 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a8fa:	b003      	add	sp, #12
 800a8fc:	f85d fb04 	ldr.w	pc, [sp], #4

0800a900 <SUBGRF_SetDioIrqParams>:
{
 800a900:	b507      	push	{r0, r1, r2, lr}
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800a902:	ba52      	rev16	r2, r2
 800a904:	f8ad 2004 	strh.w	r2, [sp, #4]
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800a908:	ba40      	rev16	r0, r0
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800a90a:	2208      	movs	r2, #8
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800a90c:	ba49      	rev16	r1, r1
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800a90e:	f8ad 0000 	strh.w	r0, [sp]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800a912:	f8ad 1002 	strh.w	r1, [sp, #2]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800a916:	ba5b      	rev16	r3, r3
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800a918:	4669      	mov	r1, sp
 800a91a:	4610      	mov	r0, r2
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800a91c:	f8ad 3006 	strh.w	r3, [sp, #6]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800a920:	f7ff fe50 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a924:	b003      	add	sp, #12
 800a926:	f85d fb04 	ldr.w	pc, [sp], #4

0800a92a <SUBGRF_SetTcxoMode>:
{
 800a92a:	b507      	push	{r0, r1, r2, lr}
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a92c:	0c0b      	lsrs	r3, r1, #16
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800a92e:	2204      	movs	r2, #4
    buf[0] = tcxoVoltage & 0x07;
 800a930:	f000 0007 	and.w	r0, r0, #7
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a934:	ba49      	rev16	r1, r1
    buf[0] = tcxoVoltage & 0x07;
 800a936:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a93a:	f8ad 1006 	strh.w	r1, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800a93e:	2097      	movs	r0, #151	@ 0x97
 800a940:	eb0d 0102 	add.w	r1, sp, r2
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a944:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800a948:	f7ff fe3c 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a94c:	b003      	add	sp, #12
 800a94e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800a954 <SUBGRF_Init>:
{
 800a954:	b510      	push	{r4, lr}
    if ( dioIrq != NULL)
 800a956:	b108      	cbz	r0, 800a95c <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 800a958:	4b19      	ldr	r3, [pc, #100]	@ (800a9c0 <SUBGRF_Init+0x6c>)
 800a95a:	6018      	str	r0, [r3, #0]
    RADIO_INIT();
 800a95c:	f7f8 fbc4 	bl	80030e8 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a960:	2002      	movs	r0, #2
 800a962:	f7ff fd8b 	bl	800a47c <Radio_SMPS_Set>
    ImageCalibrated = false;
 800a966:	2400      	movs	r4, #0
 800a968:	4b16      	ldr	r3, [pc, #88]	@ (800a9c4 <SUBGRF_Init+0x70>)
    SUBGRF_SetStandby( STDBY_RC );
 800a96a:	4620      	mov	r0, r4
    ImageCalibrated = false;
 800a96c:	701c      	strb	r4, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 800a96e:	f7ff fe5b 	bl	800a628 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 800a972:	f000 fb51 	bl	800b018 <RBI_IsTCXO>
 800a976:	2801      	cmp	r0, #1
 800a978:	d116      	bne.n	800a9a8 <SUBGRF_Init+0x54>
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 800a97a:	2140      	movs	r1, #64	@ 0x40
 800a97c:	f7ff ffd5 	bl	800a92a <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800a980:	f640 1011 	movw	r0, #2321	@ 0x911
 800a984:	4621      	mov	r1, r4
 800a986:	f7ff fd51 	bl	800a42c <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 800a98a:	f04f 007f 	mov.w	r0, #127	@ 0x7f
 800a98e:	f7ff ff4e 	bl	800a82e <SUBGRF_Calibrate>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800a992:	210e      	movs	r1, #14
 800a994:	f640 101f 	movw	r0, #2335	@ 0x91f
 800a998:	f7ff fd48 	bl	800a42c <SUBGRF_WriteRegister>
    RBI_Init();
 800a99c:	f000 fb36 	bl	800b00c <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 800a9a0:	4b09      	ldr	r3, [pc, #36]	@ (800a9c8 <SUBGRF_Init+0x74>)
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	701a      	strb	r2, [r3, #0]
}
 800a9a6:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a9a8:	2120      	movs	r1, #32
 800a9aa:	f640 1011 	movw	r0, #2321	@ 0x911
 800a9ae:	f7ff fd3d 	bl	800a42c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a9b2:	2120      	movs	r1, #32
 800a9b4:	f640 1012 	movw	r0, #2322	@ 0x912
 800a9b8:	f7ff fd38 	bl	800a42c <SUBGRF_WriteRegister>
 800a9bc:	e7e9      	b.n	800a992 <SUBGRF_Init+0x3e>
 800a9be:	bf00      	nop
 800a9c0:	20009234 	.word	0x20009234
 800a9c4:	20009238 	.word	0x20009238
 800a9c8:	20009242 	.word	0x20009242

0800a9cc <SUBGRF_SetRfFrequency>:
{
 800a9cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if( ImageCalibrated == false )
 800a9ce:	4d0c      	ldr	r5, [pc, #48]	@ (800aa00 <SUBGRF_SetRfFrequency+0x34>)
 800a9d0:	782b      	ldrb	r3, [r5, #0]
{
 800a9d2:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 800a9d4:	b91b      	cbnz	r3, 800a9de <SUBGRF_SetRfFrequency+0x12>
        SUBGRF_CalibrateImage( frequency );
 800a9d6:	f7ff ff4b 	bl	800a870 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	702b      	strb	r3, [r5, #0]
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4a08      	ldr	r2, [pc, #32]	@ (800aa04 <SUBGRF_SetRfFrequency+0x38>)
 800a9e2:	0660      	lsls	r0, r4, #25
 800a9e4:	09e1      	lsrs	r1, r4, #7
 800a9e6:	f7f6 fbeb 	bl	80011c0 <__aeabi_uldivmod>
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800a9ea:	2204      	movs	r2, #4
 800a9ec:	ba00      	rev	r0, r0
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800a9ee:	9001      	str	r0, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800a9f0:	eb0d 0102 	add.w	r1, sp, r2
 800a9f4:	2086      	movs	r0, #134	@ 0x86
 800a9f6:	f7ff fde5 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800a9fa:	b003      	add	sp, #12
 800a9fc:	bd30      	pop	{r4, r5, pc}
 800a9fe:	bf00      	nop
 800aa00:	20009238 	.word	0x20009238
 800aa04:	01e84800 	.word	0x01e84800

0800aa08 <SUBGRF_SetPacketType>:
{
 800aa08:	b507      	push	{r0, r1, r2, lr}
    PacketType = packetType;
 800aa0a:	4b09      	ldr	r3, [pc, #36]	@ (800aa30 <SUBGRF_SetPacketType+0x28>)
{
 800aa0c:	f88d 0007 	strb.w	r0, [sp, #7]
 800aa10:	4601      	mov	r1, r0
    PacketType = packetType;
 800aa12:	7018      	strb	r0, [r3, #0]
    if( packetType == PACKET_TYPE_GFSK )
 800aa14:	b918      	cbnz	r0, 800aa1e <SUBGRF_SetPacketType+0x16>
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800aa16:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 800aa1a:	f7ff fd07 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f10d 0107 	add.w	r1, sp, #7
 800aa24:	208a      	movs	r0, #138	@ 0x8a
 800aa26:	f7ff fdcd 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800aa2a:	b003      	add	sp, #12
 800aa2c:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa30:	20009241 	.word	0x20009241

0800aa34 <SUBGRF_SetTxParams>:
    if (paSelect == RFO_LP)
 800aa34:	2801      	cmp	r0, #1
{
 800aa36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aa38:	460c      	mov	r4, r1
 800aa3a:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 800aa3c:	d137      	bne.n	800aaae <SUBGRF_SetTxParams+0x7a>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800aa3e:	2000      	movs	r0, #0
 800aa40:	f000 faee 	bl	800b020 <RBI_GetRFOMaxPowerConfig>
        if (power >  max_power)
 800aa44:	42a0      	cmp	r0, r4
          power = max_power;
 800aa46:	bfb8      	it	lt
 800aa48:	b244      	sxtblt	r4, r0
        if (max_power == 14)
 800aa4a:	280e      	cmp	r0, #14
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800aa4c:	4605      	mov	r5, r0
        if (max_power == 14)
 800aa4e:	d11a      	bne.n	800aa86 <SUBGRF_SetTxParams+0x52>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800aa50:	2301      	movs	r3, #1
 800aa52:	461a      	mov	r2, r3
 800aa54:	2100      	movs	r1, #0
 800aa56:	2004      	movs	r0, #4
 800aa58:	f7ff ff40 	bl	800a8dc <SUBGRF_SetPaConfig>
        if (power < -17)
 800aa5c:	f06f 0310 	mvn.w	r3, #16
 800aa60:	429c      	cmp	r4, r3
 800aa62:	bfb8      	it	lt
 800aa64:	461c      	movlt	r4, r3
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800aa66:	2118      	movs	r1, #24
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800aa68:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800aa6c:	f7ff fcde 	bl	800a42c <SUBGRF_WriteRegister>
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800aa70:	2202      	movs	r2, #2
 800aa72:	a901      	add	r1, sp, #4
 800aa74:	208e      	movs	r0, #142	@ 0x8e
    buf[0] = power;
 800aa76:	f88d 4004 	strb.w	r4, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 800aa7a:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800aa7e:	f7ff fda1 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800aa82:	b002      	add	sp, #8
 800aa84:	bd70      	pop	{r4, r5, r6, pc}
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800aa86:	2301      	movs	r3, #1
        else if (max_power == 10)
 800aa88:	280a      	cmp	r0, #10
            power = 0x0D - (max_power - power);
 800aa8a:	b2e4      	uxtb	r4, r4
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	f04f 0100 	mov.w	r1, #0
        else if (max_power == 10)
 800aa92:	d105      	bne.n	800aaa0 <SUBGRF_SetTxParams+0x6c>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800aa94:	4618      	mov	r0, r3
 800aa96:	f7ff ff21 	bl	800a8dc <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800aa9a:	3403      	adds	r4, #3
            power = 0x0E - (max_power - power);
 800aa9c:	b264      	sxtb	r4, r4
 800aa9e:	e7dd      	b.n	800aa5c <SUBGRF_SetTxParams+0x28>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 800aaa0:	2007      	movs	r0, #7
            power = 0x0E - (max_power - power);
 800aaa2:	f1c5 050e 	rsb	r5, r5, #14
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 800aaa6:	f7ff ff19 	bl	800a8dc <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800aaaa:	442c      	add	r4, r5
 800aaac:	e7f6      	b.n	800aa9c <SUBGRF_SetTxParams+0x68>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800aaae:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800aab2:	f7ff fccf 	bl	800a454 <SUBGRF_ReadRegister>
 800aab6:	f040 011e 	orr.w	r1, r0, #30
 800aaba:	b2c9      	uxtb	r1, r1
 800aabc:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800aac0:	f7ff fcb4 	bl	800a42c <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800aac4:	2001      	movs	r0, #1
 800aac6:	f000 faab 	bl	800b020 <RBI_GetRFOMaxPowerConfig>
        if (power > max_power)
 800aaca:	42a0      	cmp	r0, r4
            power = max_power;
 800aacc:	bfb8      	it	lt
 800aace:	b244      	sxtblt	r4, r0
        if (max_power == 20)
 800aad0:	2814      	cmp	r0, #20
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800aad2:	4605      	mov	r5, r0
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800aad4:	f04f 0301 	mov.w	r3, #1
 800aad8:	f04f 0200 	mov.w	r2, #0
        if (max_power == 20)
 800aadc:	d10c      	bne.n	800aaf8 <SUBGRF_SetTxParams+0xc4>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800aade:	2105      	movs	r1, #5
 800aae0:	2003      	movs	r0, #3
 800aae2:	f7ff fefb 	bl	800a8dc <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800aae6:	3402      	adds	r4, #2
            power = 0x16 - (max_power - power);
 800aae8:	b264      	sxtb	r4, r4
        if (power < -9)
 800aaea:	f06f 0308 	mvn.w	r3, #8
 800aaee:	429c      	cmp	r4, r3
 800aaf0:	bfb8      	it	lt
 800aaf2:	461c      	movlt	r4, r3
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800aaf4:	2138      	movs	r1, #56	@ 0x38
 800aaf6:	e7b7      	b.n	800aa68 <SUBGRF_SetTxParams+0x34>
        else if (max_power == 17)
 800aaf8:	2811      	cmp	r0, #17
 800aafa:	d105      	bne.n	800ab08 <SUBGRF_SetTxParams+0xd4>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800aafc:	2103      	movs	r1, #3
 800aafe:	2002      	movs	r0, #2
 800ab00:	f7ff feec 	bl	800a8dc <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800ab04:	3405      	adds	r4, #5
 800ab06:	e7ef      	b.n	800aae8 <SUBGRF_SetTxParams+0xb4>
        else if (max_power == 14)
 800ab08:	280e      	cmp	r0, #14
 800ab0a:	d104      	bne.n	800ab16 <SUBGRF_SetTxParams+0xe2>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800ab0c:	2102      	movs	r1, #2
 800ab0e:	4608      	mov	r0, r1
 800ab10:	f7ff fee4 	bl	800a8dc <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800ab14:	e7e9      	b.n	800aaea <SUBGRF_SetTxParams+0xb6>
            power = 0x16 - (max_power - power);
 800ab16:	f1c5 0516 	rsb	r5, r5, #22
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800ab1a:	2107      	movs	r1, #7
 800ab1c:	2004      	movs	r0, #4
            power = 0x16 - (max_power - power);
 800ab1e:	4425      	add	r5, r4
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800ab20:	f7ff fedc 	bl	800a8dc <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800ab24:	b26c      	sxtb	r4, r5
 800ab26:	e7e0      	b.n	800aaea <SUBGRF_SetTxParams+0xb6>

0800ab28 <SUBGRF_SetModulationParams>:
{
 800ab28:	b513      	push	{r0, r1, r4, lr}
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	e9cd 3300 	strd	r3, r3, [sp]
    if( PacketType != modulationParams->PacketType )
 800ab30:	4b2e      	ldr	r3, [pc, #184]	@ (800abec <SUBGRF_SetModulationParams+0xc4>)
{
 800ab32:	4604      	mov	r4, r0
    if( PacketType != modulationParams->PacketType )
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	7800      	ldrb	r0, [r0, #0]
 800ab38:	4283      	cmp	r3, r0
 800ab3a:	d001      	beq.n	800ab40 <SUBGRF_SetModulationParams+0x18>
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800ab3c:	f7ff ff64 	bl	800aa08 <SUBGRF_SetPacketType>
    switch( modulationParams->PacketType )
 800ab40:	7823      	ldrb	r3, [r4, #0]
 800ab42:	2b03      	cmp	r3, #3
 800ab44:	d827      	bhi.n	800ab96 <SUBGRF_SetModulationParams+0x6e>
 800ab46:	e8df f003 	tbb	[pc, r3]
 800ab4a:	3902      	.short	0x3902
 800ab4c:	3c28      	.short	0x3c28
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800ab4e:	6862      	ldr	r2, [r4, #4]
 800ab50:	4b27      	ldr	r3, [pc, #156]	@ (800abf0 <SUBGRF_SetModulationParams+0xc8>)
 800ab52:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ab56:	0c1a      	lsrs	r2, r3, #16
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800ab58:	68a1      	ldr	r1, [r4, #8]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ab5a:	f88d 2000 	strb.w	r2, [sp]
        buf[2] = tempVal & 0xFF;
 800ab5e:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ab62:	0a1a      	lsrs	r2, r3, #8
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800ab64:	7b23      	ldrb	r3, [r4, #12]
 800ab66:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800ab6a:	7b63      	ldrb	r3, [r4, #13]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ab6c:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800ab70:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800ab74:	4a1f      	ldr	r2, [pc, #124]	@ (800abf4 <SUBGRF_SetModulationParams+0xcc>)
 800ab76:	2300      	movs	r3, #0
 800ab78:	0648      	lsls	r0, r1, #25
 800ab7a:	09c9      	lsrs	r1, r1, #7
 800ab7c:	f7f6 fb20 	bl	80011c0 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800ab80:	0c03      	lsrs	r3, r0, #16
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800ab82:	ba40      	rev16	r0, r0
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800ab84:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800ab88:	f8ad 0006 	strh.w	r0, [sp, #6]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800ab8c:	2208      	movs	r2, #8
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800ab8e:	4669      	mov	r1, sp
 800ab90:	208b      	movs	r0, #139	@ 0x8b
 800ab92:	f7ff fd17 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800ab96:	b002      	add	sp, #8
 800ab98:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800ab9a:	6922      	ldr	r2, [r4, #16]
 800ab9c:	4b14      	ldr	r3, [pc, #80]	@ (800abf0 <SUBGRF_SetModulationParams+0xc8>)
 800ab9e:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800aba2:	0c1a      	lsrs	r2, r3, #16
 800aba4:	f88d 2000 	strb.w	r2, [sp]
        buf[2] = tempVal & 0xFF;
 800aba8:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800abac:	0a1a      	lsrs	r2, r3, #8
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800abae:	7d23      	ldrb	r3, [r4, #20]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800abb0:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800abb4:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800abb8:	2204      	movs	r2, #4
 800abba:	e7e8      	b.n	800ab8e <SUBGRF_SetModulationParams+0x66>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800abbc:	69a3      	ldr	r3, [r4, #24]
 800abbe:	9300      	str	r3, [sp, #0]
 800abc0:	e7fa      	b.n	800abb8 <SUBGRF_SetModulationParams+0x90>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800abc2:	6862      	ldr	r2, [r4, #4]
 800abc4:	4b0a      	ldr	r3, [pc, #40]	@ (800abf0 <SUBGRF_SetModulationParams+0xc8>)
 800abc6:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800abca:	0c1a      	lsrs	r2, r3, #16
 800abcc:	f88d 2000 	strb.w	r2, [sp]
        buf[2] = tempVal & 0xFF;
 800abd0:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800abd4:	0a1a      	lsrs	r2, r3, #8
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800abd6:	7b23      	ldrb	r3, [r4, #12]
 800abd8:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800abdc:	7b63      	ldrb	r3, [r4, #13]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800abde:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800abe2:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800abe6:	2205      	movs	r2, #5
 800abe8:	e7d1      	b.n	800ab8e <SUBGRF_SetModulationParams+0x66>
 800abea:	bf00      	nop
 800abec:	20009241 	.word	0x20009241
 800abf0:	3d090000 	.word	0x3d090000
 800abf4:	01e84800 	.word	0x01e84800

0800abf8 <SUBGRF_SetPacketParams>:
{
 800abf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800abfa:	2300      	movs	r3, #0
 800abfc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800ac00:	f88d 300c 	strb.w	r3, [sp, #12]
    if( PacketType != packetParams->PacketType )
 800ac04:	4b2a      	ldr	r3, [pc, #168]	@ (800acb0 <SUBGRF_SetPacketParams+0xb8>)
{
 800ac06:	4604      	mov	r4, r0
    if( PacketType != packetParams->PacketType )
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	7800      	ldrb	r0, [r0, #0]
 800ac0c:	4283      	cmp	r3, r0
 800ac0e:	d001      	beq.n	800ac14 <SUBGRF_SetPacketParams+0x1c>
        SUBGRF_SetPacketType( packetParams->PacketType );
 800ac10:	f7ff fefa 	bl	800aa08 <SUBGRF_SetPacketType>
    switch( packetParams->PacketType )
 800ac14:	7823      	ldrb	r3, [r4, #0]
 800ac16:	2b03      	cmp	r3, #3
 800ac18:	d826      	bhi.n	800ac68 <SUBGRF_SetPacketParams+0x70>
 800ac1a:	e8df f003 	tbb	[pc, r3]
 800ac1e:	3802      	.short	0x3802
 800ac20:	0233      	.short	0x0233
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800ac22:	7a63      	ldrb	r3, [r4, #9]
 800ac24:	2bf1      	cmp	r3, #241	@ 0xf1
 800ac26:	d121      	bne.n	800ac6c <SUBGRF_SetPacketParams+0x74>
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800ac28:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800ac2c:	f7ff fc70 	bl	800a510 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800ac30:	f248 0005 	movw	r0, #32773	@ 0x8005
 800ac34:	f7ff fc7e 	bl	800a534 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800ac38:	2302      	movs	r3, #2
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ac3a:	8862      	ldrh	r2, [r4, #2]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800ac3c:	88a1      	ldrh	r1, [r4, #4]
 800ac3e:	f8ad 1006 	strh.w	r1, [sp, #6]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ac42:	ba52      	rev16	r2, r2
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800ac44:	88e1      	ldrh	r1, [r4, #6]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ac46:	f8ad 2004 	strh.w	r2, [sp, #4]
        buf[7] = crcVal;
 800ac4a:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ac4e:	7a22      	ldrb	r2, [r4, #8]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800ac50:	7aa3      	ldrb	r3, [r4, #10]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ac52:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800ac56:	f8ad 1008 	strh.w	r1, [sp, #8]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800ac5a:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 800ac5e:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800ac60:	a901      	add	r1, sp, #4
 800ac62:	208c      	movs	r0, #140	@ 0x8c
 800ac64:	f7ff fcae 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800ac68:	b004      	add	sp, #16
 800ac6a:	bd10      	pop	{r4, pc}
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800ac6c:	2bf2      	cmp	r3, #242	@ 0xf2
 800ac6e:	d1e4      	bne.n	800ac3a <SUBGRF_SetPacketParams+0x42>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800ac70:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800ac74:	f7ff fc4c 	bl	800a510 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800ac78:	f241 0021 	movw	r0, #4129	@ 0x1021
 800ac7c:	f7ff fc5a 	bl	800a534 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800ac80:	2306      	movs	r3, #6
 800ac82:	e7da      	b.n	800ac3a <SUBGRF_SetPacketParams+0x42>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800ac84:	7b23      	ldrb	r3, [r4, #12]
 800ac86:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 800ac8a:	2201      	movs	r2, #1
        break;
 800ac8c:	e7e8      	b.n	800ac60 <SUBGRF_SetPacketParams+0x68>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800ac8e:	89e3      	ldrh	r3, [r4, #14]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800ac90:	4a08      	ldr	r2, [pc, #32]	@ (800acb4 <SUBGRF_SetPacketParams+0xbc>)
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800ac92:	ba5b      	rev16	r3, r3
 800ac94:	f8ad 3004 	strh.w	r3, [sp, #4]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800ac98:	7c23      	ldrb	r3, [r4, #16]
 800ac9a:	7013      	strb	r3, [r2, #0]
 800ac9c:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800aca0:	7c63      	ldrb	r3, [r4, #17]
 800aca2:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800aca6:	8a63      	ldrh	r3, [r4, #18]
 800aca8:	f8ad 3008 	strh.w	r3, [sp, #8]
        n = 6;
 800acac:	2206      	movs	r2, #6
        break;
 800acae:	e7d7      	b.n	800ac60 <SUBGRF_SetPacketParams+0x68>
 800acb0:	20009241 	.word	0x20009241
 800acb4:	20009240 	.word	0x20009240

0800acb8 <SUBGRF_SetBufferBaseAddress>:
{
 800acb8:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800acba:	2202      	movs	r2, #2
    buf[0] = txBaseAddress;
 800acbc:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 800acc0:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800acc4:	208f      	movs	r0, #143	@ 0x8f
 800acc6:	a901      	add	r1, sp, #4
 800acc8:	f7ff fc7c 	bl	800a5c4 <SUBGRF_WriteCommand>
}
 800accc:	b003      	add	sp, #12
 800acce:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800acd4 <SUBGRF_ReadCommand>:
{
 800acd4:	b510      	push	{r4, lr}
 800acd6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800acd8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800acdc:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800acde:	460a      	mov	r2, r1
 800ace0:	4601      	mov	r1, r0
 800ace2:	4803      	ldr	r0, [pc, #12]	@ (800acf0 <SUBGRF_ReadCommand+0x1c>)
 800ace4:	f7fa ff96 	bl	8005c14 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ace8:	f384 8810 	msr	PRIMASK, r4
}
 800acec:	bd10      	pop	{r4, pc}
 800acee:	bf00      	nop
 800acf0:	2000620c 	.word	0x2000620c

0800acf4 <SUBGRF_GetRssiInst>:
{
 800acf4:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800acf6:	2201      	movs	r2, #1
 800acf8:	a901      	add	r1, sp, #4
 800acfa:	2015      	movs	r0, #21
 800acfc:	f7ff ffea 	bl	800acd4 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800ad00:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800ad04:	4240      	negs	r0, r0
}
 800ad06:	1040      	asrs	r0, r0, #1
 800ad08:	b003      	add	sp, #12
 800ad0a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800ad10 <SUBGRF_GetRxBufferStatus>:
{
 800ad10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad12:	4605      	mov	r5, r0
 800ad14:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800ad16:	2202      	movs	r2, #2
 800ad18:	a901      	add	r1, sp, #4
 800ad1a:	2013      	movs	r0, #19
 800ad1c:	f7ff ffda 	bl	800acd4 <SUBGRF_ReadCommand>
    return PacketType;
 800ad20:	4b0a      	ldr	r3, [pc, #40]	@ (800ad4c <SUBGRF_GetRxBufferStatus+0x3c>)
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	2b01      	cmp	r3, #1
 800ad26:	d10d      	bne.n	800ad44 <SUBGRF_GetRxBufferStatus+0x34>
 800ad28:	4b09      	ldr	r3, [pc, #36]	@ (800ad50 <SUBGRF_GetRxBufferStatus+0x40>)
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d109      	bne.n	800ad44 <SUBGRF_GetRxBufferStatus+0x34>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800ad30:	f240 7002 	movw	r0, #1794	@ 0x702
 800ad34:	f7ff fb8e 	bl	800a454 <SUBGRF_ReadRegister>
    *rxStartBufferPointer = status[1];
 800ad38:	f89d 3005 	ldrb.w	r3, [sp, #5]
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800ad3c:	7028      	strb	r0, [r5, #0]
    *rxStartBufferPointer = status[1];
 800ad3e:	7023      	strb	r3, [r4, #0]
}
 800ad40:	b003      	add	sp, #12
 800ad42:	bd30      	pop	{r4, r5, pc}
        *payloadLength = status[0];
 800ad44:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800ad48:	e7f6      	b.n	800ad38 <SUBGRF_GetRxBufferStatus+0x28>
 800ad4a:	bf00      	nop
 800ad4c:	20009241 	.word	0x20009241
 800ad50:	20009240 	.word	0x20009240

0800ad54 <SUBGRF_GetPayload>:
{
 800ad54:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad56:	460c      	mov	r4, r1
 800ad58:	4605      	mov	r5, r0
    SUBGRF_GetRxBufferStatus( size, &offset );
 800ad5a:	f10d 0107 	add.w	r1, sp, #7
 800ad5e:	4620      	mov	r0, r4
{
 800ad60:	4616      	mov	r6, r2
    SUBGRF_GetRxBufferStatus( size, &offset );
 800ad62:	f7ff ffd5 	bl	800ad10 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800ad66:	7822      	ldrb	r2, [r4, #0]
 800ad68:	42b2      	cmp	r2, r6
 800ad6a:	d807      	bhi.n	800ad7c <SUBGRF_GetPayload+0x28>
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800ad6c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ad70:	4629      	mov	r1, r5
 800ad72:	f7ff fc17 	bl	800a5a4 <SUBGRF_ReadBuffer>
    return 0;
 800ad76:	2000      	movs	r0, #0
}
 800ad78:	b002      	add	sp, #8
 800ad7a:	bd70      	pop	{r4, r5, r6, pc}
        return 1;
 800ad7c:	2001      	movs	r0, #1
 800ad7e:	e7fb      	b.n	800ad78 <SUBGRF_GetPayload+0x24>

0800ad80 <SUBGRF_GetPacketStatus>:
{
 800ad80:	b513      	push	{r0, r1, r4, lr}
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800ad82:	2203      	movs	r2, #3
{
 800ad84:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800ad86:	a901      	add	r1, sp, #4
 800ad88:	2014      	movs	r0, #20
 800ad8a:	f7ff ffa3 	bl	800acd4 <SUBGRF_ReadCommand>
    return PacketType;
 800ad8e:	4b18      	ldr	r3, [pc, #96]	@ (800adf0 <SUBGRF_GetPacketStatus+0x70>)
 800ad90:	781a      	ldrb	r2, [r3, #0]
    pktStatus->packetType = SUBGRF_GetPacketType( );
 800ad92:	7022      	strb	r2, [r4, #0]
    switch( pktStatus->packetType )
 800ad94:	b14a      	cbz	r2, 800adaa <SUBGRF_GetPacketStatus+0x2a>
 800ad96:	2a01      	cmp	r2, #1
 800ad98:	d017      	beq.n	800adca <SUBGRF_GetPacketStatus+0x4a>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800ad9a:	2214      	movs	r2, #20
 800ad9c:	2100      	movs	r1, #0
 800ad9e:	4620      	mov	r0, r4
 800ada0:	f000 f980 	bl	800b0a4 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800ada4:	230f      	movs	r3, #15
 800ada6:	7023      	strb	r3, [r4, #0]
}
 800ada8:	e00d      	b.n	800adc6 <SUBGRF_GetPacketStatus+0x46>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800adaa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800adae:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800adb0:	f89d 3005 	ldrb.w	r3, [sp, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800adb4:	60a2      	str	r2, [r4, #8]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800adb6:	425b      	negs	r3, r3
 800adb8:	105b      	asrs	r3, r3, #1
 800adba:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800adbc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800adc0:	425b      	negs	r3, r3
 800adc2:	105b      	asrs	r3, r3, #1
 800adc4:	7163      	strb	r3, [r4, #5]
}
 800adc6:	b002      	add	sp, #8
 800adc8:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800adca:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800adce:	425b      	negs	r3, r3
 800add0:	105b      	asrs	r3, r3, #1
 800add2:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800add4:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 800add8:	3302      	adds	r3, #2
 800adda:	109b      	asrs	r3, r3, #2
 800addc:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800adde:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ade2:	425b      	negs	r3, r3
 800ade4:	105b      	asrs	r3, r3, #1
 800ade6:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800ade8:	4b02      	ldr	r3, [pc, #8]	@ (800adf4 <SUBGRF_GetPacketStatus+0x74>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	6123      	str	r3, [r4, #16]
            break;
 800adee:	e7ea      	b.n	800adc6 <SUBGRF_GetPacketStatus+0x46>
 800adf0:	20009241 	.word	0x20009241
 800adf4:	2000923c 	.word	0x2000923c

0800adf8 <SUBGRF_SetSwitch>:
    if (rxtx == RFSWITCH_TX)
 800adf8:	2901      	cmp	r1, #1
{
 800adfa:	b508      	push	{r3, lr}
    if (rxtx == RFSWITCH_TX)
 800adfc:	d10e      	bne.n	800ae1c <SUBGRF_SetSwitch+0x24>
        if (paSelect == RFO_LP)
 800adfe:	2801      	cmp	r0, #1
 800ae00:	d107      	bne.n	800ae12 <SUBGRF_SetSwitch+0x1a>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800ae02:	2004      	movs	r0, #4
 800ae04:	f7ff fb3a 	bl	800a47c <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 800ae08:	2002      	movs	r0, #2
}
 800ae0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RBI_ConfigRFSwitch(state);
 800ae0e:	f000 b8ff 	b.w	800b010 <RBI_ConfigRFSwitch>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800ae12:	2802      	cmp	r0, #2
 800ae14:	bf0c      	ite	eq
 800ae16:	2003      	moveq	r0, #3
 800ae18:	2001      	movne	r0, #1
 800ae1a:	e7f6      	b.n	800ae0a <SUBGRF_SetSwitch+0x12>
 800ae1c:	2001      	movs	r0, #1
 800ae1e:	e7f4      	b.n	800ae0a <SUBGRF_SetSwitch+0x12>

0800ae20 <SUBGRF_SetRfTxPower>:
{
 800ae20:	b538      	push	{r3, r4, r5, lr}
 800ae22:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 800ae24:	f000 f8f6 	bl	800b014 <RBI_GetTxConfig>
    switch (TxConfig)
 800ae28:	b150      	cbz	r0, 800ae40 <SUBGRF_SetRfTxPower+0x20>
                paSelect = RFO_HP;
 800ae2a:	2802      	cmp	r0, #2
 800ae2c:	bf14      	ite	ne
 800ae2e:	2501      	movne	r5, #1
 800ae30:	2502      	moveq	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800ae32:	4628      	mov	r0, r5
 800ae34:	2202      	movs	r2, #2
 800ae36:	4621      	mov	r1, r4
 800ae38:	f7ff fdfc 	bl	800aa34 <SUBGRF_SetTxParams>
}
 800ae3c:	4628      	mov	r0, r5
 800ae3e:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 800ae40:	2c0f      	cmp	r4, #15
 800ae42:	bfcc      	ite	gt
 800ae44:	2502      	movgt	r5, #2
 800ae46:	2501      	movle	r5, #1
 800ae48:	e7f3      	b.n	800ae32 <SUBGRF_SetRfTxPower+0x12>

0800ae4a <SUBGRF_GetRadioWakeUpTime>:
}
 800ae4a:	2001      	movs	r0, #1
 800ae4c:	4770      	bx	lr
	...

0800ae50 <HAL_SUBGHZ_TxCpltCallback>:
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800ae50:	4b01      	ldr	r3, [pc, #4]	@ (800ae58 <HAL_SUBGHZ_TxCpltCallback+0x8>)
 800ae52:	2001      	movs	r0, #1
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4718      	bx	r3
 800ae58:	20009234 	.word	0x20009234

0800ae5c <HAL_SUBGHZ_RxCpltCallback>:
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800ae5c:	4b01      	ldr	r3, [pc, #4]	@ (800ae64 <HAL_SUBGHZ_RxCpltCallback+0x8>)
 800ae5e:	2002      	movs	r0, #2
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	4718      	bx	r3
 800ae64:	20009234 	.word	0x20009234

0800ae68 <HAL_SUBGHZ_CRCErrorCallback>:
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800ae68:	4b01      	ldr	r3, [pc, #4]	@ (800ae70 <HAL_SUBGHZ_CRCErrorCallback+0x8>)
 800ae6a:	2040      	movs	r0, #64	@ 0x40
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4718      	bx	r3
 800ae70:	20009234 	.word	0x20009234

0800ae74 <HAL_SUBGHZ_CADStatusCallback>:
    switch (cadstatus)
 800ae74:	b111      	cbz	r1, 800ae7c <HAL_SUBGHZ_CADStatusCallback+0x8>
 800ae76:	2901      	cmp	r1, #1
 800ae78:	d004      	beq.n	800ae84 <HAL_SUBGHZ_CADStatusCallback+0x10>
 800ae7a:	4770      	bx	lr
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800ae7c:	4b04      	ldr	r3, [pc, #16]	@ (800ae90 <HAL_SUBGHZ_CADStatusCallback+0x1c>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2080      	movs	r0, #128	@ 0x80
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800ae82:	4718      	bx	r3
 800ae84:	4b02      	ldr	r3, [pc, #8]	@ (800ae90 <HAL_SUBGHZ_CADStatusCallback+0x1c>)
 800ae86:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	e7f9      	b.n	800ae82 <HAL_SUBGHZ_CADStatusCallback+0xe>
 800ae8e:	bf00      	nop
 800ae90:	20009234 	.word	0x20009234

0800ae94 <HAL_SUBGHZ_RxTxTimeoutCallback>:
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800ae94:	4b02      	ldr	r3, [pc, #8]	@ (800aea0 <HAL_SUBGHZ_RxTxTimeoutCallback+0xc>)
 800ae96:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4718      	bx	r3
 800ae9e:	bf00      	nop
 800aea0:	20009234 	.word	0x20009234

0800aea4 <HAL_SUBGHZ_HeaderErrorCallback>:
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800aea4:	4b01      	ldr	r3, [pc, #4]	@ (800aeac <HAL_SUBGHZ_HeaderErrorCallback+0x8>)
 800aea6:	2020      	movs	r0, #32
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4718      	bx	r3
 800aeac:	20009234 	.word	0x20009234

0800aeb0 <HAL_SUBGHZ_PreambleDetectedCallback>:
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800aeb0:	4b01      	ldr	r3, [pc, #4]	@ (800aeb8 <HAL_SUBGHZ_PreambleDetectedCallback+0x8>)
 800aeb2:	2004      	movs	r0, #4
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4718      	bx	r3
 800aeb8:	20009234 	.word	0x20009234

0800aebc <HAL_SUBGHZ_SyncWordValidCallback>:
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800aebc:	4b01      	ldr	r3, [pc, #4]	@ (800aec4 <HAL_SUBGHZ_SyncWordValidCallback+0x8>)
 800aebe:	2008      	movs	r0, #8
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4718      	bx	r3
 800aec4:	20009234 	.word	0x20009234

0800aec8 <HAL_SUBGHZ_HeaderValidCallback>:
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800aec8:	4b01      	ldr	r3, [pc, #4]	@ (800aed0 <HAL_SUBGHZ_HeaderValidCallback+0x8>)
 800aeca:	2010      	movs	r0, #16
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4718      	bx	r3
 800aed0:	20009234 	.word	0x20009234

0800aed4 <HAL_SUBGHZ_LrFhssHopCallback>:
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800aed4:	4b02      	ldr	r3, [pc, #8]	@ (800aee0 <HAL_SUBGHZ_LrFhssHopCallback+0xc>)
 800aed6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4718      	bx	r3
 800aede:	bf00      	nop
 800aee0:	20009234 	.word	0x20009234

0800aee4 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800aee4:	b510      	push	{r4, lr}
    uint8_t i;

    if( bandwidth == 0 )
 800aee6:	b168      	cbz	r0, 800af04 <SUBGRF_GetFskBandwidthRegValue+0x20>
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800aee8:	4a07      	ldr	r2, [pc, #28]	@ (800af08 <SUBGRF_GetFskBandwidthRegValue+0x24>)
 800aeea:	2300      	movs	r3, #0
 800aeec:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 800aef0:	4284      	cmp	r4, r0
 800aef2:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800aef6:	d901      	bls.n	800aefc <SUBGRF_GetFskBandwidthRegValue+0x18>
        {
            return FskBandwidths[i].RegValue;
 800aef8:	7908      	ldrb	r0, [r1, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 800aefa:	bd10      	pop	{r4, pc}
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800aefc:	3301      	adds	r3, #1
 800aefe:	2b16      	cmp	r3, #22
 800af00:	d1f4      	bne.n	800aeec <SUBGRF_GetFskBandwidthRegValue+0x8>
    while( 1 );
 800af02:	e7fe      	b.n	800af02 <SUBGRF_GetFskBandwidthRegValue+0x1e>
        return( 0x1F );
 800af04:	201f      	movs	r0, #31
 800af06:	e7f8      	b.n	800aefa <SUBGRF_GetFskBandwidthRegValue+0x16>
 800af08:	0800ff6c 	.word	0x0800ff6c

0800af0c <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800af0c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t BwMant[] = {4, 8, 10, 12};
 800af0e:	4b1d      	ldr	r3, [pc, #116]	@ (800af84 <SUBGRF_GetCFO+0x78>)
 800af10:	9301      	str	r3, [sp, #4]
{
 800af12:	4604      	mov	r4, r0
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800af14:	f640 0007 	movw	r0, #2055	@ 0x807
{
 800af18:	460d      	mov	r5, r1
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800af1a:	f7ff fa9b 	bl	800a454 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800af1e:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 800af22:	3308      	adds	r3, #8
 800af24:	446b      	add	r3, sp
  uint8_t bandwidth_exp = reg & 0x7;
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800af26:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 800af2a:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800af2e:	3301      	adds	r3, #1
 800af30:	fa02 f303 	lsl.w	r3, r2, r3
 800af34:	4a14      	ldr	r2, [pc, #80]	@ (800af88 <SUBGRF_GetCFO+0x7c>)
 800af36:	fbb2 f2f3 	udiv	r2, r2, r3
  uint32_t cf_osr = cf_fs / bitRate;
 800af3a:	fbb2 f0f4 	udiv	r0, r2, r4
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800af3e:	2807      	cmp	r0, #7
 800af40:	d81e      	bhi.n	800af80 <SUBGRF_GetCFO+0x74>
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 800af42:	0040      	lsls	r0, r0, #1
 800af44:	2804      	cmp	r0, #4
 800af46:	bf34      	ite	cc
 800af48:	2304      	movcc	r3, #4
 800af4a:	2302      	movcs	r3, #2
    interp = 4;
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800af4c:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
  uint32_t fs = cf_fs* interp;
 800af50:	fb02 f403 	mul.w	r4, r2, r3
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800af54:	f7ff fa7e 	bl	800a454 <SUBGRF_ReadRegister>
 800af58:	0206      	lsls	r6, r0, #8
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800af5a:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800af5e:	f7ff fa79 	bl	800a454 <SUBGRF_ReadRegister>
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800af62:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800af66:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800af68:	0503      	lsls	r3, r0, #20
  {
    cfo_bin |= 0xFFFFF000;
 800af6a:	bf44      	itt	mi
 800af6c:	ea6f 5000 	mvnmi.w	r0, r0, lsl #20
 800af70:	ea6f 5010 	mvnmi.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800af74:	0963      	lsrs	r3, r4, #5
 800af76:	4343      	muls	r3, r0
 800af78:	11db      	asrs	r3, r3, #7
 800af7a:	602b      	str	r3, [r5, #0]
}
 800af7c:	b002      	add	sp, #8
 800af7e:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t interp = 1;
 800af80:	2301      	movs	r3, #1
 800af82:	e7e3      	b.n	800af4c <SUBGRF_GetCFO+0x40>
 800af84:	0c0a0804 	.word	0x0c0a0804
 800af88:	01e84800 	.word	0x01e84800

0800af8c <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 800af8c:	f04f 30ff 	mov.w	r0, #4294967295
 800af90:	4770      	bx	lr

0800af92 <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 800af92:	f04f 30ff 	mov.w	r0, #4294967295
 800af96:	4770      	bx	lr

0800af98 <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 800af98:	f04f 30ff 	mov.w	r0, #4294967295
 800af9c:	4770      	bx	lr

0800af9e <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800af9e:	4770      	bx	lr

0800afa0 <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 800afa0:	2000      	movs	r0, #0
 800afa2:	4770      	bx	lr

0800afa4 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
 800afa4:	2000      	movs	r0, #0
 800afa6:	4770      	bx	lr

0800afa8 <RFW_SetAntSwitch>:
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}

void RFW_SetAntSwitch( uint8_t AntSwitch )
 800afa8:	4770      	bx	lr

0800afaa <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 800afaa:	f04f 30ff 	mov.w	r0, #4294967295
 800afae:	4770      	bx	lr

0800afb0 <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 800afb0:	f04f 30ff 	mov.w	r0, #4294967295
 800afb4:	4770      	bx	lr

0800afb6 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
 800afb6:	4770      	bx	lr

0800afb8 <RFW_ReceivePayload>:
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}

void RFW_ReceivePayload( void )
 800afb8:	4770      	bx	lr

0800afba <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800afba:	4770      	bx	lr

0800afbc <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800afbc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800afbe:	f7f8 f8e1 	bl	8003184 <SystemApp_Init>
  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800afc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SubghzApp_Init();
 800afc6:	f000 b805 	b.w	800afd4 <SubghzApp_Init>

0800afca <OnTxDone>:
/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
  /* USER CODE BEGIN OnTxDone */
  /* USER CODE END OnTxDone */
}
 800afca:	4770      	bx	lr

0800afcc <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 800afcc:	4770      	bx	lr

0800afce <OnRxError>:
{
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}

static void OnRxError(void)
 800afce:	4770      	bx	lr

0800afd0 <OnTxTimeout>:
static void OnTxTimeout(void)
 800afd0:	4770      	bx	lr

0800afd2 <OnRxTimeout>:
static void OnRxTimeout(void)
 800afd2:	4770      	bx	lr

0800afd4 <SubghzApp_Init>:
  RadioEvents.TxDone = OnTxDone;
 800afd4:	4806      	ldr	r0, [pc, #24]	@ (800aff0 <SubghzApp_Init+0x1c>)
 800afd6:	4b07      	ldr	r3, [pc, #28]	@ (800aff4 <SubghzApp_Init+0x20>)
 800afd8:	6003      	str	r3, [r0, #0]
  RadioEvents.RxDone = OnRxDone;
 800afda:	4b07      	ldr	r3, [pc, #28]	@ (800aff8 <SubghzApp_Init+0x24>)
 800afdc:	6083      	str	r3, [r0, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800afde:	4b07      	ldr	r3, [pc, #28]	@ (800affc <SubghzApp_Init+0x28>)
 800afe0:	6043      	str	r3, [r0, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800afe2:	4b07      	ldr	r3, [pc, #28]	@ (800b000 <SubghzApp_Init+0x2c>)
 800afe4:	60c3      	str	r3, [r0, #12]
  RadioEvents.RxError = OnRxError;
 800afe6:	4b07      	ldr	r3, [pc, #28]	@ (800b004 <SubghzApp_Init+0x30>)
 800afe8:	6103      	str	r3, [r0, #16]
  Radio.Init(&RadioEvents);
 800afea:	4b07      	ldr	r3, [pc, #28]	@ (800b008 <SubghzApp_Init+0x34>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4718      	bx	r3
 800aff0:	20009244 	.word	0x20009244
 800aff4:	0800afcb 	.word	0x0800afcb
 800aff8:	0800afcd 	.word	0x0800afcd
 800affc:	0800afd1 	.word	0x0800afd1
 800b000:	0800afd3 	.word	0x0800afd3
 800b004:	0800afcf 	.word	0x0800afcf
 800b008:	0800fee0 	.word	0x0800fee0

0800b00c <RBI_Init>:
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800b00c:	f7f7 bfe2 	b.w	8002fd4 <BSP_RADIO_Init>

0800b010 <RBI_ConfigRFSwitch>:
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800b010:	f7f8 b824 	b.w	800305c <BSP_RADIO_ConfigRFSwitch>

0800b014 <RBI_GetTxConfig>:
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800b014:	f7f8 b85c 	b.w	80030d0 <BSP_RADIO_GetTxConfig>

0800b018 <RBI_IsTCXO>:
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800b018:	f7f8 b85c 	b.w	80030d4 <BSP_RADIO_IsTCXO>

0800b01c <RBI_IsDCDC>:
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800b01c:	f7f8 b85c 	b.w	80030d8 <BSP_RADIO_IsDCDC>

0800b020 <RBI_GetRFOMaxPowerConfig>:
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800b020:	f7f8 b85c 	b.w	80030dc <BSP_RADIO_GetRFOMaxPowerConfig>

0800b024 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800b024:	4a02      	ldr	r2, [pc, #8]	@ (800b030 <UTIL_LPM_Init+0xc>)
 800b026:	2300      	movs	r3, #0
 800b028:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800b02a:	4a02      	ldr	r2, [pc, #8]	@ (800b034 <UTIL_LPM_Init+0x10>)
 800b02c:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800b02e:	4770      	bx	lr
 800b030:	20009264 	.word	0x20009264
 800b034:	20009260 	.word	0x20009260

0800b038 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800b038:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b03a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b03e:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 800b040:	b141      	cbz	r1, 800b054 <UTIL_LPM_SetStopMode+0x1c>
 800b042:	2901      	cmp	r1, #1
 800b044:	d103      	bne.n	800b04e <UTIL_LPM_SetStopMode+0x16>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800b046:	4a06      	ldr	r2, [pc, #24]	@ (800b060 <UTIL_LPM_SetStopMode+0x28>)
 800b048:	6813      	ldr	r3, [r2, #0]
 800b04a:	4303      	orrs	r3, r0
      break;
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800b04c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b04e:	f384 8810 	msr	PRIMASK, r4
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b052:	bd10      	pop	{r4, pc}
      StopModeDisable &= ( ~lpm_id_bm );
 800b054:	4a02      	ldr	r2, [pc, #8]	@ (800b060 <UTIL_LPM_SetStopMode+0x28>)
 800b056:	6813      	ldr	r3, [r2, #0]
 800b058:	ea23 0300 	bic.w	r3, r3, r0
 800b05c:	e7f6      	b.n	800b04c <UTIL_LPM_SetStopMode+0x14>
 800b05e:	bf00      	nop
 800b060:	20009264 	.word	0x20009264

0800b064 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800b064:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b066:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b06a:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 800b06c:	b141      	cbz	r1, 800b080 <UTIL_LPM_SetOffMode+0x1c>
 800b06e:	2901      	cmp	r1, #1
 800b070:	d103      	bne.n	800b07a <UTIL_LPM_SetOffMode+0x16>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800b072:	4a06      	ldr	r2, [pc, #24]	@ (800b08c <UTIL_LPM_SetOffMode+0x28>)
 800b074:	6813      	ldr	r3, [r2, #0]
 800b076:	4303      	orrs	r3, r0
      break;
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800b078:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b07a:	f384 8810 	msr	PRIMASK, r4
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b07e:	bd10      	pop	{r4, pc}
      OffModeDisable &= ( ~lpm_id_bm );
 800b080:	4a02      	ldr	r2, [pc, #8]	@ (800b08c <UTIL_LPM_SetOffMode+0x28>)
 800b082:	6813      	ldr	r3, [r2, #0]
 800b084:	ea23 0300 	bic.w	r3, r3, r0
 800b088:	e7f6      	b.n	800b078 <UTIL_LPM_SetOffMode+0x14>
 800b08a:	bf00      	nop
 800b08c:	20009260 	.word	0x20009260

0800b090 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 800b090:	3801      	subs	r0, #1
 800b092:	440a      	add	r2, r1
 800b094:	4291      	cmp	r1, r2
 800b096:	d100      	bne.n	800b09a <UTIL_MEM_cpy_8+0xa>
    {
        *dst8++ = *src8++;
    }
}
 800b098:	4770      	bx	lr
        *dst8++ = *src8++;
 800b09a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b09e:	f800 3f01 	strb.w	r3, [r0, #1]!
 800b0a2:	e7f7      	b.n	800b094 <UTIL_MEM_cpy_8+0x4>

0800b0a4 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 800b0a4:	4402      	add	r2, r0
 800b0a6:	4290      	cmp	r0, r2
 800b0a8:	d100      	bne.n	800b0ac <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
  }
}
 800b0aa:	4770      	bx	lr
    *dst8++ = value;
 800b0ac:	f800 1b01 	strb.w	r1, [r0], #1
 800b0b0:	e7f9      	b.n	800b0a6 <UTIL_MEM_set_8+0x2>
	...

0800b0b4 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800b0b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800b0b6:	4e11      	ldr	r6, [pc, #68]	@ (800b0fc <SysTimeGet+0x48>)
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800b0b8:	2300      	movs	r3, #0
{
 800b0ba:	4605      	mov	r5, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800b0bc:	9300      	str	r3, [sp, #0]
 800b0be:	f8ad 3004 	strh.w	r3, [sp, #4]
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800b0c2:	a801      	add	r0, sp, #4
 800b0c4:	6933      	ldr	r3, [r6, #16]
 800b0c6:	4798      	blx	r3

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800b0c8:	68f3      	ldr	r3, [r6, #12]
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800b0ca:	9000      	str	r0, [sp, #0]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800b0cc:	4798      	blx	r3
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800b0ce:	6873      	ldr	r3, [r6, #4]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800b0d0:	4604      	mov	r4, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800b0d2:	4798      	blx	r3
  c.Seconds = a.Seconds + b.Seconds;
 800b0d4:	9b00      	ldr	r3, [sp, #0]
 800b0d6:	4418      	add	r0, r3
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800b0d8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800b0dc:	4423      	add	r3, r4
 800b0de:	b29a      	uxth	r2, r3
 800b0e0:	b21b      	sxth	r3, r3
  if( c.SubSeconds >= 1000 )
 800b0e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
    c.Seconds++;
 800b0e6:	bfa2      	ittt	ge
 800b0e8:	3001      	addge	r0, #1
    c.SubSeconds -= 1000;
 800b0ea:	f5a2 737a 	subge.w	r3, r2, #1000	@ 0x3e8
 800b0ee:	b21b      	sxthge	r3, r3

  sysTime = SysTimeAdd( DeltaTime, calendarTime );

  return sysTime;
 800b0f0:	6028      	str	r0, [r5, #0]
}
 800b0f2:	4628      	mov	r0, r5
  return sysTime;
 800b0f4:	80ab      	strh	r3, [r5, #4]
}
 800b0f6:	b002      	add	sp, #8
 800b0f8:	bd70      	pop	{r4, r5, r6, pc}
 800b0fa:	bf00      	nop
 800b0fc:	0800fe34 	.word	0x0800fe34

0800b100 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800b100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800b104:	2900      	cmp	r1, #0
{
 800b106:	b097      	sub	sp, #92	@ 0x5c
 800b108:	4680      	mov	r8, r0
  if (size <= 0)
 800b10a:	f340 8115 	ble.w	800b338 <tiny_vsnprintf_like+0x238>
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b10e:	4604      	mov	r4, r0
  {
    CHECK_STR_SIZE(buf, str, size);
 800b110:	1e4e      	subs	r6, r1, #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b112:	7811      	ldrb	r1, [r2, #0]
    CHECK_STR_SIZE(buf, str, size);
 800b114:	eba4 0008 	sub.w	r0, r4, r8
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b118:	b921      	cbnz	r1, 800b124 <tiny_vsnprintf_like+0x24>
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
  }

  *str = '\0';
 800b11a:	2300      	movs	r3, #0
 800b11c:	7023      	strb	r3, [r4, #0]
  return str - buf;
}
 800b11e:	b017      	add	sp, #92	@ 0x5c
 800b120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    CHECK_STR_SIZE(buf, str, size);
 800b124:	4286      	cmp	r6, r0
 800b126:	ddf8      	ble.n	800b11a <tiny_vsnprintf_like+0x1a>
    if (*fmt != '%')
 800b128:	2925      	cmp	r1, #37	@ 0x25
 800b12a:	d004      	beq.n	800b136 <tiny_vsnprintf_like+0x36>
      *str++ = *fmt;
 800b12c:	f804 1b01 	strb.w	r1, [r4], #1
      continue;
 800b130:	4617      	mov	r7, r2
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b132:	1c7a      	adds	r2, r7, #1
 800b134:	e7ed      	b.n	800b112 <tiny_vsnprintf_like+0x12>
    fmt++;
 800b136:	1c57      	adds	r7, r2, #1
    if (*fmt == '0')
 800b138:	7852      	ldrb	r2, [r2, #1]
 800b13a:	2a30      	cmp	r2, #48	@ 0x30
 800b13c:	d025      	beq.n	800b18a <tiny_vsnprintf_like+0x8a>
    if (is_digit(*fmt))
 800b13e:	3a30      	subs	r2, #48	@ 0x30
 800b140:	2a09      	cmp	r2, #9
 800b142:	f04f 0100 	mov.w	r1, #0
 800b146:	d828      	bhi.n	800b19a <tiny_vsnprintf_like+0x9a>
 800b148:	4638      	mov	r0, r7
  int i = 0;
 800b14a:	2500      	movs	r5, #0
 800b14c:	4607      	mov	r7, r0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800b14e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b152:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800b156:	f1bc 0f09 	cmp.w	ip, #9
 800b15a:	d918      	bls.n	800b18e <tiny_vsnprintf_like+0x8e>
    switch (*fmt)
 800b15c:	783a      	ldrb	r2, [r7, #0]
 800b15e:	2a69      	cmp	r2, #105	@ 0x69
 800b160:	d074      	beq.n	800b24c <tiny_vsnprintf_like+0x14c>
 800b162:	d81d      	bhi.n	800b1a0 <tiny_vsnprintf_like+0xa0>
 800b164:	2a63      	cmp	r2, #99	@ 0x63
 800b166:	d02b      	beq.n	800b1c0 <tiny_vsnprintf_like+0xc0>
 800b168:	2a64      	cmp	r2, #100	@ 0x64
 800b16a:	d06f      	beq.n	800b24c <tiny_vsnprintf_like+0x14c>
 800b16c:	2a58      	cmp	r2, #88	@ 0x58
 800b16e:	d066      	beq.n	800b23e <tiny_vsnprintf_like+0x13e>
        if (*fmt != '%') *str++ = '%';
 800b170:	2a25      	cmp	r2, #37	@ 0x25
 800b172:	d11b      	bne.n	800b1ac <tiny_vsnprintf_like+0xac>
        if (*fmt)
 800b174:	783a      	ldrb	r2, [r7, #0]
 800b176:	2a00      	cmp	r2, #0
 800b178:	f000 80a3 	beq.w	800b2c2 <tiny_vsnprintf_like+0x1c2>
          *str++ = *fmt;
 800b17c:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 800b180:	eba4 0208 	sub.w	r2, r4, r8
 800b184:	42b2      	cmp	r2, r6
 800b186:	da18      	bge.n	800b1ba <tiny_vsnprintf_like+0xba>
 800b188:	e7d3      	b.n	800b132 <tiny_vsnprintf_like+0x32>
      flags |= ZEROPAD;
 800b18a:	2101      	movs	r1, #1
 800b18c:	e7dc      	b.n	800b148 <tiny_vsnprintf_like+0x48>
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800b18e:	270a      	movs	r7, #10
 800b190:	fb07 2205 	mla	r2, r7, r5, r2
 800b194:	f1a2 0530 	sub.w	r5, r2, #48	@ 0x30
 800b198:	e7d8      	b.n	800b14c <tiny_vsnprintf_like+0x4c>
    field_width = -1;
 800b19a:	f04f 35ff 	mov.w	r5, #4294967295
 800b19e:	e7dd      	b.n	800b15c <tiny_vsnprintf_like+0x5c>
    switch (*fmt)
 800b1a0:	2a75      	cmp	r2, #117	@ 0x75
 800b1a2:	d00a      	beq.n	800b1ba <tiny_vsnprintf_like+0xba>
 800b1a4:	2a78      	cmp	r2, #120	@ 0x78
 800b1a6:	d04c      	beq.n	800b242 <tiny_vsnprintf_like+0x142>
 800b1a8:	2a73      	cmp	r2, #115	@ 0x73
 800b1aa:	d023      	beq.n	800b1f4 <tiny_vsnprintf_like+0xf4>
        if (*fmt != '%') *str++ = '%';
 800b1ac:	2225      	movs	r2, #37	@ 0x25
 800b1ae:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 800b1b2:	eba4 0208 	sub.w	r2, r4, r8
 800b1b6:	42b2      	cmp	r2, r6
 800b1b8:	dbdc      	blt.n	800b174 <tiny_vsnprintf_like+0x74>
    base = 10;
 800b1ba:	f04f 0c0a 	mov.w	ip, #10
 800b1be:	e042      	b.n	800b246 <tiny_vsnprintf_like+0x146>
 800b1c0:	1e61      	subs	r1, r4, #1
    switch (*fmt)
 800b1c2:	462a      	mov	r2, r5
          while (--field_width > 0) *str++ = ' ';
 800b1c4:	2020      	movs	r0, #32
 800b1c6:	3a01      	subs	r2, #1
 800b1c8:	2a00      	cmp	r2, #0
 800b1ca:	dc10      	bgt.n	800b1ee <tiny_vsnprintf_like+0xee>
 800b1cc:	2d00      	cmp	r5, #0
 800b1ce:	bfd4      	ite	le
 800b1d0:	2100      	movle	r1, #0
 800b1d2:	2101      	movgt	r1, #1
 800b1d4:	2900      	cmp	r1, #0
 800b1d6:	f105 32ff 	add.w	r2, r5, #4294967295
 800b1da:	bf08      	it	eq
 800b1dc:	2200      	moveq	r2, #0
 800b1de:	4422      	add	r2, r4
        *str++ = (unsigned char) va_arg(args, int);
 800b1e0:	f853 1b04 	ldr.w	r1, [r3], #4
 800b1e4:	7011      	strb	r1, [r2, #0]
 800b1e6:	bf08      	it	eq
 800b1e8:	2501      	moveq	r5, #1
 800b1ea:	442c      	add	r4, r5
        continue;
 800b1ec:	e7a1      	b.n	800b132 <tiny_vsnprintf_like+0x32>
          while (--field_width > 0) *str++ = ' ';
 800b1ee:	f801 0f01 	strb.w	r0, [r1, #1]!
 800b1f2:	e7e8      	b.n	800b1c6 <tiny_vsnprintf_like+0xc6>
        s = va_arg(args, char *);
 800b1f4:	469a      	mov	sl, r3
        if (!s) s = "<NULL>";
 800b1f6:	4b51      	ldr	r3, [pc, #324]	@ (800b33c <tiny_vsnprintf_like+0x23c>)
        s = va_arg(args, char *);
 800b1f8:	f85a 9b04 	ldr.w	r9, [sl], #4
        if (!s) s = "<NULL>";
 800b1fc:	f1b9 0f00 	cmp.w	r9, #0
 800b200:	bf08      	it	eq
 800b202:	4699      	moveq	r9, r3
        len = strlen(s);
 800b204:	4648      	mov	r0, r9
 800b206:	f7f5 f81b 	bl	8000240 <strlen>
          while (len < field_width--) *str++ = ' ';
 800b20a:	4623      	mov	r3, r4
 800b20c:	1961      	adds	r1, r4, r5
 800b20e:	f04f 0c20 	mov.w	ip, #32
 800b212:	1aca      	subs	r2, r1, r3
 800b214:	4290      	cmp	r0, r2
 800b216:	db0a      	blt.n	800b22e <tiny_vsnprintf_like+0x12e>
 800b218:	1a2b      	subs	r3, r5, r0
 800b21a:	4285      	cmp	r5, r0
 800b21c:	bfb8      	it	lt
 800b21e:	2300      	movlt	r3, #0
 800b220:	4423      	add	r3, r4
        for (i = 0; i < len; ++i) *str++ = *s++;
 800b222:	2200      	movs	r2, #0
 800b224:	4282      	cmp	r2, r0
 800b226:	db05      	blt.n	800b234 <tiny_vsnprintf_like+0x134>
 800b228:	181c      	adds	r4, r3, r0
        s = va_arg(args, char *);
 800b22a:	4653      	mov	r3, sl
 800b22c:	e781      	b.n	800b132 <tiny_vsnprintf_like+0x32>
          while (len < field_width--) *str++ = ' ';
 800b22e:	f803 cb01 	strb.w	ip, [r3], #1
 800b232:	e7ee      	b.n	800b212 <tiny_vsnprintf_like+0x112>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800b234:	f819 1002 	ldrb.w	r1, [r9, r2]
 800b238:	5499      	strb	r1, [r3, r2]
 800b23a:	3201      	adds	r2, #1
 800b23c:	e7f2      	b.n	800b224 <tiny_vsnprintf_like+0x124>
        flags |= UPPERCASE;
 800b23e:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
    switch (*fmt)
 800b242:	f04f 0c10 	mov.w	ip, #16
      num = va_arg(args, unsigned int);
 800b246:	f853 0b04 	ldr.w	r0, [r3], #4
 800b24a:	e005      	b.n	800b258 <tiny_vsnprintf_like+0x158>
      num = va_arg(args, int);
 800b24c:	f853 0b04 	ldr.w	r0, [r3], #4
        flags |= SIGN;
 800b250:	f041 0102 	orr.w	r1, r1, #2
      num = va_arg(args, int);
 800b254:	f04f 0c0a 	mov.w	ip, #10
  char *dig = lower_digits;
 800b258:	f8df a0e4 	ldr.w	sl, [pc, #228]	@ 800b340 <tiny_vsnprintf_like+0x240>
 800b25c:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 800b344 <tiny_vsnprintf_like+0x244>
 800b260:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800b264:	bf08      	it	eq
 800b266:	46d1      	moveq	r9, sl
 800b268:	f8cd 900c 	str.w	r9, [sp, #12]
  c = (type & ZEROPAD) ? '0' : ' ';
 800b26c:	f011 0901 	ands.w	r9, r1, #1
 800b270:	f8cd 9004 	str.w	r9, [sp, #4]
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800b274:	eba4 0208 	sub.w	r2, r4, r8
  c = (type & ZEROPAD) ? '0' : ' ';
 800b278:	bf0c      	ite	eq
 800b27a:	f04f 0920 	moveq.w	r9, #32
 800b27e:	f04f 0930 	movne.w	r9, #48	@ 0x30
  if (type & SIGN)
 800b282:	0789      	lsls	r1, r1, #30
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800b284:	eba6 0202 	sub.w	r2, r6, r2
 800b288:	4686      	mov	lr, r0
  c = (type & ZEROPAD) ? '0' : ' ';
 800b28a:	f8cd 9008 	str.w	r9, [sp, #8]
  if (type & SIGN)
 800b28e:	d51a      	bpl.n	800b2c6 <tiny_vsnprintf_like+0x1c6>
    if (num < 0)
 800b290:	2800      	cmp	r0, #0
 800b292:	da18      	bge.n	800b2c6 <tiny_vsnprintf_like+0x1c6>
      num = -num;
 800b294:	f1c0 0e00 	rsb	lr, r0, #0
      size--;
 800b298:	3d01      	subs	r5, #1
 800b29a:	212d      	movs	r1, #45	@ 0x2d
 800b29c:	9100      	str	r1, [sp, #0]
 800b29e:	f10d 0a14 	add.w	sl, sp, #20
  i = 0;
 800b2a2:	2100      	movs	r1, #0
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800b2a4:	46f1      	mov	r9, lr
 800b2a6:	9803      	ldr	r0, [sp, #12]
 800b2a8:	fbbe fefc 	udiv	lr, lr, ip
 800b2ac:	fb0c 9b1e 	mls	fp, ip, lr, r9
    while (num != 0)
 800b2b0:	45cc      	cmp	ip, r9
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800b2b2:	f810 b00b 	ldrb.w	fp, [r0, fp]
 800b2b6:	f80a bb01 	strb.w	fp, [sl], #1
 800b2ba:	f101 0101 	add.w	r1, r1, #1
    while (num != 0)
 800b2be:	d9f1      	bls.n	800b2a4 <tiny_vsnprintf_like+0x1a4>
 800b2c0:	e007      	b.n	800b2d2 <tiny_vsnprintf_like+0x1d2>
          --fmt;
 800b2c2:	3f01      	subs	r7, #1
        CHECK_STR_SIZE(buf, str, size);
 800b2c4:	e735      	b.n	800b132 <tiny_vsnprintf_like+0x32>
  if (num == 0)
 800b2c6:	b990      	cbnz	r0, 800b2ee <tiny_vsnprintf_like+0x1ee>
    tmp[i++] = '0';
 800b2c8:	2130      	movs	r1, #48	@ 0x30
 800b2ca:	f88d 1014 	strb.w	r1, [sp, #20]
 800b2ce:	9000      	str	r0, [sp, #0]
 800b2d0:	2101      	movs	r1, #1
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b2d2:	9801      	ldr	r0, [sp, #4]
  size -= precision;
 800b2d4:	1a6d      	subs	r5, r5, r1
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b2d6:	b198      	cbz	r0, 800b300 <tiny_vsnprintf_like+0x200>
  if (sign) ASSIGN_STR(sign);
 800b2d8:	9800      	ldr	r0, [sp, #0]
 800b2da:	b130      	cbz	r0, 800b2ea <tiny_vsnprintf_like+0x1ea>
 800b2dc:	f04f 002d 	mov.w	r0, #45	@ 0x2d
 800b2e0:	3a01      	subs	r2, #1
 800b2e2:	f804 0b01 	strb.w	r0, [r4], #1
 800b2e6:	f43f af24 	beq.w	800b132 <tiny_vsnprintf_like+0x32>
 800b2ea:	4425      	add	r5, r4
 800b2ec:	e013      	b.n	800b316 <tiny_vsnprintf_like+0x216>
 800b2ee:	2100      	movs	r1, #0
 800b2f0:	e7d4      	b.n	800b29c <tiny_vsnprintf_like+0x19c>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b2f2:	f04f 0020 	mov.w	r0, #32
 800b2f6:	3a01      	subs	r2, #1
 800b2f8:	f804 0b01 	strb.w	r0, [r4], #1
 800b2fc:	f43f af19 	beq.w	800b132 <tiny_vsnprintf_like+0x32>
 800b300:	2d00      	cmp	r5, #0
 800b302:	f105 35ff 	add.w	r5, r5, #4294967295
 800b306:	dcf4      	bgt.n	800b2f2 <tiny_vsnprintf_like+0x1f2>
 800b308:	e7e6      	b.n	800b2d8 <tiny_vsnprintf_like+0x1d8>
  while (size-- > 0) ASSIGN_STR(c);
 800b30a:	9802      	ldr	r0, [sp, #8]
 800b30c:	f804 0b01 	strb.w	r0, [r4], #1
 800b310:	3a01      	subs	r2, #1
 800b312:	f43f af0e 	beq.w	800b132 <tiny_vsnprintf_like+0x32>
 800b316:	1b28      	subs	r0, r5, r4
 800b318:	2800      	cmp	r0, #0
 800b31a:	dcf6      	bgt.n	800b30a <tiny_vsnprintf_like+0x20a>
 800b31c:	a805      	add	r0, sp, #20
 800b31e:	4408      	add	r0, r1
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800b320:	4422      	add	r2, r4
 800b322:	4421      	add	r1, r4
 800b324:	428c      	cmp	r4, r1
 800b326:	f43f af04 	beq.w	800b132 <tiny_vsnprintf_like+0x32>
 800b32a:	f810 5d01 	ldrb.w	r5, [r0, #-1]!
 800b32e:	f804 5b01 	strb.w	r5, [r4], #1
 800b332:	4294      	cmp	r4, r2
 800b334:	d1f6      	bne.n	800b324 <tiny_vsnprintf_like+0x224>
 800b336:	e6fc      	b.n	800b132 <tiny_vsnprintf_like+0x32>
    return 0;
 800b338:	2000      	movs	r0, #0
 800b33a:	e6f0      	b.n	800b11e <tiny_vsnprintf_like+0x1e>
 800b33c:	0800fbc3 	.word	0x0800fbc3
 800b340:	0800fbca 	.word	0x0800fbca
 800b344:	0800fbef 	.word	0x0800fbef

0800b348 <UTIL_TIMER_Init>:
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800b348:	4b02      	ldr	r3, [pc, #8]	@ (800b354 <UTIL_TIMER_Init+0xc>)
 800b34a:	2200      	movs	r2, #0
 800b34c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800b34e:	4b02      	ldr	r3, [pc, #8]	@ (800b358 <UTIL_TIMER_Init+0x10>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4718      	bx	r3
 800b354:	20009268 	.word	0x20009268
 800b358:	0800fe48 	.word	0x0800fe48

0800b35c <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800b35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b35e:	4604      	mov	r4, r0
 800b360:	4617      	mov	r7, r2
 800b362:	4608      	mov	r0, r1
 800b364:	461e      	mov	r6, r3
  if((TimerObject != NULL) && (Callback != NULL))
 800b366:	b17c      	cbz	r4, 800b388 <UTIL_TIMER_Create+0x2c>
 800b368:	b173      	cbz	r3, 800b388 <UTIL_TIMER_Create+0x2c>
  {
    TimerObject->Timestamp = 0U;
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b36a:	4b08      	ldr	r3, [pc, #32]	@ (800b38c <UTIL_TIMER_Create+0x30>)
    TimerObject->Timestamp = 0U;
 800b36c:	2500      	movs	r5, #0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b36e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    TimerObject->Timestamp = 0U;
 800b370:	6025      	str	r5, [r4, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b372:	4798      	blx	r3
    TimerObject->IsPending = 0U;
    TimerObject->IsRunning = 0U;
    TimerObject->IsReloadStopped = 0U;
    TimerObject->Callback = Callback;
    TimerObject->argument = Argument;
 800b374:	9b06      	ldr	r3, [sp, #24]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b376:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 800b378:	8125      	strh	r5, [r4, #8]
    TimerObject->IsReloadStopped = 0U;
 800b37a:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 800b37c:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 800b37e:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 800b380:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 800b382:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 800b384:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 800b386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 800b388:	2001      	movs	r0, #1
 800b38a:	e7fc      	b.n	800b386 <UTIL_TIMER_Create+0x2a>
 800b38c:	0800fe48 	.word	0x0800fe48

0800b390 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800b390:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800b392:	4c03      	ldr	r4, [pc, #12]	@ (800b3a0 <UTIL_TIMER_GetCurrentTime+0x10>)
 800b394:	69e3      	ldr	r3, [r4, #28]
 800b396:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 800b398:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
}
 800b39a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return  UTIL_TimerDriver.Tick2ms(now);
 800b39e:	4718      	bx	r3
 800b3a0:	0800fe48 	.word	0x0800fe48

0800b3a4 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800b3a4:	b570      	push	{r4, r5, r6, lr}
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800b3a6:	4d06      	ldr	r5, [pc, #24]	@ (800b3c0 <UTIL_TIMER_GetElapsedTime+0x1c>)
 800b3a8:	69eb      	ldr	r3, [r5, #28]
{
 800b3aa:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800b3ac:	4798      	blx	r3
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800b3ae:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800b3b0:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800b3b2:	4630      	mov	r0, r6
 800b3b4:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800b3b6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800b3b8:	1a20      	subs	r0, r4, r0
}
 800b3ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800b3be:	4718      	bx	r3
 800b3c0:	0800fe48 	.word	0x0800fe48

0800b3c4 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b3c4:	4b05      	ldr	r3, [pc, #20]	@ (800b3dc <TimerExists+0x18>)
 800b3c6:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 800b3c8:	b90b      	cbnz	r3, 800b3ce <TimerExists+0xa>
    {
      return true;
    }
    cur = cur->Next;
  }
  return false;
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	4770      	bx	lr
    if( cur == TimerObject )
 800b3ce:	4283      	cmp	r3, r0
 800b3d0:	d001      	beq.n	800b3d6 <TimerExists+0x12>
    cur = cur->Next;
 800b3d2:	695b      	ldr	r3, [r3, #20]
 800b3d4:	e7f8      	b.n	800b3c8 <TimerExists+0x4>
      return true;
 800b3d6:	2001      	movs	r0, #1
}
 800b3d8:	4770      	bx	lr
 800b3da:	bf00      	nop
 800b3dc:	20009268 	.word	0x20009268

0800b3e0 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800b3e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800b3e4:	4e0b      	ldr	r6, [pc, #44]	@ (800b414 <TimerSetTimeout+0x34>)
 800b3e6:	6a33      	ldr	r3, [r6, #32]
{
 800b3e8:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800b3ea:	4798      	blx	r3
  TimerObject->IsPending = 1;
 800b3ec:	2301      	movs	r3, #1

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800b3ee:	69b7      	ldr	r7, [r6, #24]
  TimerObject->IsPending = 1;
 800b3f0:	7223      	strb	r3, [r4, #8]
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800b3f2:	f8d4 8000 	ldr.w	r8, [r4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800b3f6:	4605      	mov	r5, r0
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800b3f8:	47b8      	blx	r7
 800b3fa:	4428      	add	r0, r5
 800b3fc:	4580      	cmp	r8, r0
 800b3fe:	d202      	bcs.n	800b406 <TimerSetTimeout+0x26>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800b400:	47b8      	blx	r7
 800b402:	4428      	add	r0, r5
 800b404:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800b406:	68b3      	ldr	r3, [r6, #8]
 800b408:	6820      	ldr	r0, [r4, #0]
 800b40a:	9301      	str	r3, [sp, #4]
}
 800b40c:	b002      	add	sp, #8
 800b40e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800b412:	4718      	bx	r3
 800b414:	0800fe48 	.word	0x0800fe48

0800b418 <UTIL_TIMER_Stop>:
{
 800b418:	b570      	push	{r4, r5, r6, lr}
  if (NULL != TimerObject)
 800b41a:	b320      	cbz	r0, 800b466 <UTIL_TIMER_Stop+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b41c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b420:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800b422:	4d12      	ldr	r5, [pc, #72]	@ (800b46c <UTIL_TIMER_Stop+0x54>)
 800b424:	682b      	ldr	r3, [r5, #0]
    TimerObject->IsReloadStopped = 1U;
 800b426:	2201      	movs	r2, #1
 800b428:	7282      	strb	r2, [r0, #10]
    if(NULL != TimerListHead)
 800b42a:	b153      	cbz	r3, 800b442 <UTIL_TIMER_Stop+0x2a>
      TimerObject->IsRunning = 0U;
 800b42c:	2200      	movs	r2, #0
 800b42e:	7242      	strb	r2, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b430:	4298      	cmp	r0, r3
          if( TimerListHead->Next != NULL )
 800b432:	695c      	ldr	r4, [r3, #20]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b434:	d10e      	bne.n	800b454 <UTIL_TIMER_Stop+0x3c>
          TimerListHead->IsPending = 0;
 800b436:	7202      	strb	r2, [r0, #8]
          if( TimerListHead->Next != NULL )
 800b438:	b13c      	cbz	r4, 800b44a <UTIL_TIMER_Stop+0x32>
            TimerSetTimeout( TimerListHead );
 800b43a:	4620      	mov	r0, r4
            TimerListHead = TimerListHead->Next;
 800b43c:	602c      	str	r4, [r5, #0]
            TimerSetTimeout( TimerListHead );
 800b43e:	f7ff ffcf 	bl	800b3e0 <TimerSetTimeout>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b442:	f386 8810 	msr	PRIMASK, r6
}
 800b446:	2000      	movs	r0, #0
}
 800b448:	bd70      	pop	{r4, r5, r6, pc}
            UTIL_TimerDriver.StopTimerEvt( );
 800b44a:	4b09      	ldr	r3, [pc, #36]	@ (800b470 <UTIL_TIMER_Stop+0x58>)
 800b44c:	68db      	ldr	r3, [r3, #12]
 800b44e:	4798      	blx	r3
            TimerListHead = NULL;
 800b450:	602c      	str	r4, [r5, #0]
 800b452:	e7f6      	b.n	800b442 <UTIL_TIMER_Stop+0x2a>
            cur = cur->Next;
 800b454:	461a      	mov	r2, r3
 800b456:	695b      	ldr	r3, [r3, #20]
        while( cur != NULL )
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d0f2      	beq.n	800b442 <UTIL_TIMER_Stop+0x2a>
          if( cur == TimerObject )
 800b45c:	4298      	cmp	r0, r3
 800b45e:	d1f9      	bne.n	800b454 <UTIL_TIMER_Stop+0x3c>
            if( cur->Next != NULL )
 800b460:	6943      	ldr	r3, [r0, #20]
              prev->Next = cur;
 800b462:	6153      	str	r3, [r2, #20]
 800b464:	e7ed      	b.n	800b442 <UTIL_TIMER_Stop+0x2a>
    ret = UTIL_TIMER_INVALID_PARAM;
 800b466:	2001      	movs	r0, #1
 800b468:	e7ee      	b.n	800b448 <UTIL_TIMER_Stop+0x30>
 800b46a:	bf00      	nop
 800b46c:	20009268 	.word	0x20009268
 800b470:	0800fe48 	.word	0x0800fe48

0800b474 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b474:	4b08      	ldr	r3, [pc, #32]	@ (800b498 <TimerInsertTimer+0x24>)
{
 800b476:	b510      	push	{r4, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b478:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800b47a:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 800b47c:	6951      	ldr	r1, [r2, #20]
 800b47e:	b911      	cbnz	r1, 800b486 <TimerInsertTimer+0x12>
        cur = next;
        next = next->Next;
    }
    else
    {
        cur->Next = TimerObject;
 800b480:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 800b482:	6141      	str	r1, [r0, #20]

    }
  }
  cur->Next = TimerObject;
  TimerObject->Next = NULL;
}
 800b484:	bd10      	pop	{r4, pc}
    if( TimerObject->Timestamp  > next->Timestamp )
 800b486:	6804      	ldr	r4, [r0, #0]
 800b488:	6819      	ldr	r1, [r3, #0]
 800b48a:	428c      	cmp	r4, r1
 800b48c:	d902      	bls.n	800b494 <TimerInsertTimer+0x20>
        cur = next;
 800b48e:	461a      	mov	r2, r3
        next = next->Next;
 800b490:	695b      	ldr	r3, [r3, #20]
 800b492:	e7f3      	b.n	800b47c <TimerInsertTimer+0x8>
 800b494:	4619      	mov	r1, r3
 800b496:	e7f3      	b.n	800b480 <TimerInsertTimer+0xc>
 800b498:	20009268 	.word	0x20009268

0800b49c <TimerInsertNewHeadTimer>:
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b49c:	4a04      	ldr	r2, [pc, #16]	@ (800b4b0 <TimerInsertNewHeadTimer+0x14>)
 800b49e:	6813      	ldr	r3, [r2, #0]

  if( cur != NULL )
 800b4a0:	b10b      	cbz	r3, 800b4a6 <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsPending = 0;
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	7219      	strb	r1, [r3, #8]
  }

  TimerObject->Next = cur;
 800b4a6:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 800b4a8:	6010      	str	r0, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800b4aa:	f7ff bf99 	b.w	800b3e0 <TimerSetTimeout>
 800b4ae:	bf00      	nop
 800b4b0:	20009268 	.word	0x20009268

0800b4b4 <UTIL_TIMER_Start>:
{
 800b4b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800b4b8:	4604      	mov	r4, r0
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	d02d      	beq.n	800b51a <UTIL_TIMER_Start+0x66>
 800b4be:	f7ff ff81 	bl	800b3c4 <TimerExists>
 800b4c2:	bb50      	cbnz	r0, 800b51a <UTIL_TIMER_Start+0x66>
 800b4c4:	7a65      	ldrb	r5, [r4, #9]
 800b4c6:	bb45      	cbnz	r5, 800b51a <UTIL_TIMER_Start+0x66>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b4c8:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b4cc:	b672      	cpsid	i
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800b4ce:	4e14      	ldr	r6, [pc, #80]	@ (800b520 <UTIL_TIMER_Start+0x6c>)
    ticks = TimerObject->ReloadValue;
 800b4d0:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800b4d2:	6a33      	ldr	r3, [r6, #32]
 800b4d4:	4798      	blx	r3
    TimerObject->Timestamp = ticks;
 800b4d6:	4287      	cmp	r7, r0
 800b4d8:	bf2c      	ite	cs
 800b4da:	6027      	strcs	r7, [r4, #0]
 800b4dc:	6020      	strcc	r0, [r4, #0]
    if( TimerListHead == NULL )
 800b4de:	4f11      	ldr	r7, [pc, #68]	@ (800b524 <UTIL_TIMER_Start+0x70>)
    TimerObject->IsReloadStopped = 0U;
 800b4e0:	72a5      	strb	r5, [r4, #10]
    TimerObject->IsPending = 0U;
 800b4e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4e6:	8123      	strh	r3, [r4, #8]
    if( TimerListHead == NULL )
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	b94b      	cbnz	r3, 800b500 <UTIL_TIMER_Start+0x4c>
      UTIL_TimerDriver.SetTimerContext();
 800b4ec:	6933      	ldr	r3, [r6, #16]
 800b4ee:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800b4f0:	4620      	mov	r0, r4
        TimerInsertNewHeadTimer( TimerObject);
 800b4f2:	f7ff ffd3 	bl	800b49c <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b4f6:	f388 8810 	msr	PRIMASK, r8
}
 800b4fa:	4628      	mov	r0, r5
 800b4fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800b500:	69b3      	ldr	r3, [r6, #24]
 800b502:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 800b504:	6823      	ldr	r3, [r4, #0]
 800b506:	4418      	add	r0, r3
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b508:	683b      	ldr	r3, [r7, #0]
      TimerObject->Timestamp += elapsedTime;
 800b50a:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4298      	cmp	r0, r3
        TimerInsertNewHeadTimer( TimerObject);
 800b510:	4620      	mov	r0, r4
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b512:	d3ee      	bcc.n	800b4f2 <UTIL_TIMER_Start+0x3e>
        TimerInsertTimer( TimerObject);
 800b514:	f7ff ffae 	bl	800b474 <TimerInsertTimer>
 800b518:	e7ed      	b.n	800b4f6 <UTIL_TIMER_Start+0x42>
    ret =  UTIL_TIMER_INVALID_PARAM;
 800b51a:	2501      	movs	r5, #1
 800b51c:	e7ed      	b.n	800b4fa <UTIL_TIMER_Start+0x46>
 800b51e:	bf00      	nop
 800b520:	0800fe48 	.word	0x0800fe48
 800b524:	20009268 	.word	0x20009268

0800b528 <UTIL_TIMER_SetPeriod>:
{
 800b528:	b510      	push	{r4, lr}
 800b52a:	4604      	mov	r4, r0
 800b52c:	4608      	mov	r0, r1
  if(NULL == TimerObject)
 800b52e:	b17c      	cbz	r4, 800b550 <UTIL_TIMER_SetPeriod+0x28>
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800b530:	4b08      	ldr	r3, [pc, #32]	@ (800b554 <UTIL_TIMER_SetPeriod+0x2c>)
 800b532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b534:	4798      	blx	r3
 800b536:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 800b538:	4620      	mov	r0, r4
 800b53a:	f7ff ff43 	bl	800b3c4 <TimerExists>
 800b53e:	b140      	cbz	r0, 800b552 <UTIL_TIMER_SetPeriod+0x2a>
      (void)UTIL_TIMER_Stop(TimerObject);
 800b540:	4620      	mov	r0, r4
 800b542:	f7ff ff69 	bl	800b418 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800b546:	4620      	mov	r0, r4
}
 800b548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      ret = UTIL_TIMER_Start(TimerObject);
 800b54c:	f7ff bfb2 	b.w	800b4b4 <UTIL_TIMER_Start>
	  ret = UTIL_TIMER_INVALID_PARAM;
 800b550:	2001      	movs	r0, #1
}
 800b552:	bd10      	pop	{r4, pc}
 800b554:	0800fe48 	.word	0x0800fe48

0800b558 <UTIL_TIMER_IRQ_Handler>:
{
 800b558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b55c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b560:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b562:	4e1d      	ldr	r6, [pc, #116]	@ (800b5d8 <UTIL_TIMER_IRQ_Handler+0x80>)
  if ( TimerListHead != NULL )
 800b564:	4d1d      	ldr	r5, [pc, #116]	@ (800b5dc <UTIL_TIMER_IRQ_Handler+0x84>)
  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b566:	6973      	ldr	r3, [r6, #20]
 800b568:	4798      	blx	r3
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800b56a:	6933      	ldr	r3, [r6, #16]
  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b56c:	4604      	mov	r4, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800b56e:	4798      	blx	r3
  if ( TimerListHead != NULL )
 800b570:	682b      	ldr	r3, [r5, #0]
 800b572:	b94b      	cbnz	r3, 800b588 <UTIL_TIMER_IRQ_Handler+0x30>
      cur->IsPending = 0;
 800b574:	f04f 0800 	mov.w	r8, #0
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b578:	682b      	ldr	r3, [r5, #0]
 800b57a:	b98b      	cbnz	r3, 800b5a0 <UTIL_TIMER_IRQ_Handler+0x48>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800b57c:	6828      	ldr	r0, [r5, #0]
 800b57e:	bb28      	cbnz	r0, 800b5cc <UTIL_TIMER_IRQ_Handler+0x74>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b580:	f387 8810 	msr	PRIMASK, r7
}
 800b584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  DeltaContext = now  - old; /*intentional wrap around */
 800b588:	1b01      	subs	r1, r0, r4
        cur->Timestamp -= DeltaContext;
 800b58a:	1a24      	subs	r4, r4, r0
      if (cur->Timestamp > DeltaContext)
 800b58c:	681a      	ldr	r2, [r3, #0]
 800b58e:	428a      	cmp	r2, r1
        cur->Timestamp -= DeltaContext;
 800b590:	bf8c      	ite	hi
 800b592:	1912      	addhi	r2, r2, r4
        cur->Timestamp = 0;
 800b594:	2200      	movls	r2, #0
 800b596:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 800b598:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d1f6      	bne.n	800b58c <UTIL_TIMER_IRQ_Handler+0x34>
 800b59e:	e7e9      	b.n	800b574 <UTIL_TIMER_IRQ_Handler+0x1c>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b5a0:	681c      	ldr	r4, [r3, #0]
 800b5a2:	b11c      	cbz	r4, 800b5ac <UTIL_TIMER_IRQ_Handler+0x54>
 800b5a4:	69b3      	ldr	r3, [r6, #24]
 800b5a6:	4798      	blx	r3
 800b5a8:	4284      	cmp	r4, r0
 800b5aa:	d2e7      	bcs.n	800b57c <UTIL_TIMER_IRQ_Handler+0x24>
      cur = TimerListHead;
 800b5ac:	682c      	ldr	r4, [r5, #0]
      TimerListHead = TimerListHead->Next;
 800b5ae:	6963      	ldr	r3, [r4, #20]
 800b5b0:	602b      	str	r3, [r5, #0]
      cur->IsPending = 0;
 800b5b2:	f8a4 8008 	strh.w	r8, [r4, #8]
      cur->Callback(cur->argument);
 800b5b6:	e9d4 3003 	ldrd	r3, r0, [r4, #12]
 800b5ba:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800b5bc:	8963      	ldrh	r3, [r4, #10]
 800b5be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b5c2:	d1d9      	bne.n	800b578 <UTIL_TIMER_IRQ_Handler+0x20>
        (void)UTIL_TIMER_Start(cur);
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	f7ff ff75 	bl	800b4b4 <UTIL_TIMER_Start>
 800b5ca:	e7d5      	b.n	800b578 <UTIL_TIMER_IRQ_Handler+0x20>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800b5cc:	7a03      	ldrb	r3, [r0, #8]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d1d6      	bne.n	800b580 <UTIL_TIMER_IRQ_Handler+0x28>
    TimerSetTimeout( TimerListHead );
 800b5d2:	f7ff ff05 	bl	800b3e0 <TimerSetTimeout>
 800b5d6:	e7d3      	b.n	800b580 <UTIL_TIMER_IRQ_Handler+0x28>
 800b5d8:	0800fe48 	.word	0x0800fe48
 800b5dc:	20009268 	.word	0x20009268

0800b5e0 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800b5e0:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5e2:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b5e6:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800b5e8:	4b14      	ldr	r3, [pc, #80]	@ (800b63c <TRACE_AllocateBufer+0x5c>)
 800b5ea:	8a5c      	ldrh	r4, [r3, #18]
 800b5ec:	8a1a      	ldrh	r2, [r3, #16]
 800b5ee:	4294      	cmp	r4, r2
 800b5f0:	d113      	bne.n	800b61a <TRACE_AllocateBufer+0x3a>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800b5f2:	f5c4 7200 	rsb	r2, r4, #512	@ 0x200
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800b5f6:	b292      	uxth	r2, r2
 800b5f8:	4290      	cmp	r0, r2
 800b5fa:	d306      	bcc.n	800b60a <TRACE_AllocateBufer+0x2a>
 800b5fc:	4284      	cmp	r4, r0
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800b5fe:	d918      	bls.n	800b632 <TRACE_AllocateBufer+0x52>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800b600:	2201      	movs	r2, #1
 800b602:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800b604:	2200      	movs	r2, #0
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800b606:	801c      	strh	r4, [r3, #0]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800b608:	825a      	strh	r2, [r3, #18]
#endif
  }

  if(freesize > Size)
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800b60a:	8a5a      	ldrh	r2, [r3, #18]
 800b60c:	800a      	strh	r2, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800b60e:	4402      	add	r2, r0
 800b610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b614:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800b616:	2000      	movs	r0, #0
 800b618:	e00d      	b.n	800b636 <TRACE_AllocateBufer+0x56>
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b61a:	d906      	bls.n	800b62a <TRACE_AllocateBufer+0x4a>
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800b61c:	f5c4 7500 	rsb	r5, r4, #512	@ 0x200
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800b620:	b2ad      	uxth	r5, r5
 800b622:	4285      	cmp	r5, r0
 800b624:	d8f1      	bhi.n	800b60a <TRACE_AllocateBufer+0x2a>
 800b626:	4282      	cmp	r2, r0
 800b628:	e7e9      	b.n	800b5fe <TRACE_AllocateBufer+0x1e>
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800b62a:	1b12      	subs	r2, r2, r4
  if(freesize > Size)
 800b62c:	b292      	uxth	r2, r2
 800b62e:	4282      	cmp	r2, r0
 800b630:	d8eb      	bhi.n	800b60a <TRACE_AllocateBufer+0x2a>
  int16_t ret = -1;
 800b632:	f04f 30ff 	mov.w	r0, #4294967295
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b636:	f386 8810 	msr	PRIMASK, r6
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 800b63a:	bd70      	pop	{r4, r5, r6, pc}
 800b63c:	2000956c 	.word	0x2000956c

0800b640 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b640:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b644:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 800b646:	4a03      	ldr	r2, [pc, #12]	@ (800b654 <TRACE_Lock+0x14>)
 800b648:	8ad3      	ldrh	r3, [r2, #22]
 800b64a:	3301      	adds	r3, #1
 800b64c:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b64e:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800b652:	4770      	bx	lr
 800b654:	2000956c 	.word	0x2000956c

0800b658 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b658:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b65c:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 800b65e:	4a03      	ldr	r2, [pc, #12]	@ (800b66c <TRACE_UnLock+0x14>)
 800b660:	8ad3      	ldrh	r3, [r2, #22]
 800b662:	3b01      	subs	r3, #1
 800b664:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b666:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800b66a:	4770      	bx	lr
 800b66c:	2000956c 	.word	0x2000956c

0800b670 <UTIL_ADV_TRACE_Init>:
{
 800b670:	b510      	push	{r4, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800b672:	4808      	ldr	r0, [pc, #32]	@ (800b694 <UTIL_ADV_TRACE_Init+0x24>)
 800b674:	2218      	movs	r2, #24
 800b676:	2100      	movs	r1, #0
 800b678:	f7ff fd14 	bl	800b0a4 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800b67c:	4806      	ldr	r0, [pc, #24]	@ (800b698 <UTIL_ADV_TRACE_Init+0x28>)
 800b67e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b682:	2100      	movs	r1, #0
 800b684:	f7ff fd0e 	bl	800b0a4 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800b688:	4b04      	ldr	r3, [pc, #16]	@ (800b69c <UTIL_ADV_TRACE_Init+0x2c>)
 800b68a:	4805      	ldr	r0, [pc, #20]	@ (800b6a0 <UTIL_ADV_TRACE_Init+0x30>)
 800b68c:	681b      	ldr	r3, [r3, #0]
}
 800b68e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800b692:	4718      	bx	r3
 800b694:	2000956c 	.word	0x2000956c
 800b698:	2000936c 	.word	0x2000936c
 800b69c:	0800fe74 	.word	0x0800fe74
 800b6a0:	0800b80d 	.word	0x0800b80d

0800b6a4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800b6a4:	4b01      	ldr	r3, [pc, #4]	@ (800b6ac <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 800b6a6:	6058      	str	r0, [r3, #4]
}
 800b6a8:	4770      	bx	lr
 800b6aa:	bf00      	nop
 800b6ac:	2000956c 	.word	0x2000956c

0800b6b0 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800b6b0:	4b01      	ldr	r3, [pc, #4]	@ (800b6b8 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 800b6b2:	7218      	strb	r0, [r3, #8]
}
 800b6b4:	4770      	bx	lr
 800b6b6:	bf00      	nop
 800b6b8:	2000956c 	.word	0x2000956c

0800b6bc <TRACE_Send>:
{
 800b6bc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6be:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b6c2:	b672      	cpsid	i
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800b6c4:	4c1c      	ldr	r4, [pc, #112]	@ (800b738 <TRACE_Send+0x7c>)
  if(TRACE_IsLocked() == 0u)
 800b6c6:	8ae0      	ldrh	r0, [r4, #22]
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	d12f      	bne.n	800b72c <TRACE_Send+0x70>
    TRACE_Lock();
 800b6cc:	f7ff ffb8 	bl	800b640 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800b6d0:	8a21      	ldrh	r1, [r4, #16]
 800b6d2:	8a62      	ldrh	r2, [r4, #18]
 800b6d4:	4291      	cmp	r1, r2
 800b6d6:	d027      	beq.n	800b728 <TRACE_Send+0x6c>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800b6d8:	78a3      	ldrb	r3, [r4, #2]
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	d112      	bne.n	800b704 <TRACE_Send+0x48>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800b6de:	8823      	ldrh	r3, [r4, #0]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b6e0:	8020      	strh	r0, [r4, #0]
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800b6e2:	1a5b      	subs	r3, r3, r1
 800b6e4:	b29b      	uxth	r3, r3
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b6e6:	2102      	movs	r1, #2
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800b6e8:	82a3      	strh	r3, [r4, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b6ea:	70a1      	strb	r1, [r4, #2]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800b6ec:	b963      	cbnz	r3, 800b708 <TRACE_Send+0x4c>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b6ee:	70a3      	strb	r3, [r4, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b6f0:	8223      	strh	r3, [r4, #16]
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b6f2:	8a23      	ldrh	r3, [r4, #16]
 800b6f4:	429a      	cmp	r2, r3
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b6f6:	bf8b      	itete	hi
 800b6f8:	1ad2      	subhi	r2, r2, r3
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b6fa:	f5c3 7300 	rsbls	r3, r3, #512	@ 0x200
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b6fe:	82a2      	strhhi	r2, [r4, #20]
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b700:	82a3      	strhls	r3, [r4, #20]
 800b702:	e001      	b.n	800b708 <TRACE_Send+0x4c>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800b704:	2b00      	cmp	r3, #0
 800b706:	d0f4      	beq.n	800b6f2 <TRACE_Send+0x36>
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800b708:	8a26      	ldrh	r6, [r4, #16]
 800b70a:	4b0c      	ldr	r3, [pc, #48]	@ (800b73c <TRACE_Send+0x80>)
 800b70c:	441e      	add	r6, r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b70e:	f385 8810 	msr	PRIMASK, r5
      UTIL_ADV_TRACE_PreSendHook();
 800b712:	f7f7 fd59 	bl	80031c8 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b716:	4b0a      	ldr	r3, [pc, #40]	@ (800b740 <TRACE_Send+0x84>)
 800b718:	8aa1      	ldrh	r1, [r4, #20]
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	9301      	str	r3, [sp, #4]
 800b71e:	4630      	mov	r0, r6
}
 800b720:	b002      	add	sp, #8
 800b722:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b726:	4718      	bx	r3
      TRACE_UnLock();
 800b728:	f7ff ff96 	bl	800b658 <TRACE_UnLock>
 800b72c:	f385 8810 	msr	PRIMASK, r5
}
 800b730:	2000      	movs	r0, #0
 800b732:	b002      	add	sp, #8
 800b734:	bd70      	pop	{r4, r5, r6, pc}
 800b736:	bf00      	nop
 800b738:	2000956c 	.word	0x2000956c
 800b73c:	2000936c 	.word	0x2000936c
 800b740:	0800fe74 	.word	0x0800fe74

0800b744 <UTIL_ADV_TRACE_COND_FSend>:
{
 800b744:	b408      	push	{r3}
 800b746:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b748:	b086      	sub	sp, #24
  uint16_t timestamp_size = 0u;
 800b74a:	2300      	movs	r3, #0
 800b74c:	f8ad 3000 	strh.w	r3, [sp]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800b750:	4b2b      	ldr	r3, [pc, #172]	@ (800b800 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
{
 800b752:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800b754:	7a1d      	ldrb	r5, [r3, #8]
 800b756:	4285      	cmp	r5, r0
 800b758:	d34c      	bcc.n	800b7f4 <UTIL_ADV_TRACE_COND_FSend+0xb0>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800b75a:	68d8      	ldr	r0, [r3, #12]
 800b75c:	4381      	bics	r1, r0
 800b75e:	d14c      	bne.n	800b7fa <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800b760:	685b      	ldr	r3, [r3, #4]
 800b762:	b11b      	cbz	r3, 800b76c <UTIL_ADV_TRACE_COND_FSend+0x28>
 800b764:	b112      	cbz	r2, 800b76c <UTIL_ADV_TRACE_COND_FSend+0x28>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800b766:	4669      	mov	r1, sp
 800b768:	a802      	add	r0, sp, #8
 800b76a:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 800b76c:	ab0c      	add	r3, sp, #48	@ 0x30
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b76e:	4622      	mov	r2, r4
 800b770:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b774:	4823      	ldr	r0, [pc, #140]	@ (800b804 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
  va_start( vaArgs, strFormat);
 800b776:	9301      	str	r3, [sp, #4]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b778:	f7ff fcc2 	bl	800b100 <tiny_vsnprintf_like>
  TRACE_Lock();
 800b77c:	f7ff ff60 	bl	800b640 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800b780:	f8bd 3000 	ldrh.w	r3, [sp]
 800b784:	4418      	add	r0, r3
 800b786:	f10d 0102 	add.w	r1, sp, #2
 800b78a:	b280      	uxth	r0, r0
 800b78c:	f7ff ff28 	bl	800b5e0 <TRACE_AllocateBufer>
 800b790:	3001      	adds	r0, #1
 800b792:	d02a      	beq.n	800b7ea <UTIL_ADV_TRACE_COND_FSend+0xa6>
    for (idx = 0u; idx < timestamp_size; idx++)
 800b794:	2300      	movs	r3, #0
 800b796:	f8bd 2000 	ldrh.w	r2, [sp]
 800b79a:	f8bd 6002 	ldrh.w	r6, [sp, #2]
 800b79e:	481a      	ldr	r0, [pc, #104]	@ (800b808 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 800b7a0:	f10d 0c08 	add.w	ip, sp, #8
 800b7a4:	461f      	mov	r7, r3
 800b7a6:	b299      	uxth	r1, r3
 800b7a8:	fa16 f583 	uxtah	r5, r6, r3
 800b7ac:	428a      	cmp	r2, r1
 800b7ae:	b2ad      	uxth	r5, r5
 800b7b0:	d815      	bhi.n	800b7de <UTIL_ADV_TRACE_COND_FSend+0x9a>
 800b7b2:	b117      	cbz	r7, 800b7ba <UTIL_ADV_TRACE_COND_FSend+0x76>
 800b7b4:	4432      	add	r2, r6
 800b7b6:	f8ad 2002 	strh.w	r2, [sp, #2]
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b7ba:	f8bd 5002 	ldrh.w	r5, [sp, #2]
 800b7be:	9b01      	ldr	r3, [sp, #4]
 800b7c0:	4622      	mov	r2, r4
 800b7c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b7c6:	4428      	add	r0, r5
 800b7c8:	f7ff fc9a 	bl	800b100 <tiny_vsnprintf_like>
    TRACE_UnLock();
 800b7cc:	f7ff ff44 	bl	800b658 <TRACE_UnLock>
    return TRACE_Send();
 800b7d0:	f7ff ff74 	bl	800b6bc <TRACE_Send>
}
 800b7d4:	b006      	add	sp, #24
 800b7d6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b7da:	b001      	add	sp, #4
 800b7dc:	4770      	bx	lr
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800b7de:	f81c 1b01 	ldrb.w	r1, [ip], #1
 800b7e2:	5541      	strb	r1, [r0, r5]
    for (idx = 0u; idx < timestamp_size; idx++)
 800b7e4:	3301      	adds	r3, #1
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800b7e6:	2701      	movs	r7, #1
 800b7e8:	e7dd      	b.n	800b7a6 <UTIL_ADV_TRACE_COND_FSend+0x62>
  TRACE_UnLock();
 800b7ea:	f7ff ff35 	bl	800b658 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 800b7ee:	f06f 0002 	mvn.w	r0, #2
 800b7f2:	e7ef      	b.n	800b7d4 <UTIL_ADV_TRACE_COND_FSend+0x90>
    return UTIL_ADV_TRACE_GIVEUP;
 800b7f4:	f06f 0004 	mvn.w	r0, #4
 800b7f8:	e7ec      	b.n	800b7d4 <UTIL_ADV_TRACE_COND_FSend+0x90>
    return UTIL_ADV_TRACE_REGIONMASKED;
 800b7fa:	f06f 0005 	mvn.w	r0, #5
 800b7fe:	e7e9      	b.n	800b7d4 <UTIL_ADV_TRACE_COND_FSend+0x90>
 800b800:	2000956c 	.word	0x2000956c
 800b804:	2000926c 	.word	0x2000926c
 800b808:	2000936c 	.word	0x2000936c

0800b80c <TRACE_TxCpltCallback>:
{
 800b80c:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b80e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b812:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800b814:	4b20      	ldr	r3, [pc, #128]	@ (800b898 <TRACE_TxCpltCallback+0x8c>)
 800b816:	789a      	ldrb	r2, [r3, #2]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800b818:	8a58      	ldrh	r0, [r3, #18]
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800b81a:	2a02      	cmp	r2, #2
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800b81c:	bf1d      	ittte	ne
 800b81e:	8a1a      	ldrhne	r2, [r3, #16]
 800b820:	8a99      	ldrhne	r1, [r3, #20]
 800b822:	1852      	addne	r2, r2, r1
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b824:	2200      	moveq	r2, #0
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800b826:	bf14      	ite	ne
 800b828:	f3c2 0208 	ubfxne	r2, r2, #0, #9
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b82c:	709a      	strbeq	r2, [r3, #2]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800b82e:	4290      	cmp	r0, r2
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b830:	821a      	strh	r2, [r3, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800b832:	d028      	beq.n	800b886 <TRACE_TxCpltCallback+0x7a>
 800b834:	8ad9      	ldrh	r1, [r3, #22]
 800b836:	2901      	cmp	r1, #1
 800b838:	d125      	bne.n	800b886 <TRACE_TxCpltCallback+0x7a>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800b83a:	7899      	ldrb	r1, [r3, #2]
 800b83c:	2901      	cmp	r1, #1
 800b83e:	d113      	bne.n	800b868 <TRACE_TxCpltCallback+0x5c>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800b840:	8819      	ldrh	r1, [r3, #0]
 800b842:	1a8a      	subs	r2, r1, r2
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b844:	2102      	movs	r1, #2
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800b846:	b292      	uxth	r2, r2
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b848:	7099      	strb	r1, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b84a:	2100      	movs	r1, #0
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800b84c:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b84e:	8019      	strh	r1, [r3, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800b850:	b962      	cbnz	r2, 800b86c <TRACE_TxCpltCallback+0x60>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b852:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b854:	821a      	strh	r2, [r3, #16]
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b856:	8a1a      	ldrh	r2, [r3, #16]
 800b858:	4290      	cmp	r0, r2
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b85a:	bf8b      	itete	hi
 800b85c:	1a80      	subhi	r0, r0, r2
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b85e:	f5c2 7200 	rsbls	r2, r2, #512	@ 0x200
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b862:	8298      	strhhi	r0, [r3, #20]
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b864:	829a      	strhls	r2, [r3, #20]
 800b866:	e001      	b.n	800b86c <TRACE_TxCpltCallback+0x60>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800b868:	2900      	cmp	r1, #0
 800b86a:	d0f4      	beq.n	800b856 <TRACE_TxCpltCallback+0x4a>
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800b86c:	8a18      	ldrh	r0, [r3, #16]
 800b86e:	4a0b      	ldr	r2, [pc, #44]	@ (800b89c <TRACE_TxCpltCallback+0x90>)
 800b870:	4410      	add	r0, r2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b872:	f384 8810 	msr	PRIMASK, r4
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b876:	4a0a      	ldr	r2, [pc, #40]	@ (800b8a0 <TRACE_TxCpltCallback+0x94>)
 800b878:	8a99      	ldrh	r1, [r3, #20]
 800b87a:	68d3      	ldr	r3, [r2, #12]
 800b87c:	9301      	str	r3, [sp, #4]
}
 800b87e:	b002      	add	sp, #8
 800b880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b884:	4718      	bx	r3
 800b886:	f384 8810 	msr	PRIMASK, r4
    UTIL_ADV_TRACE_PostSendHook();
 800b88a:	f7f7 fca1 	bl	80031d0 <UTIL_ADV_TRACE_PostSendHook>
}
 800b88e:	b002      	add	sp, #8
 800b890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    TRACE_UnLock();
 800b894:	f7ff bee0 	b.w	800b658 <TRACE_UnLock>
 800b898:	2000956c 	.word	0x2000956c
 800b89c:	2000936c 	.word	0x2000936c
 800b8a0:	0800fe74 	.word	0x0800fe74

0800b8a4 <atoi>:
 800b8a4:	220a      	movs	r2, #10
 800b8a6:	2100      	movs	r1, #0
 800b8a8:	f000 b87a 	b.w	800b9a0 <strtol>

0800b8ac <_strtol_l.isra.0>:
 800b8ac:	2b24      	cmp	r3, #36	@ 0x24
 800b8ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8b2:	4686      	mov	lr, r0
 800b8b4:	4690      	mov	r8, r2
 800b8b6:	d801      	bhi.n	800b8bc <_strtol_l.isra.0+0x10>
 800b8b8:	2b01      	cmp	r3, #1
 800b8ba:	d106      	bne.n	800b8ca <_strtol_l.isra.0+0x1e>
 800b8bc:	f000 fedc 	bl	800c678 <__errno>
 800b8c0:	2316      	movs	r3, #22
 800b8c2:	6003      	str	r3, [r0, #0]
 800b8c4:	2000      	movs	r0, #0
 800b8c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ca:	4834      	ldr	r0, [pc, #208]	@ (800b99c <_strtol_l.isra.0+0xf0>)
 800b8cc:	460d      	mov	r5, r1
 800b8ce:	462a      	mov	r2, r5
 800b8d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b8d4:	5d06      	ldrb	r6, [r0, r4]
 800b8d6:	f016 0608 	ands.w	r6, r6, #8
 800b8da:	d1f8      	bne.n	800b8ce <_strtol_l.isra.0+0x22>
 800b8dc:	2c2d      	cmp	r4, #45	@ 0x2d
 800b8de:	d110      	bne.n	800b902 <_strtol_l.isra.0+0x56>
 800b8e0:	782c      	ldrb	r4, [r5, #0]
 800b8e2:	2601      	movs	r6, #1
 800b8e4:	1c95      	adds	r5, r2, #2
 800b8e6:	f033 0210 	bics.w	r2, r3, #16
 800b8ea:	d115      	bne.n	800b918 <_strtol_l.isra.0+0x6c>
 800b8ec:	2c30      	cmp	r4, #48	@ 0x30
 800b8ee:	d10d      	bne.n	800b90c <_strtol_l.isra.0+0x60>
 800b8f0:	782a      	ldrb	r2, [r5, #0]
 800b8f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b8f6:	2a58      	cmp	r2, #88	@ 0x58
 800b8f8:	d108      	bne.n	800b90c <_strtol_l.isra.0+0x60>
 800b8fa:	786c      	ldrb	r4, [r5, #1]
 800b8fc:	3502      	adds	r5, #2
 800b8fe:	2310      	movs	r3, #16
 800b900:	e00a      	b.n	800b918 <_strtol_l.isra.0+0x6c>
 800b902:	2c2b      	cmp	r4, #43	@ 0x2b
 800b904:	bf04      	itt	eq
 800b906:	782c      	ldrbeq	r4, [r5, #0]
 800b908:	1c95      	addeq	r5, r2, #2
 800b90a:	e7ec      	b.n	800b8e6 <_strtol_l.isra.0+0x3a>
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d1f6      	bne.n	800b8fe <_strtol_l.isra.0+0x52>
 800b910:	2c30      	cmp	r4, #48	@ 0x30
 800b912:	bf14      	ite	ne
 800b914:	230a      	movne	r3, #10
 800b916:	2308      	moveq	r3, #8
 800b918:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b91c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b920:	2200      	movs	r2, #0
 800b922:	fbbc f9f3 	udiv	r9, ip, r3
 800b926:	4610      	mov	r0, r2
 800b928:	fb03 ca19 	mls	sl, r3, r9, ip
 800b92c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b930:	2f09      	cmp	r7, #9
 800b932:	d80f      	bhi.n	800b954 <_strtol_l.isra.0+0xa8>
 800b934:	463c      	mov	r4, r7
 800b936:	42a3      	cmp	r3, r4
 800b938:	dd1b      	ble.n	800b972 <_strtol_l.isra.0+0xc6>
 800b93a:	1c57      	adds	r7, r2, #1
 800b93c:	d007      	beq.n	800b94e <_strtol_l.isra.0+0xa2>
 800b93e:	4581      	cmp	r9, r0
 800b940:	d314      	bcc.n	800b96c <_strtol_l.isra.0+0xc0>
 800b942:	d101      	bne.n	800b948 <_strtol_l.isra.0+0x9c>
 800b944:	45a2      	cmp	sl, r4
 800b946:	db11      	blt.n	800b96c <_strtol_l.isra.0+0xc0>
 800b948:	fb00 4003 	mla	r0, r0, r3, r4
 800b94c:	2201      	movs	r2, #1
 800b94e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b952:	e7eb      	b.n	800b92c <_strtol_l.isra.0+0x80>
 800b954:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b958:	2f19      	cmp	r7, #25
 800b95a:	d801      	bhi.n	800b960 <_strtol_l.isra.0+0xb4>
 800b95c:	3c37      	subs	r4, #55	@ 0x37
 800b95e:	e7ea      	b.n	800b936 <_strtol_l.isra.0+0x8a>
 800b960:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b964:	2f19      	cmp	r7, #25
 800b966:	d804      	bhi.n	800b972 <_strtol_l.isra.0+0xc6>
 800b968:	3c57      	subs	r4, #87	@ 0x57
 800b96a:	e7e4      	b.n	800b936 <_strtol_l.isra.0+0x8a>
 800b96c:	f04f 32ff 	mov.w	r2, #4294967295
 800b970:	e7ed      	b.n	800b94e <_strtol_l.isra.0+0xa2>
 800b972:	1c53      	adds	r3, r2, #1
 800b974:	d108      	bne.n	800b988 <_strtol_l.isra.0+0xdc>
 800b976:	2322      	movs	r3, #34	@ 0x22
 800b978:	f8ce 3000 	str.w	r3, [lr]
 800b97c:	4660      	mov	r0, ip
 800b97e:	f1b8 0f00 	cmp.w	r8, #0
 800b982:	d0a0      	beq.n	800b8c6 <_strtol_l.isra.0+0x1a>
 800b984:	1e69      	subs	r1, r5, #1
 800b986:	e006      	b.n	800b996 <_strtol_l.isra.0+0xea>
 800b988:	b106      	cbz	r6, 800b98c <_strtol_l.isra.0+0xe0>
 800b98a:	4240      	negs	r0, r0
 800b98c:	f1b8 0f00 	cmp.w	r8, #0
 800b990:	d099      	beq.n	800b8c6 <_strtol_l.isra.0+0x1a>
 800b992:	2a00      	cmp	r2, #0
 800b994:	d1f6      	bne.n	800b984 <_strtol_l.isra.0+0xd8>
 800b996:	f8c8 1000 	str.w	r1, [r8]
 800b99a:	e794      	b.n	800b8c6 <_strtol_l.isra.0+0x1a>
 800b99c:	0801001d 	.word	0x0801001d

0800b9a0 <strtol>:
 800b9a0:	4613      	mov	r3, r2
 800b9a2:	460a      	mov	r2, r1
 800b9a4:	4601      	mov	r1, r0
 800b9a6:	4802      	ldr	r0, [pc, #8]	@ (800b9b0 <strtol+0x10>)
 800b9a8:	6800      	ldr	r0, [r0, #0]
 800b9aa:	f7ff bf7f 	b.w	800b8ac <_strtol_l.isra.0>
 800b9ae:	bf00      	nop
 800b9b0:	20000098 	.word	0x20000098

0800b9b4 <__cvt>:
 800b9b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9b8:	b088      	sub	sp, #32
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	461d      	mov	r5, r3
 800b9be:	4614      	mov	r4, r2
 800b9c0:	bfbc      	itt	lt
 800b9c2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b9c6:	4614      	movlt	r4, r2
 800b9c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b9ca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b9cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b9d0:	bfb6      	itet	lt
 800b9d2:	461d      	movlt	r5, r3
 800b9d4:	2300      	movge	r3, #0
 800b9d6:	232d      	movlt	r3, #45	@ 0x2d
 800b9d8:	7013      	strb	r3, [r2, #0]
 800b9da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9dc:	f023 0820 	bic.w	r8, r3, #32
 800b9e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9e4:	d005      	beq.n	800b9f2 <__cvt+0x3e>
 800b9e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b9ea:	d100      	bne.n	800b9ee <__cvt+0x3a>
 800b9ec:	3601      	adds	r6, #1
 800b9ee:	2302      	movs	r3, #2
 800b9f0:	e000      	b.n	800b9f4 <__cvt+0x40>
 800b9f2:	2303      	movs	r3, #3
 800b9f4:	aa07      	add	r2, sp, #28
 800b9f6:	9204      	str	r2, [sp, #16]
 800b9f8:	aa06      	add	r2, sp, #24
 800b9fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b9fe:	e9cd 3600 	strd	r3, r6, [sp]
 800ba02:	4622      	mov	r2, r4
 800ba04:	462b      	mov	r3, r5
 800ba06:	f000 fefb 	bl	800c800 <_dtoa_r>
 800ba0a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ba0e:	4607      	mov	r7, r0
 800ba10:	d119      	bne.n	800ba46 <__cvt+0x92>
 800ba12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba14:	07db      	lsls	r3, r3, #31
 800ba16:	d50e      	bpl.n	800ba36 <__cvt+0x82>
 800ba18:	eb00 0906 	add.w	r9, r0, r6
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	2300      	movs	r3, #0
 800ba20:	4620      	mov	r0, r4
 800ba22:	4629      	mov	r1, r5
 800ba24:	f7f5 f838 	bl	8000a98 <__aeabi_dcmpeq>
 800ba28:	b108      	cbz	r0, 800ba2e <__cvt+0x7a>
 800ba2a:	f8cd 901c 	str.w	r9, [sp, #28]
 800ba2e:	2230      	movs	r2, #48	@ 0x30
 800ba30:	9b07      	ldr	r3, [sp, #28]
 800ba32:	454b      	cmp	r3, r9
 800ba34:	d31e      	bcc.n	800ba74 <__cvt+0xc0>
 800ba36:	9b07      	ldr	r3, [sp, #28]
 800ba38:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ba3a:	1bdb      	subs	r3, r3, r7
 800ba3c:	4638      	mov	r0, r7
 800ba3e:	6013      	str	r3, [r2, #0]
 800ba40:	b008      	add	sp, #32
 800ba42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba46:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ba4a:	eb00 0906 	add.w	r9, r0, r6
 800ba4e:	d1e5      	bne.n	800ba1c <__cvt+0x68>
 800ba50:	7803      	ldrb	r3, [r0, #0]
 800ba52:	2b30      	cmp	r3, #48	@ 0x30
 800ba54:	d10a      	bne.n	800ba6c <__cvt+0xb8>
 800ba56:	2200      	movs	r2, #0
 800ba58:	2300      	movs	r3, #0
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	4629      	mov	r1, r5
 800ba5e:	f7f5 f81b 	bl	8000a98 <__aeabi_dcmpeq>
 800ba62:	b918      	cbnz	r0, 800ba6c <__cvt+0xb8>
 800ba64:	f1c6 0601 	rsb	r6, r6, #1
 800ba68:	f8ca 6000 	str.w	r6, [sl]
 800ba6c:	f8da 3000 	ldr.w	r3, [sl]
 800ba70:	4499      	add	r9, r3
 800ba72:	e7d3      	b.n	800ba1c <__cvt+0x68>
 800ba74:	1c59      	adds	r1, r3, #1
 800ba76:	9107      	str	r1, [sp, #28]
 800ba78:	701a      	strb	r2, [r3, #0]
 800ba7a:	e7d9      	b.n	800ba30 <__cvt+0x7c>

0800ba7c <__exponent>:
 800ba7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba7e:	2900      	cmp	r1, #0
 800ba80:	bfba      	itte	lt
 800ba82:	4249      	neglt	r1, r1
 800ba84:	232d      	movlt	r3, #45	@ 0x2d
 800ba86:	232b      	movge	r3, #43	@ 0x2b
 800ba88:	2909      	cmp	r1, #9
 800ba8a:	7002      	strb	r2, [r0, #0]
 800ba8c:	7043      	strb	r3, [r0, #1]
 800ba8e:	dd29      	ble.n	800bae4 <__exponent+0x68>
 800ba90:	f10d 0307 	add.w	r3, sp, #7
 800ba94:	461d      	mov	r5, r3
 800ba96:	270a      	movs	r7, #10
 800ba98:	461a      	mov	r2, r3
 800ba9a:	fbb1 f6f7 	udiv	r6, r1, r7
 800ba9e:	fb07 1416 	mls	r4, r7, r6, r1
 800baa2:	3430      	adds	r4, #48	@ 0x30
 800baa4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800baa8:	460c      	mov	r4, r1
 800baaa:	2c63      	cmp	r4, #99	@ 0x63
 800baac:	f103 33ff 	add.w	r3, r3, #4294967295
 800bab0:	4631      	mov	r1, r6
 800bab2:	dcf1      	bgt.n	800ba98 <__exponent+0x1c>
 800bab4:	3130      	adds	r1, #48	@ 0x30
 800bab6:	1e94      	subs	r4, r2, #2
 800bab8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800babc:	1c41      	adds	r1, r0, #1
 800babe:	4623      	mov	r3, r4
 800bac0:	42ab      	cmp	r3, r5
 800bac2:	d30a      	bcc.n	800bada <__exponent+0x5e>
 800bac4:	f10d 0309 	add.w	r3, sp, #9
 800bac8:	1a9b      	subs	r3, r3, r2
 800baca:	42ac      	cmp	r4, r5
 800bacc:	bf88      	it	hi
 800bace:	2300      	movhi	r3, #0
 800bad0:	3302      	adds	r3, #2
 800bad2:	4403      	add	r3, r0
 800bad4:	1a18      	subs	r0, r3, r0
 800bad6:	b003      	add	sp, #12
 800bad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bada:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bade:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bae2:	e7ed      	b.n	800bac0 <__exponent+0x44>
 800bae4:	2330      	movs	r3, #48	@ 0x30
 800bae6:	3130      	adds	r1, #48	@ 0x30
 800bae8:	7083      	strb	r3, [r0, #2]
 800baea:	70c1      	strb	r1, [r0, #3]
 800baec:	1d03      	adds	r3, r0, #4
 800baee:	e7f1      	b.n	800bad4 <__exponent+0x58>

0800baf0 <_printf_float>:
 800baf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baf4:	b091      	sub	sp, #68	@ 0x44
 800baf6:	460c      	mov	r4, r1
 800baf8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800bafc:	4616      	mov	r6, r2
 800bafe:	461f      	mov	r7, r3
 800bb00:	4605      	mov	r5, r0
 800bb02:	f000 fd11 	bl	800c528 <_localeconv_r>
 800bb06:	6803      	ldr	r3, [r0, #0]
 800bb08:	9308      	str	r3, [sp, #32]
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f7f4 fb98 	bl	8000240 <strlen>
 800bb10:	2300      	movs	r3, #0
 800bb12:	930e      	str	r3, [sp, #56]	@ 0x38
 800bb14:	f8d8 3000 	ldr.w	r3, [r8]
 800bb18:	9009      	str	r0, [sp, #36]	@ 0x24
 800bb1a:	3307      	adds	r3, #7
 800bb1c:	f023 0307 	bic.w	r3, r3, #7
 800bb20:	f103 0208 	add.w	r2, r3, #8
 800bb24:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bb28:	f8d4 b000 	ldr.w	fp, [r4]
 800bb2c:	f8c8 2000 	str.w	r2, [r8]
 800bb30:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bb38:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb3a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800bb3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bb42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb46:	4b9d      	ldr	r3, [pc, #628]	@ (800bdbc <_printf_float+0x2cc>)
 800bb48:	f04f 32ff 	mov.w	r2, #4294967295
 800bb4c:	f7f4 ffd6 	bl	8000afc <__aeabi_dcmpun>
 800bb50:	bb70      	cbnz	r0, 800bbb0 <_printf_float+0xc0>
 800bb52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb56:	4b99      	ldr	r3, [pc, #612]	@ (800bdbc <_printf_float+0x2cc>)
 800bb58:	f04f 32ff 	mov.w	r2, #4294967295
 800bb5c:	f7f4 ffb0 	bl	8000ac0 <__aeabi_dcmple>
 800bb60:	bb30      	cbnz	r0, 800bbb0 <_printf_float+0xc0>
 800bb62:	2200      	movs	r2, #0
 800bb64:	2300      	movs	r3, #0
 800bb66:	4640      	mov	r0, r8
 800bb68:	4649      	mov	r1, r9
 800bb6a:	f7f4 ff9f 	bl	8000aac <__aeabi_dcmplt>
 800bb6e:	b110      	cbz	r0, 800bb76 <_printf_float+0x86>
 800bb70:	232d      	movs	r3, #45	@ 0x2d
 800bb72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb76:	4a92      	ldr	r2, [pc, #584]	@ (800bdc0 <_printf_float+0x2d0>)
 800bb78:	4b92      	ldr	r3, [pc, #584]	@ (800bdc4 <_printf_float+0x2d4>)
 800bb7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bb7e:	bf8c      	ite	hi
 800bb80:	4690      	movhi	r8, r2
 800bb82:	4698      	movls	r8, r3
 800bb84:	2303      	movs	r3, #3
 800bb86:	6123      	str	r3, [r4, #16]
 800bb88:	f02b 0304 	bic.w	r3, fp, #4
 800bb8c:	6023      	str	r3, [r4, #0]
 800bb8e:	f04f 0900 	mov.w	r9, #0
 800bb92:	9700      	str	r7, [sp, #0]
 800bb94:	4633      	mov	r3, r6
 800bb96:	aa0f      	add	r2, sp, #60	@ 0x3c
 800bb98:	4621      	mov	r1, r4
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 f9d4 	bl	800bf48 <_printf_common>
 800bba0:	3001      	adds	r0, #1
 800bba2:	f040 808f 	bne.w	800bcc4 <_printf_float+0x1d4>
 800bba6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbaa:	b011      	add	sp, #68	@ 0x44
 800bbac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbb0:	4642      	mov	r2, r8
 800bbb2:	464b      	mov	r3, r9
 800bbb4:	4640      	mov	r0, r8
 800bbb6:	4649      	mov	r1, r9
 800bbb8:	f7f4 ffa0 	bl	8000afc <__aeabi_dcmpun>
 800bbbc:	b140      	cbz	r0, 800bbd0 <_printf_float+0xe0>
 800bbbe:	464b      	mov	r3, r9
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	bfbc      	itt	lt
 800bbc4:	232d      	movlt	r3, #45	@ 0x2d
 800bbc6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bbca:	4a7f      	ldr	r2, [pc, #508]	@ (800bdc8 <_printf_float+0x2d8>)
 800bbcc:	4b7f      	ldr	r3, [pc, #508]	@ (800bdcc <_printf_float+0x2dc>)
 800bbce:	e7d4      	b.n	800bb7a <_printf_float+0x8a>
 800bbd0:	6863      	ldr	r3, [r4, #4]
 800bbd2:	1c5a      	adds	r2, r3, #1
 800bbd4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800bbd8:	d13f      	bne.n	800bc5a <_printf_float+0x16a>
 800bbda:	2306      	movs	r3, #6
 800bbdc:	6063      	str	r3, [r4, #4]
 800bbde:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	6023      	str	r3, [r4, #0]
 800bbe6:	9206      	str	r2, [sp, #24]
 800bbe8:	aa0e      	add	r2, sp, #56	@ 0x38
 800bbea:	e9cd a204 	strd	sl, r2, [sp, #16]
 800bbee:	aa0d      	add	r2, sp, #52	@ 0x34
 800bbf0:	9203      	str	r2, [sp, #12]
 800bbf2:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800bbf6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bbfa:	6863      	ldr	r3, [r4, #4]
 800bbfc:	9300      	str	r3, [sp, #0]
 800bbfe:	4642      	mov	r2, r8
 800bc00:	464b      	mov	r3, r9
 800bc02:	4628      	mov	r0, r5
 800bc04:	910a      	str	r1, [sp, #40]	@ 0x28
 800bc06:	f7ff fed5 	bl	800b9b4 <__cvt>
 800bc0a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc0c:	2947      	cmp	r1, #71	@ 0x47
 800bc0e:	4680      	mov	r8, r0
 800bc10:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800bc12:	d128      	bne.n	800bc66 <_printf_float+0x176>
 800bc14:	1cc8      	adds	r0, r1, #3
 800bc16:	db02      	blt.n	800bc1e <_printf_float+0x12e>
 800bc18:	6863      	ldr	r3, [r4, #4]
 800bc1a:	4299      	cmp	r1, r3
 800bc1c:	dd40      	ble.n	800bca0 <_printf_float+0x1b0>
 800bc1e:	f1aa 0a02 	sub.w	sl, sl, #2
 800bc22:	fa5f fa8a 	uxtb.w	sl, sl
 800bc26:	3901      	subs	r1, #1
 800bc28:	4652      	mov	r2, sl
 800bc2a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bc2e:	910d      	str	r1, [sp, #52]	@ 0x34
 800bc30:	f7ff ff24 	bl	800ba7c <__exponent>
 800bc34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc36:	1813      	adds	r3, r2, r0
 800bc38:	2a01      	cmp	r2, #1
 800bc3a:	4681      	mov	r9, r0
 800bc3c:	6123      	str	r3, [r4, #16]
 800bc3e:	dc02      	bgt.n	800bc46 <_printf_float+0x156>
 800bc40:	6822      	ldr	r2, [r4, #0]
 800bc42:	07d2      	lsls	r2, r2, #31
 800bc44:	d501      	bpl.n	800bc4a <_printf_float+0x15a>
 800bc46:	3301      	adds	r3, #1
 800bc48:	6123      	str	r3, [r4, #16]
 800bc4a:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d09f      	beq.n	800bb92 <_printf_float+0xa2>
 800bc52:	232d      	movs	r3, #45	@ 0x2d
 800bc54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc58:	e79b      	b.n	800bb92 <_printf_float+0xa2>
 800bc5a:	2947      	cmp	r1, #71	@ 0x47
 800bc5c:	d1bf      	bne.n	800bbde <_printf_float+0xee>
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d1bd      	bne.n	800bbde <_printf_float+0xee>
 800bc62:	2301      	movs	r3, #1
 800bc64:	e7ba      	b.n	800bbdc <_printf_float+0xec>
 800bc66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc6a:	d9dc      	bls.n	800bc26 <_printf_float+0x136>
 800bc6c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bc70:	d118      	bne.n	800bca4 <_printf_float+0x1b4>
 800bc72:	2900      	cmp	r1, #0
 800bc74:	6863      	ldr	r3, [r4, #4]
 800bc76:	dd0b      	ble.n	800bc90 <_printf_float+0x1a0>
 800bc78:	6121      	str	r1, [r4, #16]
 800bc7a:	b913      	cbnz	r3, 800bc82 <_printf_float+0x192>
 800bc7c:	6822      	ldr	r2, [r4, #0]
 800bc7e:	07d0      	lsls	r0, r2, #31
 800bc80:	d502      	bpl.n	800bc88 <_printf_float+0x198>
 800bc82:	3301      	adds	r3, #1
 800bc84:	440b      	add	r3, r1
 800bc86:	6123      	str	r3, [r4, #16]
 800bc88:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bc8a:	f04f 0900 	mov.w	r9, #0
 800bc8e:	e7dc      	b.n	800bc4a <_printf_float+0x15a>
 800bc90:	b913      	cbnz	r3, 800bc98 <_printf_float+0x1a8>
 800bc92:	6822      	ldr	r2, [r4, #0]
 800bc94:	07d2      	lsls	r2, r2, #31
 800bc96:	d501      	bpl.n	800bc9c <_printf_float+0x1ac>
 800bc98:	3302      	adds	r3, #2
 800bc9a:	e7f4      	b.n	800bc86 <_printf_float+0x196>
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	e7f2      	b.n	800bc86 <_printf_float+0x196>
 800bca0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bca6:	4299      	cmp	r1, r3
 800bca8:	db05      	blt.n	800bcb6 <_printf_float+0x1c6>
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	6121      	str	r1, [r4, #16]
 800bcae:	07d8      	lsls	r0, r3, #31
 800bcb0:	d5ea      	bpl.n	800bc88 <_printf_float+0x198>
 800bcb2:	1c4b      	adds	r3, r1, #1
 800bcb4:	e7e7      	b.n	800bc86 <_printf_float+0x196>
 800bcb6:	2900      	cmp	r1, #0
 800bcb8:	bfd4      	ite	le
 800bcba:	f1c1 0202 	rsble	r2, r1, #2
 800bcbe:	2201      	movgt	r2, #1
 800bcc0:	4413      	add	r3, r2
 800bcc2:	e7e0      	b.n	800bc86 <_printf_float+0x196>
 800bcc4:	6823      	ldr	r3, [r4, #0]
 800bcc6:	055a      	lsls	r2, r3, #21
 800bcc8:	d407      	bmi.n	800bcda <_printf_float+0x1ea>
 800bcca:	6923      	ldr	r3, [r4, #16]
 800bccc:	4642      	mov	r2, r8
 800bcce:	4631      	mov	r1, r6
 800bcd0:	4628      	mov	r0, r5
 800bcd2:	47b8      	blx	r7
 800bcd4:	3001      	adds	r0, #1
 800bcd6:	d12b      	bne.n	800bd30 <_printf_float+0x240>
 800bcd8:	e765      	b.n	800bba6 <_printf_float+0xb6>
 800bcda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bcde:	f240 80dd 	bls.w	800be9c <_printf_float+0x3ac>
 800bce2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bce6:	2200      	movs	r2, #0
 800bce8:	2300      	movs	r3, #0
 800bcea:	f7f4 fed5 	bl	8000a98 <__aeabi_dcmpeq>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	d033      	beq.n	800bd5a <_printf_float+0x26a>
 800bcf2:	4a37      	ldr	r2, [pc, #220]	@ (800bdd0 <_printf_float+0x2e0>)
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	4631      	mov	r1, r6
 800bcf8:	4628      	mov	r0, r5
 800bcfa:	47b8      	blx	r7
 800bcfc:	3001      	adds	r0, #1
 800bcfe:	f43f af52 	beq.w	800bba6 <_printf_float+0xb6>
 800bd02:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800bd06:	4543      	cmp	r3, r8
 800bd08:	db02      	blt.n	800bd10 <_printf_float+0x220>
 800bd0a:	6823      	ldr	r3, [r4, #0]
 800bd0c:	07d8      	lsls	r0, r3, #31
 800bd0e:	d50f      	bpl.n	800bd30 <_printf_float+0x240>
 800bd10:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd14:	4631      	mov	r1, r6
 800bd16:	4628      	mov	r0, r5
 800bd18:	47b8      	blx	r7
 800bd1a:	3001      	adds	r0, #1
 800bd1c:	f43f af43 	beq.w	800bba6 <_printf_float+0xb6>
 800bd20:	f04f 0900 	mov.w	r9, #0
 800bd24:	f108 38ff 	add.w	r8, r8, #4294967295
 800bd28:	f104 0a1a 	add.w	sl, r4, #26
 800bd2c:	45c8      	cmp	r8, r9
 800bd2e:	dc09      	bgt.n	800bd44 <_printf_float+0x254>
 800bd30:	6823      	ldr	r3, [r4, #0]
 800bd32:	079b      	lsls	r3, r3, #30
 800bd34:	f100 8103 	bmi.w	800bf3e <_printf_float+0x44e>
 800bd38:	68e0      	ldr	r0, [r4, #12]
 800bd3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd3c:	4298      	cmp	r0, r3
 800bd3e:	bfb8      	it	lt
 800bd40:	4618      	movlt	r0, r3
 800bd42:	e732      	b.n	800bbaa <_printf_float+0xba>
 800bd44:	2301      	movs	r3, #1
 800bd46:	4652      	mov	r2, sl
 800bd48:	4631      	mov	r1, r6
 800bd4a:	4628      	mov	r0, r5
 800bd4c:	47b8      	blx	r7
 800bd4e:	3001      	adds	r0, #1
 800bd50:	f43f af29 	beq.w	800bba6 <_printf_float+0xb6>
 800bd54:	f109 0901 	add.w	r9, r9, #1
 800bd58:	e7e8      	b.n	800bd2c <_printf_float+0x23c>
 800bd5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	dc39      	bgt.n	800bdd4 <_printf_float+0x2e4>
 800bd60:	4a1b      	ldr	r2, [pc, #108]	@ (800bdd0 <_printf_float+0x2e0>)
 800bd62:	2301      	movs	r3, #1
 800bd64:	4631      	mov	r1, r6
 800bd66:	4628      	mov	r0, r5
 800bd68:	47b8      	blx	r7
 800bd6a:	3001      	adds	r0, #1
 800bd6c:	f43f af1b 	beq.w	800bba6 <_printf_float+0xb6>
 800bd70:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800bd74:	ea59 0303 	orrs.w	r3, r9, r3
 800bd78:	d102      	bne.n	800bd80 <_printf_float+0x290>
 800bd7a:	6823      	ldr	r3, [r4, #0]
 800bd7c:	07d9      	lsls	r1, r3, #31
 800bd7e:	d5d7      	bpl.n	800bd30 <_printf_float+0x240>
 800bd80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd84:	4631      	mov	r1, r6
 800bd86:	4628      	mov	r0, r5
 800bd88:	47b8      	blx	r7
 800bd8a:	3001      	adds	r0, #1
 800bd8c:	f43f af0b 	beq.w	800bba6 <_printf_float+0xb6>
 800bd90:	f04f 0a00 	mov.w	sl, #0
 800bd94:	f104 0b1a 	add.w	fp, r4, #26
 800bd98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd9a:	425b      	negs	r3, r3
 800bd9c:	4553      	cmp	r3, sl
 800bd9e:	dc01      	bgt.n	800bda4 <_printf_float+0x2b4>
 800bda0:	464b      	mov	r3, r9
 800bda2:	e793      	b.n	800bccc <_printf_float+0x1dc>
 800bda4:	2301      	movs	r3, #1
 800bda6:	465a      	mov	r2, fp
 800bda8:	4631      	mov	r1, r6
 800bdaa:	4628      	mov	r0, r5
 800bdac:	47b8      	blx	r7
 800bdae:	3001      	adds	r0, #1
 800bdb0:	f43f aef9 	beq.w	800bba6 <_printf_float+0xb6>
 800bdb4:	f10a 0a01 	add.w	sl, sl, #1
 800bdb8:	e7ee      	b.n	800bd98 <_printf_float+0x2a8>
 800bdba:	bf00      	nop
 800bdbc:	7fefffff 	.word	0x7fefffff
 800bdc0:	0800fc18 	.word	0x0800fc18
 800bdc4:	0800fc14 	.word	0x0800fc14
 800bdc8:	0800fc20 	.word	0x0800fc20
 800bdcc:	0800fc1c 	.word	0x0800fc1c
 800bdd0:	0800fc24 	.word	0x0800fc24
 800bdd4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bdd6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bdda:	4553      	cmp	r3, sl
 800bddc:	bfa8      	it	ge
 800bdde:	4653      	movge	r3, sl
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	4699      	mov	r9, r3
 800bde4:	dc36      	bgt.n	800be54 <_printf_float+0x364>
 800bde6:	f04f 0b00 	mov.w	fp, #0
 800bdea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdee:	f104 021a 	add.w	r2, r4, #26
 800bdf2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bdf4:	930a      	str	r3, [sp, #40]	@ 0x28
 800bdf6:	eba3 0309 	sub.w	r3, r3, r9
 800bdfa:	455b      	cmp	r3, fp
 800bdfc:	dc31      	bgt.n	800be62 <_printf_float+0x372>
 800bdfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800be00:	459a      	cmp	sl, r3
 800be02:	dc3a      	bgt.n	800be7a <_printf_float+0x38a>
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	07da      	lsls	r2, r3, #31
 800be08:	d437      	bmi.n	800be7a <_printf_float+0x38a>
 800be0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800be0c:	ebaa 0903 	sub.w	r9, sl, r3
 800be10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be12:	ebaa 0303 	sub.w	r3, sl, r3
 800be16:	4599      	cmp	r9, r3
 800be18:	bfa8      	it	ge
 800be1a:	4699      	movge	r9, r3
 800be1c:	f1b9 0f00 	cmp.w	r9, #0
 800be20:	dc33      	bgt.n	800be8a <_printf_float+0x39a>
 800be22:	f04f 0800 	mov.w	r8, #0
 800be26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be2a:	f104 0b1a 	add.w	fp, r4, #26
 800be2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800be30:	ebaa 0303 	sub.w	r3, sl, r3
 800be34:	eba3 0309 	sub.w	r3, r3, r9
 800be38:	4543      	cmp	r3, r8
 800be3a:	f77f af79 	ble.w	800bd30 <_printf_float+0x240>
 800be3e:	2301      	movs	r3, #1
 800be40:	465a      	mov	r2, fp
 800be42:	4631      	mov	r1, r6
 800be44:	4628      	mov	r0, r5
 800be46:	47b8      	blx	r7
 800be48:	3001      	adds	r0, #1
 800be4a:	f43f aeac 	beq.w	800bba6 <_printf_float+0xb6>
 800be4e:	f108 0801 	add.w	r8, r8, #1
 800be52:	e7ec      	b.n	800be2e <_printf_float+0x33e>
 800be54:	4642      	mov	r2, r8
 800be56:	4631      	mov	r1, r6
 800be58:	4628      	mov	r0, r5
 800be5a:	47b8      	blx	r7
 800be5c:	3001      	adds	r0, #1
 800be5e:	d1c2      	bne.n	800bde6 <_printf_float+0x2f6>
 800be60:	e6a1      	b.n	800bba6 <_printf_float+0xb6>
 800be62:	2301      	movs	r3, #1
 800be64:	4631      	mov	r1, r6
 800be66:	4628      	mov	r0, r5
 800be68:	920a      	str	r2, [sp, #40]	@ 0x28
 800be6a:	47b8      	blx	r7
 800be6c:	3001      	adds	r0, #1
 800be6e:	f43f ae9a 	beq.w	800bba6 <_printf_float+0xb6>
 800be72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be74:	f10b 0b01 	add.w	fp, fp, #1
 800be78:	e7bb      	b.n	800bdf2 <_printf_float+0x302>
 800be7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800be7e:	4631      	mov	r1, r6
 800be80:	4628      	mov	r0, r5
 800be82:	47b8      	blx	r7
 800be84:	3001      	adds	r0, #1
 800be86:	d1c0      	bne.n	800be0a <_printf_float+0x31a>
 800be88:	e68d      	b.n	800bba6 <_printf_float+0xb6>
 800be8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be8c:	464b      	mov	r3, r9
 800be8e:	4442      	add	r2, r8
 800be90:	4631      	mov	r1, r6
 800be92:	4628      	mov	r0, r5
 800be94:	47b8      	blx	r7
 800be96:	3001      	adds	r0, #1
 800be98:	d1c3      	bne.n	800be22 <_printf_float+0x332>
 800be9a:	e684      	b.n	800bba6 <_printf_float+0xb6>
 800be9c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bea0:	f1ba 0f01 	cmp.w	sl, #1
 800bea4:	dc01      	bgt.n	800beaa <_printf_float+0x3ba>
 800bea6:	07db      	lsls	r3, r3, #31
 800bea8:	d536      	bpl.n	800bf18 <_printf_float+0x428>
 800beaa:	2301      	movs	r3, #1
 800beac:	4642      	mov	r2, r8
 800beae:	4631      	mov	r1, r6
 800beb0:	4628      	mov	r0, r5
 800beb2:	47b8      	blx	r7
 800beb4:	3001      	adds	r0, #1
 800beb6:	f43f ae76 	beq.w	800bba6 <_printf_float+0xb6>
 800beba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bebe:	4631      	mov	r1, r6
 800bec0:	4628      	mov	r0, r5
 800bec2:	47b8      	blx	r7
 800bec4:	3001      	adds	r0, #1
 800bec6:	f43f ae6e 	beq.w	800bba6 <_printf_float+0xb6>
 800beca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bece:	2200      	movs	r2, #0
 800bed0:	2300      	movs	r3, #0
 800bed2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bed6:	f7f4 fddf 	bl	8000a98 <__aeabi_dcmpeq>
 800beda:	b9c0      	cbnz	r0, 800bf0e <_printf_float+0x41e>
 800bedc:	4653      	mov	r3, sl
 800bede:	f108 0201 	add.w	r2, r8, #1
 800bee2:	4631      	mov	r1, r6
 800bee4:	4628      	mov	r0, r5
 800bee6:	47b8      	blx	r7
 800bee8:	3001      	adds	r0, #1
 800beea:	d10c      	bne.n	800bf06 <_printf_float+0x416>
 800beec:	e65b      	b.n	800bba6 <_printf_float+0xb6>
 800beee:	2301      	movs	r3, #1
 800bef0:	465a      	mov	r2, fp
 800bef2:	4631      	mov	r1, r6
 800bef4:	4628      	mov	r0, r5
 800bef6:	47b8      	blx	r7
 800bef8:	3001      	adds	r0, #1
 800befa:	f43f ae54 	beq.w	800bba6 <_printf_float+0xb6>
 800befe:	f108 0801 	add.w	r8, r8, #1
 800bf02:	45d0      	cmp	r8, sl
 800bf04:	dbf3      	blt.n	800beee <_printf_float+0x3fe>
 800bf06:	464b      	mov	r3, r9
 800bf08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bf0c:	e6df      	b.n	800bcce <_printf_float+0x1de>
 800bf0e:	f04f 0800 	mov.w	r8, #0
 800bf12:	f104 0b1a 	add.w	fp, r4, #26
 800bf16:	e7f4      	b.n	800bf02 <_printf_float+0x412>
 800bf18:	2301      	movs	r3, #1
 800bf1a:	4642      	mov	r2, r8
 800bf1c:	e7e1      	b.n	800bee2 <_printf_float+0x3f2>
 800bf1e:	2301      	movs	r3, #1
 800bf20:	464a      	mov	r2, r9
 800bf22:	4631      	mov	r1, r6
 800bf24:	4628      	mov	r0, r5
 800bf26:	47b8      	blx	r7
 800bf28:	3001      	adds	r0, #1
 800bf2a:	f43f ae3c 	beq.w	800bba6 <_printf_float+0xb6>
 800bf2e:	f108 0801 	add.w	r8, r8, #1
 800bf32:	68e3      	ldr	r3, [r4, #12]
 800bf34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bf36:	1a5b      	subs	r3, r3, r1
 800bf38:	4543      	cmp	r3, r8
 800bf3a:	dcf0      	bgt.n	800bf1e <_printf_float+0x42e>
 800bf3c:	e6fc      	b.n	800bd38 <_printf_float+0x248>
 800bf3e:	f04f 0800 	mov.w	r8, #0
 800bf42:	f104 0919 	add.w	r9, r4, #25
 800bf46:	e7f4      	b.n	800bf32 <_printf_float+0x442>

0800bf48 <_printf_common>:
 800bf48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf4c:	4616      	mov	r6, r2
 800bf4e:	4698      	mov	r8, r3
 800bf50:	688a      	ldr	r2, [r1, #8]
 800bf52:	690b      	ldr	r3, [r1, #16]
 800bf54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf58:	4293      	cmp	r3, r2
 800bf5a:	bfb8      	it	lt
 800bf5c:	4613      	movlt	r3, r2
 800bf5e:	6033      	str	r3, [r6, #0]
 800bf60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf64:	4607      	mov	r7, r0
 800bf66:	460c      	mov	r4, r1
 800bf68:	b10a      	cbz	r2, 800bf6e <_printf_common+0x26>
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	6033      	str	r3, [r6, #0]
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	0699      	lsls	r1, r3, #26
 800bf72:	bf42      	ittt	mi
 800bf74:	6833      	ldrmi	r3, [r6, #0]
 800bf76:	3302      	addmi	r3, #2
 800bf78:	6033      	strmi	r3, [r6, #0]
 800bf7a:	6825      	ldr	r5, [r4, #0]
 800bf7c:	f015 0506 	ands.w	r5, r5, #6
 800bf80:	d106      	bne.n	800bf90 <_printf_common+0x48>
 800bf82:	f104 0a19 	add.w	sl, r4, #25
 800bf86:	68e3      	ldr	r3, [r4, #12]
 800bf88:	6832      	ldr	r2, [r6, #0]
 800bf8a:	1a9b      	subs	r3, r3, r2
 800bf8c:	42ab      	cmp	r3, r5
 800bf8e:	dc26      	bgt.n	800bfde <_printf_common+0x96>
 800bf90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf94:	6822      	ldr	r2, [r4, #0]
 800bf96:	3b00      	subs	r3, #0
 800bf98:	bf18      	it	ne
 800bf9a:	2301      	movne	r3, #1
 800bf9c:	0692      	lsls	r2, r2, #26
 800bf9e:	d42b      	bmi.n	800bff8 <_printf_common+0xb0>
 800bfa0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bfa4:	4641      	mov	r1, r8
 800bfa6:	4638      	mov	r0, r7
 800bfa8:	47c8      	blx	r9
 800bfaa:	3001      	adds	r0, #1
 800bfac:	d01e      	beq.n	800bfec <_printf_common+0xa4>
 800bfae:	6823      	ldr	r3, [r4, #0]
 800bfb0:	6922      	ldr	r2, [r4, #16]
 800bfb2:	f003 0306 	and.w	r3, r3, #6
 800bfb6:	2b04      	cmp	r3, #4
 800bfb8:	bf02      	ittt	eq
 800bfba:	68e5      	ldreq	r5, [r4, #12]
 800bfbc:	6833      	ldreq	r3, [r6, #0]
 800bfbe:	1aed      	subeq	r5, r5, r3
 800bfc0:	68a3      	ldr	r3, [r4, #8]
 800bfc2:	bf0c      	ite	eq
 800bfc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfc8:	2500      	movne	r5, #0
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	bfc4      	itt	gt
 800bfce:	1a9b      	subgt	r3, r3, r2
 800bfd0:	18ed      	addgt	r5, r5, r3
 800bfd2:	2600      	movs	r6, #0
 800bfd4:	341a      	adds	r4, #26
 800bfd6:	42b5      	cmp	r5, r6
 800bfd8:	d11a      	bne.n	800c010 <_printf_common+0xc8>
 800bfda:	2000      	movs	r0, #0
 800bfdc:	e008      	b.n	800bff0 <_printf_common+0xa8>
 800bfde:	2301      	movs	r3, #1
 800bfe0:	4652      	mov	r2, sl
 800bfe2:	4641      	mov	r1, r8
 800bfe4:	4638      	mov	r0, r7
 800bfe6:	47c8      	blx	r9
 800bfe8:	3001      	adds	r0, #1
 800bfea:	d103      	bne.n	800bff4 <_printf_common+0xac>
 800bfec:	f04f 30ff 	mov.w	r0, #4294967295
 800bff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff4:	3501      	adds	r5, #1
 800bff6:	e7c6      	b.n	800bf86 <_printf_common+0x3e>
 800bff8:	18e1      	adds	r1, r4, r3
 800bffa:	1c5a      	adds	r2, r3, #1
 800bffc:	2030      	movs	r0, #48	@ 0x30
 800bffe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c002:	4422      	add	r2, r4
 800c004:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c008:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c00c:	3302      	adds	r3, #2
 800c00e:	e7c7      	b.n	800bfa0 <_printf_common+0x58>
 800c010:	2301      	movs	r3, #1
 800c012:	4622      	mov	r2, r4
 800c014:	4641      	mov	r1, r8
 800c016:	4638      	mov	r0, r7
 800c018:	47c8      	blx	r9
 800c01a:	3001      	adds	r0, #1
 800c01c:	d0e6      	beq.n	800bfec <_printf_common+0xa4>
 800c01e:	3601      	adds	r6, #1
 800c020:	e7d9      	b.n	800bfd6 <_printf_common+0x8e>
	...

0800c024 <_printf_i>:
 800c024:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c028:	7e0f      	ldrb	r7, [r1, #24]
 800c02a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c02c:	2f78      	cmp	r7, #120	@ 0x78
 800c02e:	4691      	mov	r9, r2
 800c030:	4680      	mov	r8, r0
 800c032:	460c      	mov	r4, r1
 800c034:	469a      	mov	sl, r3
 800c036:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c03a:	d807      	bhi.n	800c04c <_printf_i+0x28>
 800c03c:	2f62      	cmp	r7, #98	@ 0x62
 800c03e:	d80a      	bhi.n	800c056 <_printf_i+0x32>
 800c040:	2f00      	cmp	r7, #0
 800c042:	f000 80d1 	beq.w	800c1e8 <_printf_i+0x1c4>
 800c046:	2f58      	cmp	r7, #88	@ 0x58
 800c048:	f000 80b8 	beq.w	800c1bc <_printf_i+0x198>
 800c04c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c050:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c054:	e03a      	b.n	800c0cc <_printf_i+0xa8>
 800c056:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c05a:	2b15      	cmp	r3, #21
 800c05c:	d8f6      	bhi.n	800c04c <_printf_i+0x28>
 800c05e:	a101      	add	r1, pc, #4	@ (adr r1, 800c064 <_printf_i+0x40>)
 800c060:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c064:	0800c0bd 	.word	0x0800c0bd
 800c068:	0800c0d1 	.word	0x0800c0d1
 800c06c:	0800c04d 	.word	0x0800c04d
 800c070:	0800c04d 	.word	0x0800c04d
 800c074:	0800c04d 	.word	0x0800c04d
 800c078:	0800c04d 	.word	0x0800c04d
 800c07c:	0800c0d1 	.word	0x0800c0d1
 800c080:	0800c04d 	.word	0x0800c04d
 800c084:	0800c04d 	.word	0x0800c04d
 800c088:	0800c04d 	.word	0x0800c04d
 800c08c:	0800c04d 	.word	0x0800c04d
 800c090:	0800c1cf 	.word	0x0800c1cf
 800c094:	0800c0fb 	.word	0x0800c0fb
 800c098:	0800c189 	.word	0x0800c189
 800c09c:	0800c04d 	.word	0x0800c04d
 800c0a0:	0800c04d 	.word	0x0800c04d
 800c0a4:	0800c1f1 	.word	0x0800c1f1
 800c0a8:	0800c04d 	.word	0x0800c04d
 800c0ac:	0800c0fb 	.word	0x0800c0fb
 800c0b0:	0800c04d 	.word	0x0800c04d
 800c0b4:	0800c04d 	.word	0x0800c04d
 800c0b8:	0800c191 	.word	0x0800c191
 800c0bc:	6833      	ldr	r3, [r6, #0]
 800c0be:	1d1a      	adds	r2, r3, #4
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	6032      	str	r2, [r6, #0]
 800c0c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	e09c      	b.n	800c20a <_printf_i+0x1e6>
 800c0d0:	6833      	ldr	r3, [r6, #0]
 800c0d2:	6820      	ldr	r0, [r4, #0]
 800c0d4:	1d19      	adds	r1, r3, #4
 800c0d6:	6031      	str	r1, [r6, #0]
 800c0d8:	0606      	lsls	r6, r0, #24
 800c0da:	d501      	bpl.n	800c0e0 <_printf_i+0xbc>
 800c0dc:	681d      	ldr	r5, [r3, #0]
 800c0de:	e003      	b.n	800c0e8 <_printf_i+0xc4>
 800c0e0:	0645      	lsls	r5, r0, #25
 800c0e2:	d5fb      	bpl.n	800c0dc <_printf_i+0xb8>
 800c0e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c0e8:	2d00      	cmp	r5, #0
 800c0ea:	da03      	bge.n	800c0f4 <_printf_i+0xd0>
 800c0ec:	232d      	movs	r3, #45	@ 0x2d
 800c0ee:	426d      	negs	r5, r5
 800c0f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0f4:	4858      	ldr	r0, [pc, #352]	@ (800c258 <_printf_i+0x234>)
 800c0f6:	230a      	movs	r3, #10
 800c0f8:	e011      	b.n	800c11e <_printf_i+0xfa>
 800c0fa:	6821      	ldr	r1, [r4, #0]
 800c0fc:	6833      	ldr	r3, [r6, #0]
 800c0fe:	0608      	lsls	r0, r1, #24
 800c100:	f853 5b04 	ldr.w	r5, [r3], #4
 800c104:	d402      	bmi.n	800c10c <_printf_i+0xe8>
 800c106:	0649      	lsls	r1, r1, #25
 800c108:	bf48      	it	mi
 800c10a:	b2ad      	uxthmi	r5, r5
 800c10c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c10e:	4852      	ldr	r0, [pc, #328]	@ (800c258 <_printf_i+0x234>)
 800c110:	6033      	str	r3, [r6, #0]
 800c112:	bf14      	ite	ne
 800c114:	230a      	movne	r3, #10
 800c116:	2308      	moveq	r3, #8
 800c118:	2100      	movs	r1, #0
 800c11a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c11e:	6866      	ldr	r6, [r4, #4]
 800c120:	60a6      	str	r6, [r4, #8]
 800c122:	2e00      	cmp	r6, #0
 800c124:	db05      	blt.n	800c132 <_printf_i+0x10e>
 800c126:	6821      	ldr	r1, [r4, #0]
 800c128:	432e      	orrs	r6, r5
 800c12a:	f021 0104 	bic.w	r1, r1, #4
 800c12e:	6021      	str	r1, [r4, #0]
 800c130:	d04b      	beq.n	800c1ca <_printf_i+0x1a6>
 800c132:	4616      	mov	r6, r2
 800c134:	fbb5 f1f3 	udiv	r1, r5, r3
 800c138:	fb03 5711 	mls	r7, r3, r1, r5
 800c13c:	5dc7      	ldrb	r7, [r0, r7]
 800c13e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c142:	462f      	mov	r7, r5
 800c144:	42bb      	cmp	r3, r7
 800c146:	460d      	mov	r5, r1
 800c148:	d9f4      	bls.n	800c134 <_printf_i+0x110>
 800c14a:	2b08      	cmp	r3, #8
 800c14c:	d10b      	bne.n	800c166 <_printf_i+0x142>
 800c14e:	6823      	ldr	r3, [r4, #0]
 800c150:	07df      	lsls	r7, r3, #31
 800c152:	d508      	bpl.n	800c166 <_printf_i+0x142>
 800c154:	6923      	ldr	r3, [r4, #16]
 800c156:	6861      	ldr	r1, [r4, #4]
 800c158:	4299      	cmp	r1, r3
 800c15a:	bfde      	ittt	le
 800c15c:	2330      	movle	r3, #48	@ 0x30
 800c15e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c162:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c166:	1b92      	subs	r2, r2, r6
 800c168:	6122      	str	r2, [r4, #16]
 800c16a:	f8cd a000 	str.w	sl, [sp]
 800c16e:	464b      	mov	r3, r9
 800c170:	aa03      	add	r2, sp, #12
 800c172:	4621      	mov	r1, r4
 800c174:	4640      	mov	r0, r8
 800c176:	f7ff fee7 	bl	800bf48 <_printf_common>
 800c17a:	3001      	adds	r0, #1
 800c17c:	d14a      	bne.n	800c214 <_printf_i+0x1f0>
 800c17e:	f04f 30ff 	mov.w	r0, #4294967295
 800c182:	b004      	add	sp, #16
 800c184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c188:	6823      	ldr	r3, [r4, #0]
 800c18a:	f043 0320 	orr.w	r3, r3, #32
 800c18e:	6023      	str	r3, [r4, #0]
 800c190:	4832      	ldr	r0, [pc, #200]	@ (800c25c <_printf_i+0x238>)
 800c192:	2778      	movs	r7, #120	@ 0x78
 800c194:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c198:	6823      	ldr	r3, [r4, #0]
 800c19a:	6831      	ldr	r1, [r6, #0]
 800c19c:	061f      	lsls	r7, r3, #24
 800c19e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c1a2:	d402      	bmi.n	800c1aa <_printf_i+0x186>
 800c1a4:	065f      	lsls	r7, r3, #25
 800c1a6:	bf48      	it	mi
 800c1a8:	b2ad      	uxthmi	r5, r5
 800c1aa:	6031      	str	r1, [r6, #0]
 800c1ac:	07d9      	lsls	r1, r3, #31
 800c1ae:	bf44      	itt	mi
 800c1b0:	f043 0320 	orrmi.w	r3, r3, #32
 800c1b4:	6023      	strmi	r3, [r4, #0]
 800c1b6:	b11d      	cbz	r5, 800c1c0 <_printf_i+0x19c>
 800c1b8:	2310      	movs	r3, #16
 800c1ba:	e7ad      	b.n	800c118 <_printf_i+0xf4>
 800c1bc:	4826      	ldr	r0, [pc, #152]	@ (800c258 <_printf_i+0x234>)
 800c1be:	e7e9      	b.n	800c194 <_printf_i+0x170>
 800c1c0:	6823      	ldr	r3, [r4, #0]
 800c1c2:	f023 0320 	bic.w	r3, r3, #32
 800c1c6:	6023      	str	r3, [r4, #0]
 800c1c8:	e7f6      	b.n	800c1b8 <_printf_i+0x194>
 800c1ca:	4616      	mov	r6, r2
 800c1cc:	e7bd      	b.n	800c14a <_printf_i+0x126>
 800c1ce:	6833      	ldr	r3, [r6, #0]
 800c1d0:	6825      	ldr	r5, [r4, #0]
 800c1d2:	6961      	ldr	r1, [r4, #20]
 800c1d4:	1d18      	adds	r0, r3, #4
 800c1d6:	6030      	str	r0, [r6, #0]
 800c1d8:	062e      	lsls	r6, r5, #24
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	d501      	bpl.n	800c1e2 <_printf_i+0x1be>
 800c1de:	6019      	str	r1, [r3, #0]
 800c1e0:	e002      	b.n	800c1e8 <_printf_i+0x1c4>
 800c1e2:	0668      	lsls	r0, r5, #25
 800c1e4:	d5fb      	bpl.n	800c1de <_printf_i+0x1ba>
 800c1e6:	8019      	strh	r1, [r3, #0]
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	6123      	str	r3, [r4, #16]
 800c1ec:	4616      	mov	r6, r2
 800c1ee:	e7bc      	b.n	800c16a <_printf_i+0x146>
 800c1f0:	6833      	ldr	r3, [r6, #0]
 800c1f2:	1d1a      	adds	r2, r3, #4
 800c1f4:	6032      	str	r2, [r6, #0]
 800c1f6:	681e      	ldr	r6, [r3, #0]
 800c1f8:	6862      	ldr	r2, [r4, #4]
 800c1fa:	2100      	movs	r1, #0
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	f7f3 ffcf 	bl	80001a0 <memchr>
 800c202:	b108      	cbz	r0, 800c208 <_printf_i+0x1e4>
 800c204:	1b80      	subs	r0, r0, r6
 800c206:	6060      	str	r0, [r4, #4]
 800c208:	6863      	ldr	r3, [r4, #4]
 800c20a:	6123      	str	r3, [r4, #16]
 800c20c:	2300      	movs	r3, #0
 800c20e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c212:	e7aa      	b.n	800c16a <_printf_i+0x146>
 800c214:	6923      	ldr	r3, [r4, #16]
 800c216:	4632      	mov	r2, r6
 800c218:	4649      	mov	r1, r9
 800c21a:	4640      	mov	r0, r8
 800c21c:	47d0      	blx	sl
 800c21e:	3001      	adds	r0, #1
 800c220:	d0ad      	beq.n	800c17e <_printf_i+0x15a>
 800c222:	6823      	ldr	r3, [r4, #0]
 800c224:	079b      	lsls	r3, r3, #30
 800c226:	d413      	bmi.n	800c250 <_printf_i+0x22c>
 800c228:	68e0      	ldr	r0, [r4, #12]
 800c22a:	9b03      	ldr	r3, [sp, #12]
 800c22c:	4298      	cmp	r0, r3
 800c22e:	bfb8      	it	lt
 800c230:	4618      	movlt	r0, r3
 800c232:	e7a6      	b.n	800c182 <_printf_i+0x15e>
 800c234:	2301      	movs	r3, #1
 800c236:	4632      	mov	r2, r6
 800c238:	4649      	mov	r1, r9
 800c23a:	4640      	mov	r0, r8
 800c23c:	47d0      	blx	sl
 800c23e:	3001      	adds	r0, #1
 800c240:	d09d      	beq.n	800c17e <_printf_i+0x15a>
 800c242:	3501      	adds	r5, #1
 800c244:	68e3      	ldr	r3, [r4, #12]
 800c246:	9903      	ldr	r1, [sp, #12]
 800c248:	1a5b      	subs	r3, r3, r1
 800c24a:	42ab      	cmp	r3, r5
 800c24c:	dcf2      	bgt.n	800c234 <_printf_i+0x210>
 800c24e:	e7eb      	b.n	800c228 <_printf_i+0x204>
 800c250:	2500      	movs	r5, #0
 800c252:	f104 0619 	add.w	r6, r4, #25
 800c256:	e7f5      	b.n	800c244 <_printf_i+0x220>
 800c258:	0800fc26 	.word	0x0800fc26
 800c25c:	0800fc37 	.word	0x0800fc37

0800c260 <std>:
 800c260:	2300      	movs	r3, #0
 800c262:	b510      	push	{r4, lr}
 800c264:	4604      	mov	r4, r0
 800c266:	e9c0 3300 	strd	r3, r3, [r0]
 800c26a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c26e:	6083      	str	r3, [r0, #8]
 800c270:	8181      	strh	r1, [r0, #12]
 800c272:	6643      	str	r3, [r0, #100]	@ 0x64
 800c274:	81c2      	strh	r2, [r0, #14]
 800c276:	6183      	str	r3, [r0, #24]
 800c278:	4619      	mov	r1, r3
 800c27a:	2208      	movs	r2, #8
 800c27c:	305c      	adds	r0, #92	@ 0x5c
 800c27e:	f000 f92a 	bl	800c4d6 <memset>
 800c282:	4b0d      	ldr	r3, [pc, #52]	@ (800c2b8 <std+0x58>)
 800c284:	6263      	str	r3, [r4, #36]	@ 0x24
 800c286:	4b0d      	ldr	r3, [pc, #52]	@ (800c2bc <std+0x5c>)
 800c288:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c28a:	4b0d      	ldr	r3, [pc, #52]	@ (800c2c0 <std+0x60>)
 800c28c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c28e:	4b0d      	ldr	r3, [pc, #52]	@ (800c2c4 <std+0x64>)
 800c290:	6323      	str	r3, [r4, #48]	@ 0x30
 800c292:	4b0d      	ldr	r3, [pc, #52]	@ (800c2c8 <std+0x68>)
 800c294:	6224      	str	r4, [r4, #32]
 800c296:	429c      	cmp	r4, r3
 800c298:	d006      	beq.n	800c2a8 <std+0x48>
 800c29a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c29e:	4294      	cmp	r4, r2
 800c2a0:	d002      	beq.n	800c2a8 <std+0x48>
 800c2a2:	33d0      	adds	r3, #208	@ 0xd0
 800c2a4:	429c      	cmp	r4, r3
 800c2a6:	d105      	bne.n	800c2b4 <std+0x54>
 800c2a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2b0:	f000 ba0c 	b.w	800c6cc <__retarget_lock_init_recursive>
 800c2b4:	bd10      	pop	{r4, pc}
 800c2b6:	bf00      	nop
 800c2b8:	0800c451 	.word	0x0800c451
 800c2bc:	0800c473 	.word	0x0800c473
 800c2c0:	0800c4ab 	.word	0x0800c4ab
 800c2c4:	0800c4cf 	.word	0x0800c4cf
 800c2c8:	20009584 	.word	0x20009584

0800c2cc <stdio_exit_handler>:
 800c2cc:	4a02      	ldr	r2, [pc, #8]	@ (800c2d8 <stdio_exit_handler+0xc>)
 800c2ce:	4903      	ldr	r1, [pc, #12]	@ (800c2dc <stdio_exit_handler+0x10>)
 800c2d0:	4803      	ldr	r0, [pc, #12]	@ (800c2e0 <stdio_exit_handler+0x14>)
 800c2d2:	f000 b869 	b.w	800c3a8 <_fwalk_sglue>
 800c2d6:	bf00      	nop
 800c2d8:	2000008c 	.word	0x2000008c
 800c2dc:	0800e041 	.word	0x0800e041
 800c2e0:	2000009c 	.word	0x2000009c

0800c2e4 <cleanup_stdio>:
 800c2e4:	6841      	ldr	r1, [r0, #4]
 800c2e6:	4b0c      	ldr	r3, [pc, #48]	@ (800c318 <cleanup_stdio+0x34>)
 800c2e8:	4299      	cmp	r1, r3
 800c2ea:	b510      	push	{r4, lr}
 800c2ec:	4604      	mov	r4, r0
 800c2ee:	d001      	beq.n	800c2f4 <cleanup_stdio+0x10>
 800c2f0:	f001 fea6 	bl	800e040 <_fflush_r>
 800c2f4:	68a1      	ldr	r1, [r4, #8]
 800c2f6:	4b09      	ldr	r3, [pc, #36]	@ (800c31c <cleanup_stdio+0x38>)
 800c2f8:	4299      	cmp	r1, r3
 800c2fa:	d002      	beq.n	800c302 <cleanup_stdio+0x1e>
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	f001 fe9f 	bl	800e040 <_fflush_r>
 800c302:	68e1      	ldr	r1, [r4, #12]
 800c304:	4b06      	ldr	r3, [pc, #24]	@ (800c320 <cleanup_stdio+0x3c>)
 800c306:	4299      	cmp	r1, r3
 800c308:	d004      	beq.n	800c314 <cleanup_stdio+0x30>
 800c30a:	4620      	mov	r0, r4
 800c30c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c310:	f001 be96 	b.w	800e040 <_fflush_r>
 800c314:	bd10      	pop	{r4, pc}
 800c316:	bf00      	nop
 800c318:	20009584 	.word	0x20009584
 800c31c:	200095ec 	.word	0x200095ec
 800c320:	20009654 	.word	0x20009654

0800c324 <global_stdio_init.part.0>:
 800c324:	b510      	push	{r4, lr}
 800c326:	4b0b      	ldr	r3, [pc, #44]	@ (800c354 <global_stdio_init.part.0+0x30>)
 800c328:	4c0b      	ldr	r4, [pc, #44]	@ (800c358 <global_stdio_init.part.0+0x34>)
 800c32a:	4a0c      	ldr	r2, [pc, #48]	@ (800c35c <global_stdio_init.part.0+0x38>)
 800c32c:	601a      	str	r2, [r3, #0]
 800c32e:	4620      	mov	r0, r4
 800c330:	2200      	movs	r2, #0
 800c332:	2104      	movs	r1, #4
 800c334:	f7ff ff94 	bl	800c260 <std>
 800c338:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c33c:	2201      	movs	r2, #1
 800c33e:	2109      	movs	r1, #9
 800c340:	f7ff ff8e 	bl	800c260 <std>
 800c344:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c348:	2202      	movs	r2, #2
 800c34a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c34e:	2112      	movs	r1, #18
 800c350:	f7ff bf86 	b.w	800c260 <std>
 800c354:	200096bc 	.word	0x200096bc
 800c358:	20009584 	.word	0x20009584
 800c35c:	0800c2cd 	.word	0x0800c2cd

0800c360 <__sfp_lock_acquire>:
 800c360:	4801      	ldr	r0, [pc, #4]	@ (800c368 <__sfp_lock_acquire+0x8>)
 800c362:	f000 b9b4 	b.w	800c6ce <__retarget_lock_acquire_recursive>
 800c366:	bf00      	nop
 800c368:	200096c5 	.word	0x200096c5

0800c36c <__sfp_lock_release>:
 800c36c:	4801      	ldr	r0, [pc, #4]	@ (800c374 <__sfp_lock_release+0x8>)
 800c36e:	f000 b9af 	b.w	800c6d0 <__retarget_lock_release_recursive>
 800c372:	bf00      	nop
 800c374:	200096c5 	.word	0x200096c5

0800c378 <__sinit>:
 800c378:	b510      	push	{r4, lr}
 800c37a:	4604      	mov	r4, r0
 800c37c:	f7ff fff0 	bl	800c360 <__sfp_lock_acquire>
 800c380:	6a23      	ldr	r3, [r4, #32]
 800c382:	b11b      	cbz	r3, 800c38c <__sinit+0x14>
 800c384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c388:	f7ff bff0 	b.w	800c36c <__sfp_lock_release>
 800c38c:	4b04      	ldr	r3, [pc, #16]	@ (800c3a0 <__sinit+0x28>)
 800c38e:	6223      	str	r3, [r4, #32]
 800c390:	4b04      	ldr	r3, [pc, #16]	@ (800c3a4 <__sinit+0x2c>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d1f5      	bne.n	800c384 <__sinit+0xc>
 800c398:	f7ff ffc4 	bl	800c324 <global_stdio_init.part.0>
 800c39c:	e7f2      	b.n	800c384 <__sinit+0xc>
 800c39e:	bf00      	nop
 800c3a0:	0800c2e5 	.word	0x0800c2e5
 800c3a4:	200096bc 	.word	0x200096bc

0800c3a8 <_fwalk_sglue>:
 800c3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3ac:	4607      	mov	r7, r0
 800c3ae:	4688      	mov	r8, r1
 800c3b0:	4614      	mov	r4, r2
 800c3b2:	2600      	movs	r6, #0
 800c3b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c3b8:	f1b9 0901 	subs.w	r9, r9, #1
 800c3bc:	d505      	bpl.n	800c3ca <_fwalk_sglue+0x22>
 800c3be:	6824      	ldr	r4, [r4, #0]
 800c3c0:	2c00      	cmp	r4, #0
 800c3c2:	d1f7      	bne.n	800c3b4 <_fwalk_sglue+0xc>
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ca:	89ab      	ldrh	r3, [r5, #12]
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	d907      	bls.n	800c3e0 <_fwalk_sglue+0x38>
 800c3d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	d003      	beq.n	800c3e0 <_fwalk_sglue+0x38>
 800c3d8:	4629      	mov	r1, r5
 800c3da:	4638      	mov	r0, r7
 800c3dc:	47c0      	blx	r8
 800c3de:	4306      	orrs	r6, r0
 800c3e0:	3568      	adds	r5, #104	@ 0x68
 800c3e2:	e7e9      	b.n	800c3b8 <_fwalk_sglue+0x10>

0800c3e4 <sniprintf>:
 800c3e4:	b40c      	push	{r2, r3}
 800c3e6:	b530      	push	{r4, r5, lr}
 800c3e8:	4b18      	ldr	r3, [pc, #96]	@ (800c44c <sniprintf+0x68>)
 800c3ea:	1e0c      	subs	r4, r1, #0
 800c3ec:	681d      	ldr	r5, [r3, #0]
 800c3ee:	b09d      	sub	sp, #116	@ 0x74
 800c3f0:	da08      	bge.n	800c404 <sniprintf+0x20>
 800c3f2:	238b      	movs	r3, #139	@ 0x8b
 800c3f4:	602b      	str	r3, [r5, #0]
 800c3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3fa:	b01d      	add	sp, #116	@ 0x74
 800c3fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c400:	b002      	add	sp, #8
 800c402:	4770      	bx	lr
 800c404:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c408:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c40c:	f04f 0300 	mov.w	r3, #0
 800c410:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c412:	bf14      	ite	ne
 800c414:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c418:	4623      	moveq	r3, r4
 800c41a:	9304      	str	r3, [sp, #16]
 800c41c:	9307      	str	r3, [sp, #28]
 800c41e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c422:	9002      	str	r0, [sp, #8]
 800c424:	9006      	str	r0, [sp, #24]
 800c426:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c42a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c42c:	ab21      	add	r3, sp, #132	@ 0x84
 800c42e:	a902      	add	r1, sp, #8
 800c430:	4628      	mov	r0, r5
 800c432:	9301      	str	r3, [sp, #4]
 800c434:	f001 fc88 	bl	800dd48 <_svfiprintf_r>
 800c438:	1c43      	adds	r3, r0, #1
 800c43a:	bfbc      	itt	lt
 800c43c:	238b      	movlt	r3, #139	@ 0x8b
 800c43e:	602b      	strlt	r3, [r5, #0]
 800c440:	2c00      	cmp	r4, #0
 800c442:	d0da      	beq.n	800c3fa <sniprintf+0x16>
 800c444:	9b02      	ldr	r3, [sp, #8]
 800c446:	2200      	movs	r2, #0
 800c448:	701a      	strb	r2, [r3, #0]
 800c44a:	e7d6      	b.n	800c3fa <sniprintf+0x16>
 800c44c:	20000098 	.word	0x20000098

0800c450 <__sread>:
 800c450:	b510      	push	{r4, lr}
 800c452:	460c      	mov	r4, r1
 800c454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c458:	f000 f8ea 	bl	800c630 <_read_r>
 800c45c:	2800      	cmp	r0, #0
 800c45e:	bfab      	itete	ge
 800c460:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c462:	89a3      	ldrhlt	r3, [r4, #12]
 800c464:	181b      	addge	r3, r3, r0
 800c466:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c46a:	bfac      	ite	ge
 800c46c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c46e:	81a3      	strhlt	r3, [r4, #12]
 800c470:	bd10      	pop	{r4, pc}

0800c472 <__swrite>:
 800c472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c476:	461f      	mov	r7, r3
 800c478:	898b      	ldrh	r3, [r1, #12]
 800c47a:	05db      	lsls	r3, r3, #23
 800c47c:	4605      	mov	r5, r0
 800c47e:	460c      	mov	r4, r1
 800c480:	4616      	mov	r6, r2
 800c482:	d505      	bpl.n	800c490 <__swrite+0x1e>
 800c484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c488:	2302      	movs	r3, #2
 800c48a:	2200      	movs	r2, #0
 800c48c:	f000 f8be 	bl	800c60c <_lseek_r>
 800c490:	89a3      	ldrh	r3, [r4, #12]
 800c492:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c496:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c49a:	81a3      	strh	r3, [r4, #12]
 800c49c:	4632      	mov	r2, r6
 800c49e:	463b      	mov	r3, r7
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c4a6:	f000 b8d5 	b.w	800c654 <_write_r>

0800c4aa <__sseek>:
 800c4aa:	b510      	push	{r4, lr}
 800c4ac:	460c      	mov	r4, r1
 800c4ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4b2:	f000 f8ab 	bl	800c60c <_lseek_r>
 800c4b6:	1c43      	adds	r3, r0, #1
 800c4b8:	89a3      	ldrh	r3, [r4, #12]
 800c4ba:	bf15      	itete	ne
 800c4bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c4be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c4c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c4c6:	81a3      	strheq	r3, [r4, #12]
 800c4c8:	bf18      	it	ne
 800c4ca:	81a3      	strhne	r3, [r4, #12]
 800c4cc:	bd10      	pop	{r4, pc}

0800c4ce <__sclose>:
 800c4ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4d2:	f000 b82d 	b.w	800c530 <_close_r>

0800c4d6 <memset>:
 800c4d6:	4402      	add	r2, r0
 800c4d8:	4603      	mov	r3, r0
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d100      	bne.n	800c4e0 <memset+0xa>
 800c4de:	4770      	bx	lr
 800c4e0:	f803 1b01 	strb.w	r1, [r3], #1
 800c4e4:	e7f9      	b.n	800c4da <memset+0x4>

0800c4e6 <strchr>:
 800c4e6:	b2c9      	uxtb	r1, r1
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4f0:	b112      	cbz	r2, 800c4f8 <strchr+0x12>
 800c4f2:	428a      	cmp	r2, r1
 800c4f4:	d1f9      	bne.n	800c4ea <strchr+0x4>
 800c4f6:	4770      	bx	lr
 800c4f8:	2900      	cmp	r1, #0
 800c4fa:	bf18      	it	ne
 800c4fc:	2000      	movne	r0, #0
 800c4fe:	4770      	bx	lr

0800c500 <strncpy>:
 800c500:	b510      	push	{r4, lr}
 800c502:	3901      	subs	r1, #1
 800c504:	4603      	mov	r3, r0
 800c506:	b132      	cbz	r2, 800c516 <strncpy+0x16>
 800c508:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c50c:	f803 4b01 	strb.w	r4, [r3], #1
 800c510:	3a01      	subs	r2, #1
 800c512:	2c00      	cmp	r4, #0
 800c514:	d1f7      	bne.n	800c506 <strncpy+0x6>
 800c516:	441a      	add	r2, r3
 800c518:	2100      	movs	r1, #0
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d100      	bne.n	800c520 <strncpy+0x20>
 800c51e:	bd10      	pop	{r4, pc}
 800c520:	f803 1b01 	strb.w	r1, [r3], #1
 800c524:	e7f9      	b.n	800c51a <strncpy+0x1a>
	...

0800c528 <_localeconv_r>:
 800c528:	4800      	ldr	r0, [pc, #0]	@ (800c52c <_localeconv_r+0x4>)
 800c52a:	4770      	bx	lr
 800c52c:	200001d8 	.word	0x200001d8

0800c530 <_close_r>:
 800c530:	b538      	push	{r3, r4, r5, lr}
 800c532:	4d06      	ldr	r5, [pc, #24]	@ (800c54c <_close_r+0x1c>)
 800c534:	2300      	movs	r3, #0
 800c536:	4604      	mov	r4, r0
 800c538:	4608      	mov	r0, r1
 800c53a:	602b      	str	r3, [r5, #0]
 800c53c:	f7f6 fe9a 	bl	8003274 <_close>
 800c540:	1c43      	adds	r3, r0, #1
 800c542:	d102      	bne.n	800c54a <_close_r+0x1a>
 800c544:	682b      	ldr	r3, [r5, #0]
 800c546:	b103      	cbz	r3, 800c54a <_close_r+0x1a>
 800c548:	6023      	str	r3, [r4, #0]
 800c54a:	bd38      	pop	{r3, r4, r5, pc}
 800c54c:	200096c0 	.word	0x200096c0

0800c550 <_reclaim_reent>:
 800c550:	4b2d      	ldr	r3, [pc, #180]	@ (800c608 <_reclaim_reent+0xb8>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4283      	cmp	r3, r0
 800c556:	b570      	push	{r4, r5, r6, lr}
 800c558:	4604      	mov	r4, r0
 800c55a:	d053      	beq.n	800c604 <_reclaim_reent+0xb4>
 800c55c:	69c3      	ldr	r3, [r0, #28]
 800c55e:	b31b      	cbz	r3, 800c5a8 <_reclaim_reent+0x58>
 800c560:	68db      	ldr	r3, [r3, #12]
 800c562:	b163      	cbz	r3, 800c57e <_reclaim_reent+0x2e>
 800c564:	2500      	movs	r5, #0
 800c566:	69e3      	ldr	r3, [r4, #28]
 800c568:	68db      	ldr	r3, [r3, #12]
 800c56a:	5959      	ldr	r1, [r3, r5]
 800c56c:	b9b1      	cbnz	r1, 800c59c <_reclaim_reent+0x4c>
 800c56e:	3504      	adds	r5, #4
 800c570:	2d80      	cmp	r5, #128	@ 0x80
 800c572:	d1f8      	bne.n	800c566 <_reclaim_reent+0x16>
 800c574:	69e3      	ldr	r3, [r4, #28]
 800c576:	4620      	mov	r0, r4
 800c578:	68d9      	ldr	r1, [r3, #12]
 800c57a:	f000 ff11 	bl	800d3a0 <_free_r>
 800c57e:	69e3      	ldr	r3, [r4, #28]
 800c580:	6819      	ldr	r1, [r3, #0]
 800c582:	b111      	cbz	r1, 800c58a <_reclaim_reent+0x3a>
 800c584:	4620      	mov	r0, r4
 800c586:	f000 ff0b 	bl	800d3a0 <_free_r>
 800c58a:	69e3      	ldr	r3, [r4, #28]
 800c58c:	689d      	ldr	r5, [r3, #8]
 800c58e:	b15d      	cbz	r5, 800c5a8 <_reclaim_reent+0x58>
 800c590:	4629      	mov	r1, r5
 800c592:	4620      	mov	r0, r4
 800c594:	682d      	ldr	r5, [r5, #0]
 800c596:	f000 ff03 	bl	800d3a0 <_free_r>
 800c59a:	e7f8      	b.n	800c58e <_reclaim_reent+0x3e>
 800c59c:	680e      	ldr	r6, [r1, #0]
 800c59e:	4620      	mov	r0, r4
 800c5a0:	f000 fefe 	bl	800d3a0 <_free_r>
 800c5a4:	4631      	mov	r1, r6
 800c5a6:	e7e1      	b.n	800c56c <_reclaim_reent+0x1c>
 800c5a8:	6961      	ldr	r1, [r4, #20]
 800c5aa:	b111      	cbz	r1, 800c5b2 <_reclaim_reent+0x62>
 800c5ac:	4620      	mov	r0, r4
 800c5ae:	f000 fef7 	bl	800d3a0 <_free_r>
 800c5b2:	69e1      	ldr	r1, [r4, #28]
 800c5b4:	b111      	cbz	r1, 800c5bc <_reclaim_reent+0x6c>
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f000 fef2 	bl	800d3a0 <_free_r>
 800c5bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c5be:	b111      	cbz	r1, 800c5c6 <_reclaim_reent+0x76>
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f000 feed 	bl	800d3a0 <_free_r>
 800c5c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5c8:	b111      	cbz	r1, 800c5d0 <_reclaim_reent+0x80>
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	f000 fee8 	bl	800d3a0 <_free_r>
 800c5d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c5d2:	b111      	cbz	r1, 800c5da <_reclaim_reent+0x8a>
 800c5d4:	4620      	mov	r0, r4
 800c5d6:	f000 fee3 	bl	800d3a0 <_free_r>
 800c5da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c5dc:	b111      	cbz	r1, 800c5e4 <_reclaim_reent+0x94>
 800c5de:	4620      	mov	r0, r4
 800c5e0:	f000 fede 	bl	800d3a0 <_free_r>
 800c5e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c5e6:	b111      	cbz	r1, 800c5ee <_reclaim_reent+0x9e>
 800c5e8:	4620      	mov	r0, r4
 800c5ea:	f000 fed9 	bl	800d3a0 <_free_r>
 800c5ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c5f0:	b111      	cbz	r1, 800c5f8 <_reclaim_reent+0xa8>
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f000 fed4 	bl	800d3a0 <_free_r>
 800c5f8:	6a23      	ldr	r3, [r4, #32]
 800c5fa:	b11b      	cbz	r3, 800c604 <_reclaim_reent+0xb4>
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c602:	4718      	bx	r3
 800c604:	bd70      	pop	{r4, r5, r6, pc}
 800c606:	bf00      	nop
 800c608:	20000098 	.word	0x20000098

0800c60c <_lseek_r>:
 800c60c:	b538      	push	{r3, r4, r5, lr}
 800c60e:	4d07      	ldr	r5, [pc, #28]	@ (800c62c <_lseek_r+0x20>)
 800c610:	4604      	mov	r4, r0
 800c612:	4608      	mov	r0, r1
 800c614:	4611      	mov	r1, r2
 800c616:	2200      	movs	r2, #0
 800c618:	602a      	str	r2, [r5, #0]
 800c61a:	461a      	mov	r2, r3
 800c61c:	f7f6 fe34 	bl	8003288 <_lseek>
 800c620:	1c43      	adds	r3, r0, #1
 800c622:	d102      	bne.n	800c62a <_lseek_r+0x1e>
 800c624:	682b      	ldr	r3, [r5, #0]
 800c626:	b103      	cbz	r3, 800c62a <_lseek_r+0x1e>
 800c628:	6023      	str	r3, [r4, #0]
 800c62a:	bd38      	pop	{r3, r4, r5, pc}
 800c62c:	200096c0 	.word	0x200096c0

0800c630 <_read_r>:
 800c630:	b538      	push	{r3, r4, r5, lr}
 800c632:	4d07      	ldr	r5, [pc, #28]	@ (800c650 <_read_r+0x20>)
 800c634:	4604      	mov	r4, r0
 800c636:	4608      	mov	r0, r1
 800c638:	4611      	mov	r1, r2
 800c63a:	2200      	movs	r2, #0
 800c63c:	602a      	str	r2, [r5, #0]
 800c63e:	461a      	mov	r2, r3
 800c640:	f7f6 fdfc 	bl	800323c <_read>
 800c644:	1c43      	adds	r3, r0, #1
 800c646:	d102      	bne.n	800c64e <_read_r+0x1e>
 800c648:	682b      	ldr	r3, [r5, #0]
 800c64a:	b103      	cbz	r3, 800c64e <_read_r+0x1e>
 800c64c:	6023      	str	r3, [r4, #0]
 800c64e:	bd38      	pop	{r3, r4, r5, pc}
 800c650:	200096c0 	.word	0x200096c0

0800c654 <_write_r>:
 800c654:	b538      	push	{r3, r4, r5, lr}
 800c656:	4d07      	ldr	r5, [pc, #28]	@ (800c674 <_write_r+0x20>)
 800c658:	4604      	mov	r4, r0
 800c65a:	4608      	mov	r0, r1
 800c65c:	4611      	mov	r1, r2
 800c65e:	2200      	movs	r2, #0
 800c660:	602a      	str	r2, [r5, #0]
 800c662:	461a      	mov	r2, r3
 800c664:	f7f6 fdf8 	bl	8003258 <_write>
 800c668:	1c43      	adds	r3, r0, #1
 800c66a:	d102      	bne.n	800c672 <_write_r+0x1e>
 800c66c:	682b      	ldr	r3, [r5, #0]
 800c66e:	b103      	cbz	r3, 800c672 <_write_r+0x1e>
 800c670:	6023      	str	r3, [r4, #0]
 800c672:	bd38      	pop	{r3, r4, r5, pc}
 800c674:	200096c0 	.word	0x200096c0

0800c678 <__errno>:
 800c678:	4b01      	ldr	r3, [pc, #4]	@ (800c680 <__errno+0x8>)
 800c67a:	6818      	ldr	r0, [r3, #0]
 800c67c:	4770      	bx	lr
 800c67e:	bf00      	nop
 800c680:	20000098 	.word	0x20000098

0800c684 <__libc_init_array>:
 800c684:	b570      	push	{r4, r5, r6, lr}
 800c686:	4d0d      	ldr	r5, [pc, #52]	@ (800c6bc <__libc_init_array+0x38>)
 800c688:	4c0d      	ldr	r4, [pc, #52]	@ (800c6c0 <__libc_init_array+0x3c>)
 800c68a:	1b64      	subs	r4, r4, r5
 800c68c:	10a4      	asrs	r4, r4, #2
 800c68e:	2600      	movs	r6, #0
 800c690:	42a6      	cmp	r6, r4
 800c692:	d109      	bne.n	800c6a8 <__libc_init_array+0x24>
 800c694:	4d0b      	ldr	r5, [pc, #44]	@ (800c6c4 <__libc_init_array+0x40>)
 800c696:	4c0c      	ldr	r4, [pc, #48]	@ (800c6c8 <__libc_init_array+0x44>)
 800c698:	f003 f922 	bl	800f8e0 <_init>
 800c69c:	1b64      	subs	r4, r4, r5
 800c69e:	10a4      	asrs	r4, r4, #2
 800c6a0:	2600      	movs	r6, #0
 800c6a2:	42a6      	cmp	r6, r4
 800c6a4:	d105      	bne.n	800c6b2 <__libc_init_array+0x2e>
 800c6a6:	bd70      	pop	{r4, r5, r6, pc}
 800c6a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6ac:	4798      	blx	r3
 800c6ae:	3601      	adds	r6, #1
 800c6b0:	e7ee      	b.n	800c690 <__libc_init_array+0xc>
 800c6b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6b6:	4798      	blx	r3
 800c6b8:	3601      	adds	r6, #1
 800c6ba:	e7f2      	b.n	800c6a2 <__libc_init_array+0x1e>
 800c6bc:	08010410 	.word	0x08010410
 800c6c0:	08010410 	.word	0x08010410
 800c6c4:	08010410 	.word	0x08010410
 800c6c8:	08010414 	.word	0x08010414

0800c6cc <__retarget_lock_init_recursive>:
 800c6cc:	4770      	bx	lr

0800c6ce <__retarget_lock_acquire_recursive>:
 800c6ce:	4770      	bx	lr

0800c6d0 <__retarget_lock_release_recursive>:
 800c6d0:	4770      	bx	lr

0800c6d2 <memcpy>:
 800c6d2:	440a      	add	r2, r1
 800c6d4:	4291      	cmp	r1, r2
 800c6d6:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6da:	d100      	bne.n	800c6de <memcpy+0xc>
 800c6dc:	4770      	bx	lr
 800c6de:	b510      	push	{r4, lr}
 800c6e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6e8:	4291      	cmp	r1, r2
 800c6ea:	d1f9      	bne.n	800c6e0 <memcpy+0xe>
 800c6ec:	bd10      	pop	{r4, pc}

0800c6ee <quorem>:
 800c6ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6f2:	6903      	ldr	r3, [r0, #16]
 800c6f4:	690c      	ldr	r4, [r1, #16]
 800c6f6:	42a3      	cmp	r3, r4
 800c6f8:	4607      	mov	r7, r0
 800c6fa:	db7e      	blt.n	800c7fa <quorem+0x10c>
 800c6fc:	3c01      	subs	r4, #1
 800c6fe:	f101 0814 	add.w	r8, r1, #20
 800c702:	00a3      	lsls	r3, r4, #2
 800c704:	f100 0514 	add.w	r5, r0, #20
 800c708:	9300      	str	r3, [sp, #0]
 800c70a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c70e:	9301      	str	r3, [sp, #4]
 800c710:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c714:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c718:	3301      	adds	r3, #1
 800c71a:	429a      	cmp	r2, r3
 800c71c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c720:	fbb2 f6f3 	udiv	r6, r2, r3
 800c724:	d32e      	bcc.n	800c784 <quorem+0x96>
 800c726:	f04f 0a00 	mov.w	sl, #0
 800c72a:	46c4      	mov	ip, r8
 800c72c:	46ae      	mov	lr, r5
 800c72e:	46d3      	mov	fp, sl
 800c730:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c734:	b298      	uxth	r0, r3
 800c736:	fb06 a000 	mla	r0, r6, r0, sl
 800c73a:	0c02      	lsrs	r2, r0, #16
 800c73c:	0c1b      	lsrs	r3, r3, #16
 800c73e:	fb06 2303 	mla	r3, r6, r3, r2
 800c742:	f8de 2000 	ldr.w	r2, [lr]
 800c746:	b280      	uxth	r0, r0
 800c748:	b292      	uxth	r2, r2
 800c74a:	1a12      	subs	r2, r2, r0
 800c74c:	445a      	add	r2, fp
 800c74e:	f8de 0000 	ldr.w	r0, [lr]
 800c752:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c756:	b29b      	uxth	r3, r3
 800c758:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c75c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c760:	b292      	uxth	r2, r2
 800c762:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c766:	45e1      	cmp	r9, ip
 800c768:	f84e 2b04 	str.w	r2, [lr], #4
 800c76c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c770:	d2de      	bcs.n	800c730 <quorem+0x42>
 800c772:	9b00      	ldr	r3, [sp, #0]
 800c774:	58eb      	ldr	r3, [r5, r3]
 800c776:	b92b      	cbnz	r3, 800c784 <quorem+0x96>
 800c778:	9b01      	ldr	r3, [sp, #4]
 800c77a:	3b04      	subs	r3, #4
 800c77c:	429d      	cmp	r5, r3
 800c77e:	461a      	mov	r2, r3
 800c780:	d32f      	bcc.n	800c7e2 <quorem+0xf4>
 800c782:	613c      	str	r4, [r7, #16]
 800c784:	4638      	mov	r0, r7
 800c786:	f001 f97d 	bl	800da84 <__mcmp>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	db25      	blt.n	800c7da <quorem+0xec>
 800c78e:	4629      	mov	r1, r5
 800c790:	2000      	movs	r0, #0
 800c792:	f858 2b04 	ldr.w	r2, [r8], #4
 800c796:	f8d1 c000 	ldr.w	ip, [r1]
 800c79a:	fa1f fe82 	uxth.w	lr, r2
 800c79e:	fa1f f38c 	uxth.w	r3, ip
 800c7a2:	eba3 030e 	sub.w	r3, r3, lr
 800c7a6:	4403      	add	r3, r0
 800c7a8:	0c12      	lsrs	r2, r2, #16
 800c7aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c7ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c7b2:	b29b      	uxth	r3, r3
 800c7b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7b8:	45c1      	cmp	r9, r8
 800c7ba:	f841 3b04 	str.w	r3, [r1], #4
 800c7be:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c7c2:	d2e6      	bcs.n	800c792 <quorem+0xa4>
 800c7c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7cc:	b922      	cbnz	r2, 800c7d8 <quorem+0xea>
 800c7ce:	3b04      	subs	r3, #4
 800c7d0:	429d      	cmp	r5, r3
 800c7d2:	461a      	mov	r2, r3
 800c7d4:	d30b      	bcc.n	800c7ee <quorem+0x100>
 800c7d6:	613c      	str	r4, [r7, #16]
 800c7d8:	3601      	adds	r6, #1
 800c7da:	4630      	mov	r0, r6
 800c7dc:	b003      	add	sp, #12
 800c7de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e2:	6812      	ldr	r2, [r2, #0]
 800c7e4:	3b04      	subs	r3, #4
 800c7e6:	2a00      	cmp	r2, #0
 800c7e8:	d1cb      	bne.n	800c782 <quorem+0x94>
 800c7ea:	3c01      	subs	r4, #1
 800c7ec:	e7c6      	b.n	800c77c <quorem+0x8e>
 800c7ee:	6812      	ldr	r2, [r2, #0]
 800c7f0:	3b04      	subs	r3, #4
 800c7f2:	2a00      	cmp	r2, #0
 800c7f4:	d1ef      	bne.n	800c7d6 <quorem+0xe8>
 800c7f6:	3c01      	subs	r4, #1
 800c7f8:	e7ea      	b.n	800c7d0 <quorem+0xe2>
 800c7fa:	2000      	movs	r0, #0
 800c7fc:	e7ee      	b.n	800c7dc <quorem+0xee>
	...

0800c800 <_dtoa_r>:
 800c800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c804:	69c7      	ldr	r7, [r0, #28]
 800c806:	b097      	sub	sp, #92	@ 0x5c
 800c808:	4614      	mov	r4, r2
 800c80a:	461d      	mov	r5, r3
 800c80c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c810:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c812:	4681      	mov	r9, r0
 800c814:	b97f      	cbnz	r7, 800c836 <_dtoa_r+0x36>
 800c816:	2010      	movs	r0, #16
 800c818:	f000 fe0c 	bl	800d434 <malloc>
 800c81c:	4602      	mov	r2, r0
 800c81e:	f8c9 001c 	str.w	r0, [r9, #28]
 800c822:	b920      	cbnz	r0, 800c82e <_dtoa_r+0x2e>
 800c824:	4baa      	ldr	r3, [pc, #680]	@ (800cad0 <_dtoa_r+0x2d0>)
 800c826:	21ef      	movs	r1, #239	@ 0xef
 800c828:	48aa      	ldr	r0, [pc, #680]	@ (800cad4 <_dtoa_r+0x2d4>)
 800c82a:	f001 fc5b 	bl	800e0e4 <__assert_func>
 800c82e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c832:	6007      	str	r7, [r0, #0]
 800c834:	60c7      	str	r7, [r0, #12]
 800c836:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c83a:	6819      	ldr	r1, [r3, #0]
 800c83c:	b159      	cbz	r1, 800c856 <_dtoa_r+0x56>
 800c83e:	685a      	ldr	r2, [r3, #4]
 800c840:	604a      	str	r2, [r1, #4]
 800c842:	2301      	movs	r3, #1
 800c844:	4093      	lsls	r3, r2
 800c846:	608b      	str	r3, [r1, #8]
 800c848:	4648      	mov	r0, r9
 800c84a:	f000 fee9 	bl	800d620 <_Bfree>
 800c84e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c852:	2200      	movs	r2, #0
 800c854:	601a      	str	r2, [r3, #0]
 800c856:	1e2b      	subs	r3, r5, #0
 800c858:	bfb9      	ittee	lt
 800c85a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c85e:	9307      	strlt	r3, [sp, #28]
 800c860:	2300      	movge	r3, #0
 800c862:	6033      	strge	r3, [r6, #0]
 800c864:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800c868:	4b9b      	ldr	r3, [pc, #620]	@ (800cad8 <_dtoa_r+0x2d8>)
 800c86a:	bfbc      	itt	lt
 800c86c:	2201      	movlt	r2, #1
 800c86e:	6032      	strlt	r2, [r6, #0]
 800c870:	ea33 0308 	bics.w	r3, r3, r8
 800c874:	d112      	bne.n	800c89c <_dtoa_r+0x9c>
 800c876:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c878:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c87c:	6013      	str	r3, [r2, #0]
 800c87e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c882:	4323      	orrs	r3, r4
 800c884:	f000 855b 	beq.w	800d33e <_dtoa_r+0xb3e>
 800c888:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c88a:	f8df a250 	ldr.w	sl, [pc, #592]	@ 800cadc <_dtoa_r+0x2dc>
 800c88e:	2b00      	cmp	r3, #0
 800c890:	f000 855d 	beq.w	800d34e <_dtoa_r+0xb4e>
 800c894:	f10a 0303 	add.w	r3, sl, #3
 800c898:	f000 bd57 	b.w	800d34a <_dtoa_r+0xb4a>
 800c89c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8a0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c8a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	f7f4 f8f4 	bl	8000a98 <__aeabi_dcmpeq>
 800c8b0:	4607      	mov	r7, r0
 800c8b2:	b158      	cbz	r0, 800c8cc <_dtoa_r+0xcc>
 800c8b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	6013      	str	r3, [r2, #0]
 800c8ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c8bc:	b113      	cbz	r3, 800c8c4 <_dtoa_r+0xc4>
 800c8be:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c8c0:	4b87      	ldr	r3, [pc, #540]	@ (800cae0 <_dtoa_r+0x2e0>)
 800c8c2:	6013      	str	r3, [r2, #0]
 800c8c4:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800cae4 <_dtoa_r+0x2e4>
 800c8c8:	f000 bd41 	b.w	800d34e <_dtoa_r+0xb4e>
 800c8cc:	ab14      	add	r3, sp, #80	@ 0x50
 800c8ce:	9301      	str	r3, [sp, #4]
 800c8d0:	ab15      	add	r3, sp, #84	@ 0x54
 800c8d2:	9300      	str	r3, [sp, #0]
 800c8d4:	4648      	mov	r0, r9
 800c8d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c8da:	f001 f981 	bl	800dbe0 <__d2b>
 800c8de:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c8e2:	9003      	str	r0, [sp, #12]
 800c8e4:	2e00      	cmp	r6, #0
 800c8e6:	d077      	beq.n	800c9d8 <_dtoa_r+0x1d8>
 800c8e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8ea:	9712      	str	r7, [sp, #72]	@ 0x48
 800c8ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c8f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c8f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c8fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c900:	4619      	mov	r1, r3
 800c902:	2200      	movs	r2, #0
 800c904:	4b78      	ldr	r3, [pc, #480]	@ (800cae8 <_dtoa_r+0x2e8>)
 800c906:	f7f3 fca7 	bl	8000258 <__aeabi_dsub>
 800c90a:	a36b      	add	r3, pc, #428	@ (adr r3, 800cab8 <_dtoa_r+0x2b8>)
 800c90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c910:	f7f3 fe5a 	bl	80005c8 <__aeabi_dmul>
 800c914:	a36a      	add	r3, pc, #424	@ (adr r3, 800cac0 <_dtoa_r+0x2c0>)
 800c916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91a:	f7f3 fc9f 	bl	800025c <__adddf3>
 800c91e:	4604      	mov	r4, r0
 800c920:	4630      	mov	r0, r6
 800c922:	460d      	mov	r5, r1
 800c924:	f7f3 fde6 	bl	80004f4 <__aeabi_i2d>
 800c928:	a367      	add	r3, pc, #412	@ (adr r3, 800cac8 <_dtoa_r+0x2c8>)
 800c92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92e:	f7f3 fe4b 	bl	80005c8 <__aeabi_dmul>
 800c932:	4602      	mov	r2, r0
 800c934:	460b      	mov	r3, r1
 800c936:	4620      	mov	r0, r4
 800c938:	4629      	mov	r1, r5
 800c93a:	f7f3 fc8f 	bl	800025c <__adddf3>
 800c93e:	4604      	mov	r4, r0
 800c940:	460d      	mov	r5, r1
 800c942:	f7f4 f8f1 	bl	8000b28 <__aeabi_d2iz>
 800c946:	2200      	movs	r2, #0
 800c948:	4607      	mov	r7, r0
 800c94a:	2300      	movs	r3, #0
 800c94c:	4620      	mov	r0, r4
 800c94e:	4629      	mov	r1, r5
 800c950:	f7f4 f8ac 	bl	8000aac <__aeabi_dcmplt>
 800c954:	b140      	cbz	r0, 800c968 <_dtoa_r+0x168>
 800c956:	4638      	mov	r0, r7
 800c958:	f7f3 fdcc 	bl	80004f4 <__aeabi_i2d>
 800c95c:	4622      	mov	r2, r4
 800c95e:	462b      	mov	r3, r5
 800c960:	f7f4 f89a 	bl	8000a98 <__aeabi_dcmpeq>
 800c964:	b900      	cbnz	r0, 800c968 <_dtoa_r+0x168>
 800c966:	3f01      	subs	r7, #1
 800c968:	2f16      	cmp	r7, #22
 800c96a:	d853      	bhi.n	800ca14 <_dtoa_r+0x214>
 800c96c:	4b5f      	ldr	r3, [pc, #380]	@ (800caec <_dtoa_r+0x2ec>)
 800c96e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c976:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c97a:	f7f4 f897 	bl	8000aac <__aeabi_dcmplt>
 800c97e:	2800      	cmp	r0, #0
 800c980:	d04a      	beq.n	800ca18 <_dtoa_r+0x218>
 800c982:	3f01      	subs	r7, #1
 800c984:	2300      	movs	r3, #0
 800c986:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c988:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c98a:	1b9b      	subs	r3, r3, r6
 800c98c:	1e5a      	subs	r2, r3, #1
 800c98e:	bf45      	ittet	mi
 800c990:	f1c3 0301 	rsbmi	r3, r3, #1
 800c994:	9304      	strmi	r3, [sp, #16]
 800c996:	2300      	movpl	r3, #0
 800c998:	2300      	movmi	r3, #0
 800c99a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c99c:	bf54      	ite	pl
 800c99e:	9304      	strpl	r3, [sp, #16]
 800c9a0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c9a2:	2f00      	cmp	r7, #0
 800c9a4:	db3a      	blt.n	800ca1c <_dtoa_r+0x21c>
 800c9a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9a8:	970e      	str	r7, [sp, #56]	@ 0x38
 800c9aa:	443b      	add	r3, r7
 800c9ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c9b4:	2b09      	cmp	r3, #9
 800c9b6:	d864      	bhi.n	800ca82 <_dtoa_r+0x282>
 800c9b8:	2b05      	cmp	r3, #5
 800c9ba:	bfc4      	itt	gt
 800c9bc:	3b04      	subgt	r3, #4
 800c9be:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c9c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c9c2:	f1a3 0302 	sub.w	r3, r3, #2
 800c9c6:	bfcc      	ite	gt
 800c9c8:	2400      	movgt	r4, #0
 800c9ca:	2401      	movle	r4, #1
 800c9cc:	2b03      	cmp	r3, #3
 800c9ce:	d864      	bhi.n	800ca9a <_dtoa_r+0x29a>
 800c9d0:	e8df f003 	tbb	[pc, r3]
 800c9d4:	2c385553 	.word	0x2c385553
 800c9d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c9dc:	441e      	add	r6, r3
 800c9de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c9e2:	2b20      	cmp	r3, #32
 800c9e4:	bfc1      	itttt	gt
 800c9e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c9ea:	fa08 f803 	lslgt.w	r8, r8, r3
 800c9ee:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c9f2:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c9f6:	bfd6      	itet	le
 800c9f8:	f1c3 0320 	rsble	r3, r3, #32
 800c9fc:	ea48 0003 	orrgt.w	r0, r8, r3
 800ca00:	fa04 f003 	lslle.w	r0, r4, r3
 800ca04:	f7f3 fd66 	bl	80004d4 <__aeabi_ui2d>
 800ca08:	2201      	movs	r2, #1
 800ca0a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ca0e:	3e01      	subs	r6, #1
 800ca10:	9212      	str	r2, [sp, #72]	@ 0x48
 800ca12:	e775      	b.n	800c900 <_dtoa_r+0x100>
 800ca14:	2301      	movs	r3, #1
 800ca16:	e7b6      	b.n	800c986 <_dtoa_r+0x186>
 800ca18:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ca1a:	e7b5      	b.n	800c988 <_dtoa_r+0x188>
 800ca1c:	9b04      	ldr	r3, [sp, #16]
 800ca1e:	1bdb      	subs	r3, r3, r7
 800ca20:	9304      	str	r3, [sp, #16]
 800ca22:	427b      	negs	r3, r7
 800ca24:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca26:	2300      	movs	r3, #0
 800ca28:	930e      	str	r3, [sp, #56]	@ 0x38
 800ca2a:	e7c2      	b.n	800c9b2 <_dtoa_r+0x1b2>
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca32:	eb07 0b03 	add.w	fp, r7, r3
 800ca36:	f10b 0301 	add.w	r3, fp, #1
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	9308      	str	r3, [sp, #32]
 800ca3e:	bfb8      	it	lt
 800ca40:	2301      	movlt	r3, #1
 800ca42:	e006      	b.n	800ca52 <_dtoa_r+0x252>
 800ca44:	2301      	movs	r3, #1
 800ca46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	dd28      	ble.n	800caa0 <_dtoa_r+0x2a0>
 800ca4e:	469b      	mov	fp, r3
 800ca50:	9308      	str	r3, [sp, #32]
 800ca52:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ca56:	2100      	movs	r1, #0
 800ca58:	2204      	movs	r2, #4
 800ca5a:	f102 0514 	add.w	r5, r2, #20
 800ca5e:	429d      	cmp	r5, r3
 800ca60:	d926      	bls.n	800cab0 <_dtoa_r+0x2b0>
 800ca62:	6041      	str	r1, [r0, #4]
 800ca64:	4648      	mov	r0, r9
 800ca66:	f000 fd9b 	bl	800d5a0 <_Balloc>
 800ca6a:	4682      	mov	sl, r0
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	d141      	bne.n	800caf4 <_dtoa_r+0x2f4>
 800ca70:	4b1f      	ldr	r3, [pc, #124]	@ (800caf0 <_dtoa_r+0x2f0>)
 800ca72:	4602      	mov	r2, r0
 800ca74:	f240 11af 	movw	r1, #431	@ 0x1af
 800ca78:	e6d6      	b.n	800c828 <_dtoa_r+0x28>
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	e7e3      	b.n	800ca46 <_dtoa_r+0x246>
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e7d5      	b.n	800ca2e <_dtoa_r+0x22e>
 800ca82:	2401      	movs	r4, #1
 800ca84:	2300      	movs	r3, #0
 800ca86:	9320      	str	r3, [sp, #128]	@ 0x80
 800ca88:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ca8a:	f04f 3bff 	mov.w	fp, #4294967295
 800ca8e:	2200      	movs	r2, #0
 800ca90:	f8cd b020 	str.w	fp, [sp, #32]
 800ca94:	2312      	movs	r3, #18
 800ca96:	9221      	str	r2, [sp, #132]	@ 0x84
 800ca98:	e7db      	b.n	800ca52 <_dtoa_r+0x252>
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca9e:	e7f4      	b.n	800ca8a <_dtoa_r+0x28a>
 800caa0:	f04f 0b01 	mov.w	fp, #1
 800caa4:	f8cd b020 	str.w	fp, [sp, #32]
 800caa8:	465b      	mov	r3, fp
 800caaa:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800caae:	e7d0      	b.n	800ca52 <_dtoa_r+0x252>
 800cab0:	3101      	adds	r1, #1
 800cab2:	0052      	lsls	r2, r2, #1
 800cab4:	e7d1      	b.n	800ca5a <_dtoa_r+0x25a>
 800cab6:	bf00      	nop
 800cab8:	636f4361 	.word	0x636f4361
 800cabc:	3fd287a7 	.word	0x3fd287a7
 800cac0:	8b60c8b3 	.word	0x8b60c8b3
 800cac4:	3fc68a28 	.word	0x3fc68a28
 800cac8:	509f79fb 	.word	0x509f79fb
 800cacc:	3fd34413 	.word	0x3fd34413
 800cad0:	0800fc55 	.word	0x0800fc55
 800cad4:	0800fc6c 	.word	0x0800fc6c
 800cad8:	7ff00000 	.word	0x7ff00000
 800cadc:	0800fc51 	.word	0x0800fc51
 800cae0:	0800fc25 	.word	0x0800fc25
 800cae4:	0800fc24 	.word	0x0800fc24
 800cae8:	3ff80000 	.word	0x3ff80000
 800caec:	08010158 	.word	0x08010158
 800caf0:	0800fcc4 	.word	0x0800fcc4
 800caf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800caf8:	6018      	str	r0, [r3, #0]
 800cafa:	9b08      	ldr	r3, [sp, #32]
 800cafc:	2b0e      	cmp	r3, #14
 800cafe:	f200 80a1 	bhi.w	800cc44 <_dtoa_r+0x444>
 800cb02:	2c00      	cmp	r4, #0
 800cb04:	f000 809e 	beq.w	800cc44 <_dtoa_r+0x444>
 800cb08:	2f00      	cmp	r7, #0
 800cb0a:	dd33      	ble.n	800cb74 <_dtoa_r+0x374>
 800cb0c:	4b9c      	ldr	r3, [pc, #624]	@ (800cd80 <_dtoa_r+0x580>)
 800cb0e:	f007 020f 	and.w	r2, r7, #15
 800cb12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb16:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cb1a:	05f8      	lsls	r0, r7, #23
 800cb1c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800cb20:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cb24:	d516      	bpl.n	800cb54 <_dtoa_r+0x354>
 800cb26:	4b97      	ldr	r3, [pc, #604]	@ (800cd84 <_dtoa_r+0x584>)
 800cb28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cb30:	f7f3 fe74 	bl	800081c <__aeabi_ddiv>
 800cb34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cb38:	f004 040f 	and.w	r4, r4, #15
 800cb3c:	2603      	movs	r6, #3
 800cb3e:	4d91      	ldr	r5, [pc, #580]	@ (800cd84 <_dtoa_r+0x584>)
 800cb40:	b954      	cbnz	r4, 800cb58 <_dtoa_r+0x358>
 800cb42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb4a:	f7f3 fe67 	bl	800081c <__aeabi_ddiv>
 800cb4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cb52:	e028      	b.n	800cba6 <_dtoa_r+0x3a6>
 800cb54:	2602      	movs	r6, #2
 800cb56:	e7f2      	b.n	800cb3e <_dtoa_r+0x33e>
 800cb58:	07e1      	lsls	r1, r4, #31
 800cb5a:	d508      	bpl.n	800cb6e <_dtoa_r+0x36e>
 800cb5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cb60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb64:	f7f3 fd30 	bl	80005c8 <__aeabi_dmul>
 800cb68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb6c:	3601      	adds	r6, #1
 800cb6e:	1064      	asrs	r4, r4, #1
 800cb70:	3508      	adds	r5, #8
 800cb72:	e7e5      	b.n	800cb40 <_dtoa_r+0x340>
 800cb74:	f000 80af 	beq.w	800ccd6 <_dtoa_r+0x4d6>
 800cb78:	427c      	negs	r4, r7
 800cb7a:	4b81      	ldr	r3, [pc, #516]	@ (800cd80 <_dtoa_r+0x580>)
 800cb7c:	4d81      	ldr	r5, [pc, #516]	@ (800cd84 <_dtoa_r+0x584>)
 800cb7e:	f004 020f 	and.w	r2, r4, #15
 800cb82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb8e:	f7f3 fd1b 	bl	80005c8 <__aeabi_dmul>
 800cb92:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cb96:	1124      	asrs	r4, r4, #4
 800cb98:	2300      	movs	r3, #0
 800cb9a:	2602      	movs	r6, #2
 800cb9c:	2c00      	cmp	r4, #0
 800cb9e:	f040 808f 	bne.w	800ccc0 <_dtoa_r+0x4c0>
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d1d3      	bne.n	800cb4e <_dtoa_r+0x34e>
 800cba6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cba8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	f000 8094 	beq.w	800ccda <_dtoa_r+0x4da>
 800cbb2:	4b75      	ldr	r3, [pc, #468]	@ (800cd88 <_dtoa_r+0x588>)
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	4629      	mov	r1, r5
 800cbba:	f7f3 ff77 	bl	8000aac <__aeabi_dcmplt>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	f000 808b 	beq.w	800ccda <_dtoa_r+0x4da>
 800cbc4:	9b08      	ldr	r3, [sp, #32]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	f000 8087 	beq.w	800ccda <_dtoa_r+0x4da>
 800cbcc:	f1bb 0f00 	cmp.w	fp, #0
 800cbd0:	dd34      	ble.n	800cc3c <_dtoa_r+0x43c>
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	4b6d      	ldr	r3, [pc, #436]	@ (800cd8c <_dtoa_r+0x58c>)
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	4629      	mov	r1, r5
 800cbda:	f7f3 fcf5 	bl	80005c8 <__aeabi_dmul>
 800cbde:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cbe2:	f107 38ff 	add.w	r8, r7, #4294967295
 800cbe6:	3601      	adds	r6, #1
 800cbe8:	465c      	mov	r4, fp
 800cbea:	4630      	mov	r0, r6
 800cbec:	f7f3 fc82 	bl	80004f4 <__aeabi_i2d>
 800cbf0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cbf4:	f7f3 fce8 	bl	80005c8 <__aeabi_dmul>
 800cbf8:	4b65      	ldr	r3, [pc, #404]	@ (800cd90 <_dtoa_r+0x590>)
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	f7f3 fb2e 	bl	800025c <__adddf3>
 800cc00:	4605      	mov	r5, r0
 800cc02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cc06:	2c00      	cmp	r4, #0
 800cc08:	d16a      	bne.n	800cce0 <_dtoa_r+0x4e0>
 800cc0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc0e:	4b61      	ldr	r3, [pc, #388]	@ (800cd94 <_dtoa_r+0x594>)
 800cc10:	2200      	movs	r2, #0
 800cc12:	f7f3 fb21 	bl	8000258 <__aeabi_dsub>
 800cc16:	4602      	mov	r2, r0
 800cc18:	460b      	mov	r3, r1
 800cc1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc1e:	462a      	mov	r2, r5
 800cc20:	4633      	mov	r3, r6
 800cc22:	f7f3 ff61 	bl	8000ae8 <__aeabi_dcmpgt>
 800cc26:	2800      	cmp	r0, #0
 800cc28:	f040 8298 	bne.w	800d15c <_dtoa_r+0x95c>
 800cc2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc30:	462a      	mov	r2, r5
 800cc32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cc36:	f7f3 ff39 	bl	8000aac <__aeabi_dcmplt>
 800cc3a:	bb38      	cbnz	r0, 800cc8c <_dtoa_r+0x48c>
 800cc3c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cc40:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800cc44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	f2c0 8157 	blt.w	800cefa <_dtoa_r+0x6fa>
 800cc4c:	2f0e      	cmp	r7, #14
 800cc4e:	f300 8154 	bgt.w	800cefa <_dtoa_r+0x6fa>
 800cc52:	4b4b      	ldr	r3, [pc, #300]	@ (800cd80 <_dtoa_r+0x580>)
 800cc54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc58:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cc5c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cc60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	f280 80e5 	bge.w	800ce32 <_dtoa_r+0x632>
 800cc68:	9b08      	ldr	r3, [sp, #32]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	f300 80e1 	bgt.w	800ce32 <_dtoa_r+0x632>
 800cc70:	d10c      	bne.n	800cc8c <_dtoa_r+0x48c>
 800cc72:	4b48      	ldr	r3, [pc, #288]	@ (800cd94 <_dtoa_r+0x594>)
 800cc74:	2200      	movs	r2, #0
 800cc76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc7a:	f7f3 fca5 	bl	80005c8 <__aeabi_dmul>
 800cc7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc82:	f7f3 ff27 	bl	8000ad4 <__aeabi_dcmpge>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	f000 8266 	beq.w	800d158 <_dtoa_r+0x958>
 800cc8c:	2400      	movs	r4, #0
 800cc8e:	4625      	mov	r5, r4
 800cc90:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc92:	4656      	mov	r6, sl
 800cc94:	ea6f 0803 	mvn.w	r8, r3
 800cc98:	2700      	movs	r7, #0
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	4648      	mov	r0, r9
 800cc9e:	f000 fcbf 	bl	800d620 <_Bfree>
 800cca2:	2d00      	cmp	r5, #0
 800cca4:	f000 80bd 	beq.w	800ce22 <_dtoa_r+0x622>
 800cca8:	b12f      	cbz	r7, 800ccb6 <_dtoa_r+0x4b6>
 800ccaa:	42af      	cmp	r7, r5
 800ccac:	d003      	beq.n	800ccb6 <_dtoa_r+0x4b6>
 800ccae:	4639      	mov	r1, r7
 800ccb0:	4648      	mov	r0, r9
 800ccb2:	f000 fcb5 	bl	800d620 <_Bfree>
 800ccb6:	4629      	mov	r1, r5
 800ccb8:	4648      	mov	r0, r9
 800ccba:	f000 fcb1 	bl	800d620 <_Bfree>
 800ccbe:	e0b0      	b.n	800ce22 <_dtoa_r+0x622>
 800ccc0:	07e2      	lsls	r2, r4, #31
 800ccc2:	d505      	bpl.n	800ccd0 <_dtoa_r+0x4d0>
 800ccc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ccc8:	f7f3 fc7e 	bl	80005c8 <__aeabi_dmul>
 800cccc:	3601      	adds	r6, #1
 800ccce:	2301      	movs	r3, #1
 800ccd0:	1064      	asrs	r4, r4, #1
 800ccd2:	3508      	adds	r5, #8
 800ccd4:	e762      	b.n	800cb9c <_dtoa_r+0x39c>
 800ccd6:	2602      	movs	r6, #2
 800ccd8:	e765      	b.n	800cba6 <_dtoa_r+0x3a6>
 800ccda:	9c08      	ldr	r4, [sp, #32]
 800ccdc:	46b8      	mov	r8, r7
 800ccde:	e784      	b.n	800cbea <_dtoa_r+0x3ea>
 800cce0:	4b27      	ldr	r3, [pc, #156]	@ (800cd80 <_dtoa_r+0x580>)
 800cce2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cce4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cce8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ccec:	4454      	add	r4, sl
 800ccee:	2900      	cmp	r1, #0
 800ccf0:	d054      	beq.n	800cd9c <_dtoa_r+0x59c>
 800ccf2:	4929      	ldr	r1, [pc, #164]	@ (800cd98 <_dtoa_r+0x598>)
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	f7f3 fd91 	bl	800081c <__aeabi_ddiv>
 800ccfa:	4633      	mov	r3, r6
 800ccfc:	462a      	mov	r2, r5
 800ccfe:	f7f3 faab 	bl	8000258 <__aeabi_dsub>
 800cd02:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cd06:	4656      	mov	r6, sl
 800cd08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd0c:	f7f3 ff0c 	bl	8000b28 <__aeabi_d2iz>
 800cd10:	4605      	mov	r5, r0
 800cd12:	f7f3 fbef 	bl	80004f4 <__aeabi_i2d>
 800cd16:	4602      	mov	r2, r0
 800cd18:	460b      	mov	r3, r1
 800cd1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd1e:	f7f3 fa9b 	bl	8000258 <__aeabi_dsub>
 800cd22:	3530      	adds	r5, #48	@ 0x30
 800cd24:	4602      	mov	r2, r0
 800cd26:	460b      	mov	r3, r1
 800cd28:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cd2c:	f806 5b01 	strb.w	r5, [r6], #1
 800cd30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd34:	f7f3 feba 	bl	8000aac <__aeabi_dcmplt>
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	d172      	bne.n	800ce22 <_dtoa_r+0x622>
 800cd3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd40:	4911      	ldr	r1, [pc, #68]	@ (800cd88 <_dtoa_r+0x588>)
 800cd42:	2000      	movs	r0, #0
 800cd44:	f7f3 fa88 	bl	8000258 <__aeabi_dsub>
 800cd48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd4c:	f7f3 feae 	bl	8000aac <__aeabi_dcmplt>
 800cd50:	2800      	cmp	r0, #0
 800cd52:	f040 80b4 	bne.w	800cebe <_dtoa_r+0x6be>
 800cd56:	42a6      	cmp	r6, r4
 800cd58:	f43f af70 	beq.w	800cc3c <_dtoa_r+0x43c>
 800cd5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cd60:	4b0a      	ldr	r3, [pc, #40]	@ (800cd8c <_dtoa_r+0x58c>)
 800cd62:	2200      	movs	r2, #0
 800cd64:	f7f3 fc30 	bl	80005c8 <__aeabi_dmul>
 800cd68:	4b08      	ldr	r3, [pc, #32]	@ (800cd8c <_dtoa_r+0x58c>)
 800cd6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cd6e:	2200      	movs	r2, #0
 800cd70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd74:	f7f3 fc28 	bl	80005c8 <__aeabi_dmul>
 800cd78:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cd7c:	e7c4      	b.n	800cd08 <_dtoa_r+0x508>
 800cd7e:	bf00      	nop
 800cd80:	08010158 	.word	0x08010158
 800cd84:	08010130 	.word	0x08010130
 800cd88:	3ff00000 	.word	0x3ff00000
 800cd8c:	40240000 	.word	0x40240000
 800cd90:	401c0000 	.word	0x401c0000
 800cd94:	40140000 	.word	0x40140000
 800cd98:	3fe00000 	.word	0x3fe00000
 800cd9c:	4631      	mov	r1, r6
 800cd9e:	4628      	mov	r0, r5
 800cda0:	f7f3 fc12 	bl	80005c8 <__aeabi_dmul>
 800cda4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cda8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cdaa:	4656      	mov	r6, sl
 800cdac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdb0:	f7f3 feba 	bl	8000b28 <__aeabi_d2iz>
 800cdb4:	4605      	mov	r5, r0
 800cdb6:	f7f3 fb9d 	bl	80004f4 <__aeabi_i2d>
 800cdba:	4602      	mov	r2, r0
 800cdbc:	460b      	mov	r3, r1
 800cdbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdc2:	f7f3 fa49 	bl	8000258 <__aeabi_dsub>
 800cdc6:	3530      	adds	r5, #48	@ 0x30
 800cdc8:	f806 5b01 	strb.w	r5, [r6], #1
 800cdcc:	4602      	mov	r2, r0
 800cdce:	460b      	mov	r3, r1
 800cdd0:	42a6      	cmp	r6, r4
 800cdd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cdd6:	f04f 0200 	mov.w	r2, #0
 800cdda:	d124      	bne.n	800ce26 <_dtoa_r+0x626>
 800cddc:	4baf      	ldr	r3, [pc, #700]	@ (800d09c <_dtoa_r+0x89c>)
 800cdde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cde2:	f7f3 fa3b 	bl	800025c <__adddf3>
 800cde6:	4602      	mov	r2, r0
 800cde8:	460b      	mov	r3, r1
 800cdea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdee:	f7f3 fe7b 	bl	8000ae8 <__aeabi_dcmpgt>
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	d163      	bne.n	800cebe <_dtoa_r+0x6be>
 800cdf6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cdfa:	49a8      	ldr	r1, [pc, #672]	@ (800d09c <_dtoa_r+0x89c>)
 800cdfc:	2000      	movs	r0, #0
 800cdfe:	f7f3 fa2b 	bl	8000258 <__aeabi_dsub>
 800ce02:	4602      	mov	r2, r0
 800ce04:	460b      	mov	r3, r1
 800ce06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce0a:	f7f3 fe4f 	bl	8000aac <__aeabi_dcmplt>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	f43f af14 	beq.w	800cc3c <_dtoa_r+0x43c>
 800ce14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ce16:	1e73      	subs	r3, r6, #1
 800ce18:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ce1e:	2b30      	cmp	r3, #48	@ 0x30
 800ce20:	d0f8      	beq.n	800ce14 <_dtoa_r+0x614>
 800ce22:	4647      	mov	r7, r8
 800ce24:	e03b      	b.n	800ce9e <_dtoa_r+0x69e>
 800ce26:	4b9e      	ldr	r3, [pc, #632]	@ (800d0a0 <_dtoa_r+0x8a0>)
 800ce28:	f7f3 fbce 	bl	80005c8 <__aeabi_dmul>
 800ce2c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ce30:	e7bc      	b.n	800cdac <_dtoa_r+0x5ac>
 800ce32:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800ce36:	4656      	mov	r6, sl
 800ce38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce3c:	4620      	mov	r0, r4
 800ce3e:	4629      	mov	r1, r5
 800ce40:	f7f3 fcec 	bl	800081c <__aeabi_ddiv>
 800ce44:	f7f3 fe70 	bl	8000b28 <__aeabi_d2iz>
 800ce48:	4680      	mov	r8, r0
 800ce4a:	f7f3 fb53 	bl	80004f4 <__aeabi_i2d>
 800ce4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce52:	f7f3 fbb9 	bl	80005c8 <__aeabi_dmul>
 800ce56:	4602      	mov	r2, r0
 800ce58:	460b      	mov	r3, r1
 800ce5a:	4620      	mov	r0, r4
 800ce5c:	4629      	mov	r1, r5
 800ce5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ce62:	f7f3 f9f9 	bl	8000258 <__aeabi_dsub>
 800ce66:	f806 4b01 	strb.w	r4, [r6], #1
 800ce6a:	9d08      	ldr	r5, [sp, #32]
 800ce6c:	eba6 040a 	sub.w	r4, r6, sl
 800ce70:	42a5      	cmp	r5, r4
 800ce72:	4602      	mov	r2, r0
 800ce74:	460b      	mov	r3, r1
 800ce76:	d133      	bne.n	800cee0 <_dtoa_r+0x6e0>
 800ce78:	f7f3 f9f0 	bl	800025c <__adddf3>
 800ce7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce80:	4604      	mov	r4, r0
 800ce82:	460d      	mov	r5, r1
 800ce84:	f7f3 fe30 	bl	8000ae8 <__aeabi_dcmpgt>
 800ce88:	b9c0      	cbnz	r0, 800cebc <_dtoa_r+0x6bc>
 800ce8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce8e:	4620      	mov	r0, r4
 800ce90:	4629      	mov	r1, r5
 800ce92:	f7f3 fe01 	bl	8000a98 <__aeabi_dcmpeq>
 800ce96:	b110      	cbz	r0, 800ce9e <_dtoa_r+0x69e>
 800ce98:	f018 0f01 	tst.w	r8, #1
 800ce9c:	d10e      	bne.n	800cebc <_dtoa_r+0x6bc>
 800ce9e:	9903      	ldr	r1, [sp, #12]
 800cea0:	4648      	mov	r0, r9
 800cea2:	f000 fbbd 	bl	800d620 <_Bfree>
 800cea6:	2300      	movs	r3, #0
 800cea8:	7033      	strb	r3, [r6, #0]
 800ceaa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ceac:	3701      	adds	r7, #1
 800ceae:	601f      	str	r7, [r3, #0]
 800ceb0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	f000 824b 	beq.w	800d34e <_dtoa_r+0xb4e>
 800ceb8:	601e      	str	r6, [r3, #0]
 800ceba:	e248      	b.n	800d34e <_dtoa_r+0xb4e>
 800cebc:	46b8      	mov	r8, r7
 800cebe:	4633      	mov	r3, r6
 800cec0:	461e      	mov	r6, r3
 800cec2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cec6:	2a39      	cmp	r2, #57	@ 0x39
 800cec8:	d106      	bne.n	800ced8 <_dtoa_r+0x6d8>
 800ceca:	459a      	cmp	sl, r3
 800cecc:	d1f8      	bne.n	800cec0 <_dtoa_r+0x6c0>
 800cece:	2230      	movs	r2, #48	@ 0x30
 800ced0:	f108 0801 	add.w	r8, r8, #1
 800ced4:	f88a 2000 	strb.w	r2, [sl]
 800ced8:	781a      	ldrb	r2, [r3, #0]
 800ceda:	3201      	adds	r2, #1
 800cedc:	701a      	strb	r2, [r3, #0]
 800cede:	e7a0      	b.n	800ce22 <_dtoa_r+0x622>
 800cee0:	4b6f      	ldr	r3, [pc, #444]	@ (800d0a0 <_dtoa_r+0x8a0>)
 800cee2:	2200      	movs	r2, #0
 800cee4:	f7f3 fb70 	bl	80005c8 <__aeabi_dmul>
 800cee8:	2200      	movs	r2, #0
 800ceea:	2300      	movs	r3, #0
 800ceec:	4604      	mov	r4, r0
 800ceee:	460d      	mov	r5, r1
 800cef0:	f7f3 fdd2 	bl	8000a98 <__aeabi_dcmpeq>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	d09f      	beq.n	800ce38 <_dtoa_r+0x638>
 800cef8:	e7d1      	b.n	800ce9e <_dtoa_r+0x69e>
 800cefa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cefc:	2a00      	cmp	r2, #0
 800cefe:	f000 80ea 	beq.w	800d0d6 <_dtoa_r+0x8d6>
 800cf02:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cf04:	2a01      	cmp	r2, #1
 800cf06:	f300 80cd 	bgt.w	800d0a4 <_dtoa_r+0x8a4>
 800cf0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cf0c:	2a00      	cmp	r2, #0
 800cf0e:	f000 80c1 	beq.w	800d094 <_dtoa_r+0x894>
 800cf12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cf16:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cf18:	9e04      	ldr	r6, [sp, #16]
 800cf1a:	9a04      	ldr	r2, [sp, #16]
 800cf1c:	441a      	add	r2, r3
 800cf1e:	9204      	str	r2, [sp, #16]
 800cf20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf22:	2101      	movs	r1, #1
 800cf24:	441a      	add	r2, r3
 800cf26:	4648      	mov	r0, r9
 800cf28:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf2a:	f000 fc2d 	bl	800d788 <__i2b>
 800cf2e:	4605      	mov	r5, r0
 800cf30:	b166      	cbz	r6, 800cf4c <_dtoa_r+0x74c>
 800cf32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	dd09      	ble.n	800cf4c <_dtoa_r+0x74c>
 800cf38:	42b3      	cmp	r3, r6
 800cf3a:	9a04      	ldr	r2, [sp, #16]
 800cf3c:	bfa8      	it	ge
 800cf3e:	4633      	movge	r3, r6
 800cf40:	1ad2      	subs	r2, r2, r3
 800cf42:	9204      	str	r2, [sp, #16]
 800cf44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf46:	1af6      	subs	r6, r6, r3
 800cf48:	1ad3      	subs	r3, r2, r3
 800cf4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf4e:	b30b      	cbz	r3, 800cf94 <_dtoa_r+0x794>
 800cf50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	f000 80c6 	beq.w	800d0e4 <_dtoa_r+0x8e4>
 800cf58:	2c00      	cmp	r4, #0
 800cf5a:	f000 80c0 	beq.w	800d0de <_dtoa_r+0x8de>
 800cf5e:	4629      	mov	r1, r5
 800cf60:	4622      	mov	r2, r4
 800cf62:	4648      	mov	r0, r9
 800cf64:	f000 fcc8 	bl	800d8f8 <__pow5mult>
 800cf68:	9a03      	ldr	r2, [sp, #12]
 800cf6a:	4601      	mov	r1, r0
 800cf6c:	4605      	mov	r5, r0
 800cf6e:	4648      	mov	r0, r9
 800cf70:	f000 fc20 	bl	800d7b4 <__multiply>
 800cf74:	9903      	ldr	r1, [sp, #12]
 800cf76:	4680      	mov	r8, r0
 800cf78:	4648      	mov	r0, r9
 800cf7a:	f000 fb51 	bl	800d620 <_Bfree>
 800cf7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf80:	1b1b      	subs	r3, r3, r4
 800cf82:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf84:	f000 80b1 	beq.w	800d0ea <_dtoa_r+0x8ea>
 800cf88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf8a:	4641      	mov	r1, r8
 800cf8c:	4648      	mov	r0, r9
 800cf8e:	f000 fcb3 	bl	800d8f8 <__pow5mult>
 800cf92:	9003      	str	r0, [sp, #12]
 800cf94:	2101      	movs	r1, #1
 800cf96:	4648      	mov	r0, r9
 800cf98:	f000 fbf6 	bl	800d788 <__i2b>
 800cf9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf9e:	4604      	mov	r4, r0
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	f000 81d8 	beq.w	800d356 <_dtoa_r+0xb56>
 800cfa6:	461a      	mov	r2, r3
 800cfa8:	4601      	mov	r1, r0
 800cfaa:	4648      	mov	r0, r9
 800cfac:	f000 fca4 	bl	800d8f8 <__pow5mult>
 800cfb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cfb2:	2b01      	cmp	r3, #1
 800cfb4:	4604      	mov	r4, r0
 800cfb6:	f300 809f 	bgt.w	800d0f8 <_dtoa_r+0x8f8>
 800cfba:	9b06      	ldr	r3, [sp, #24]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	f040 8097 	bne.w	800d0f0 <_dtoa_r+0x8f0>
 800cfc2:	9b07      	ldr	r3, [sp, #28]
 800cfc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f040 8093 	bne.w	800d0f4 <_dtoa_r+0x8f4>
 800cfce:	9b07      	ldr	r3, [sp, #28]
 800cfd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cfd4:	0d1b      	lsrs	r3, r3, #20
 800cfd6:	051b      	lsls	r3, r3, #20
 800cfd8:	b133      	cbz	r3, 800cfe8 <_dtoa_r+0x7e8>
 800cfda:	9b04      	ldr	r3, [sp, #16]
 800cfdc:	3301      	adds	r3, #1
 800cfde:	9304      	str	r3, [sp, #16]
 800cfe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	f000 81b8 	beq.w	800d362 <_dtoa_r+0xb62>
 800cff2:	6923      	ldr	r3, [r4, #16]
 800cff4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cff8:	6918      	ldr	r0, [r3, #16]
 800cffa:	f000 fb79 	bl	800d6f0 <__hi0bits>
 800cffe:	f1c0 0020 	rsb	r0, r0, #32
 800d002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d004:	4418      	add	r0, r3
 800d006:	f010 001f 	ands.w	r0, r0, #31
 800d00a:	f000 8082 	beq.w	800d112 <_dtoa_r+0x912>
 800d00e:	f1c0 0320 	rsb	r3, r0, #32
 800d012:	2b04      	cmp	r3, #4
 800d014:	dd73      	ble.n	800d0fe <_dtoa_r+0x8fe>
 800d016:	9b04      	ldr	r3, [sp, #16]
 800d018:	f1c0 001c 	rsb	r0, r0, #28
 800d01c:	4403      	add	r3, r0
 800d01e:	9304      	str	r3, [sp, #16]
 800d020:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d022:	4403      	add	r3, r0
 800d024:	4406      	add	r6, r0
 800d026:	9309      	str	r3, [sp, #36]	@ 0x24
 800d028:	9b04      	ldr	r3, [sp, #16]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	dd05      	ble.n	800d03a <_dtoa_r+0x83a>
 800d02e:	9903      	ldr	r1, [sp, #12]
 800d030:	461a      	mov	r2, r3
 800d032:	4648      	mov	r0, r9
 800d034:	f000 fcba 	bl	800d9ac <__lshift>
 800d038:	9003      	str	r0, [sp, #12]
 800d03a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	dd05      	ble.n	800d04c <_dtoa_r+0x84c>
 800d040:	4621      	mov	r1, r4
 800d042:	461a      	mov	r2, r3
 800d044:	4648      	mov	r0, r9
 800d046:	f000 fcb1 	bl	800d9ac <__lshift>
 800d04a:	4604      	mov	r4, r0
 800d04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d061      	beq.n	800d116 <_dtoa_r+0x916>
 800d052:	9803      	ldr	r0, [sp, #12]
 800d054:	4621      	mov	r1, r4
 800d056:	f000 fd15 	bl	800da84 <__mcmp>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	da5b      	bge.n	800d116 <_dtoa_r+0x916>
 800d05e:	2300      	movs	r3, #0
 800d060:	9903      	ldr	r1, [sp, #12]
 800d062:	220a      	movs	r2, #10
 800d064:	4648      	mov	r0, r9
 800d066:	f000 fafd 	bl	800d664 <__multadd>
 800d06a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d06c:	9003      	str	r0, [sp, #12]
 800d06e:	f107 38ff 	add.w	r8, r7, #4294967295
 800d072:	2b00      	cmp	r3, #0
 800d074:	f000 8177 	beq.w	800d366 <_dtoa_r+0xb66>
 800d078:	4629      	mov	r1, r5
 800d07a:	2300      	movs	r3, #0
 800d07c:	220a      	movs	r2, #10
 800d07e:	4648      	mov	r0, r9
 800d080:	f000 faf0 	bl	800d664 <__multadd>
 800d084:	f1bb 0f00 	cmp.w	fp, #0
 800d088:	4605      	mov	r5, r0
 800d08a:	dc6f      	bgt.n	800d16c <_dtoa_r+0x96c>
 800d08c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d08e:	2b02      	cmp	r3, #2
 800d090:	dc49      	bgt.n	800d126 <_dtoa_r+0x926>
 800d092:	e06b      	b.n	800d16c <_dtoa_r+0x96c>
 800d094:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d096:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d09a:	e73c      	b.n	800cf16 <_dtoa_r+0x716>
 800d09c:	3fe00000 	.word	0x3fe00000
 800d0a0:	40240000 	.word	0x40240000
 800d0a4:	9b08      	ldr	r3, [sp, #32]
 800d0a6:	1e5c      	subs	r4, r3, #1
 800d0a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0aa:	42a3      	cmp	r3, r4
 800d0ac:	db09      	blt.n	800d0c2 <_dtoa_r+0x8c2>
 800d0ae:	1b1c      	subs	r4, r3, r4
 800d0b0:	9b08      	ldr	r3, [sp, #32]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	f6bf af30 	bge.w	800cf18 <_dtoa_r+0x718>
 800d0b8:	9b04      	ldr	r3, [sp, #16]
 800d0ba:	9a08      	ldr	r2, [sp, #32]
 800d0bc:	1a9e      	subs	r6, r3, r2
 800d0be:	2300      	movs	r3, #0
 800d0c0:	e72b      	b.n	800cf1a <_dtoa_r+0x71a>
 800d0c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0c6:	940a      	str	r4, [sp, #40]	@ 0x28
 800d0c8:	1ae3      	subs	r3, r4, r3
 800d0ca:	441a      	add	r2, r3
 800d0cc:	9e04      	ldr	r6, [sp, #16]
 800d0ce:	9b08      	ldr	r3, [sp, #32]
 800d0d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d0d2:	2400      	movs	r4, #0
 800d0d4:	e721      	b.n	800cf1a <_dtoa_r+0x71a>
 800d0d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d0d8:	9e04      	ldr	r6, [sp, #16]
 800d0da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d0dc:	e728      	b.n	800cf30 <_dtoa_r+0x730>
 800d0de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d0e2:	e751      	b.n	800cf88 <_dtoa_r+0x788>
 800d0e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d0e6:	9903      	ldr	r1, [sp, #12]
 800d0e8:	e750      	b.n	800cf8c <_dtoa_r+0x78c>
 800d0ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0ee:	e751      	b.n	800cf94 <_dtoa_r+0x794>
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	e779      	b.n	800cfe8 <_dtoa_r+0x7e8>
 800d0f4:	9b06      	ldr	r3, [sp, #24]
 800d0f6:	e777      	b.n	800cfe8 <_dtoa_r+0x7e8>
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0fc:	e779      	b.n	800cff2 <_dtoa_r+0x7f2>
 800d0fe:	d093      	beq.n	800d028 <_dtoa_r+0x828>
 800d100:	9a04      	ldr	r2, [sp, #16]
 800d102:	331c      	adds	r3, #28
 800d104:	441a      	add	r2, r3
 800d106:	9204      	str	r2, [sp, #16]
 800d108:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d10a:	441a      	add	r2, r3
 800d10c:	441e      	add	r6, r3
 800d10e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d110:	e78a      	b.n	800d028 <_dtoa_r+0x828>
 800d112:	4603      	mov	r3, r0
 800d114:	e7f4      	b.n	800d100 <_dtoa_r+0x900>
 800d116:	9b08      	ldr	r3, [sp, #32]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	46b8      	mov	r8, r7
 800d11c:	dc20      	bgt.n	800d160 <_dtoa_r+0x960>
 800d11e:	469b      	mov	fp, r3
 800d120:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d122:	2b02      	cmp	r3, #2
 800d124:	dd1e      	ble.n	800d164 <_dtoa_r+0x964>
 800d126:	f1bb 0f00 	cmp.w	fp, #0
 800d12a:	f47f adb1 	bne.w	800cc90 <_dtoa_r+0x490>
 800d12e:	4621      	mov	r1, r4
 800d130:	465b      	mov	r3, fp
 800d132:	2205      	movs	r2, #5
 800d134:	4648      	mov	r0, r9
 800d136:	f000 fa95 	bl	800d664 <__multadd>
 800d13a:	4601      	mov	r1, r0
 800d13c:	4604      	mov	r4, r0
 800d13e:	9803      	ldr	r0, [sp, #12]
 800d140:	f000 fca0 	bl	800da84 <__mcmp>
 800d144:	2800      	cmp	r0, #0
 800d146:	f77f ada3 	ble.w	800cc90 <_dtoa_r+0x490>
 800d14a:	4656      	mov	r6, sl
 800d14c:	2331      	movs	r3, #49	@ 0x31
 800d14e:	f806 3b01 	strb.w	r3, [r6], #1
 800d152:	f108 0801 	add.w	r8, r8, #1
 800d156:	e59f      	b.n	800cc98 <_dtoa_r+0x498>
 800d158:	9c08      	ldr	r4, [sp, #32]
 800d15a:	46b8      	mov	r8, r7
 800d15c:	4625      	mov	r5, r4
 800d15e:	e7f4      	b.n	800d14a <_dtoa_r+0x94a>
 800d160:	f8dd b020 	ldr.w	fp, [sp, #32]
 800d164:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d166:	2b00      	cmp	r3, #0
 800d168:	f000 8101 	beq.w	800d36e <_dtoa_r+0xb6e>
 800d16c:	2e00      	cmp	r6, #0
 800d16e:	dd05      	ble.n	800d17c <_dtoa_r+0x97c>
 800d170:	4629      	mov	r1, r5
 800d172:	4632      	mov	r2, r6
 800d174:	4648      	mov	r0, r9
 800d176:	f000 fc19 	bl	800d9ac <__lshift>
 800d17a:	4605      	mov	r5, r0
 800d17c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d05c      	beq.n	800d23c <_dtoa_r+0xa3c>
 800d182:	6869      	ldr	r1, [r5, #4]
 800d184:	4648      	mov	r0, r9
 800d186:	f000 fa0b 	bl	800d5a0 <_Balloc>
 800d18a:	4606      	mov	r6, r0
 800d18c:	b928      	cbnz	r0, 800d19a <_dtoa_r+0x99a>
 800d18e:	4b82      	ldr	r3, [pc, #520]	@ (800d398 <_dtoa_r+0xb98>)
 800d190:	4602      	mov	r2, r0
 800d192:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d196:	f7ff bb47 	b.w	800c828 <_dtoa_r+0x28>
 800d19a:	692a      	ldr	r2, [r5, #16]
 800d19c:	3202      	adds	r2, #2
 800d19e:	0092      	lsls	r2, r2, #2
 800d1a0:	f105 010c 	add.w	r1, r5, #12
 800d1a4:	300c      	adds	r0, #12
 800d1a6:	f7ff fa94 	bl	800c6d2 <memcpy>
 800d1aa:	2201      	movs	r2, #1
 800d1ac:	4631      	mov	r1, r6
 800d1ae:	4648      	mov	r0, r9
 800d1b0:	f000 fbfc 	bl	800d9ac <__lshift>
 800d1b4:	f10a 0301 	add.w	r3, sl, #1
 800d1b8:	9304      	str	r3, [sp, #16]
 800d1ba:	eb0a 030b 	add.w	r3, sl, fp
 800d1be:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1c0:	9b06      	ldr	r3, [sp, #24]
 800d1c2:	f003 0301 	and.w	r3, r3, #1
 800d1c6:	462f      	mov	r7, r5
 800d1c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ca:	4605      	mov	r5, r0
 800d1cc:	9b04      	ldr	r3, [sp, #16]
 800d1ce:	9803      	ldr	r0, [sp, #12]
 800d1d0:	4621      	mov	r1, r4
 800d1d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800d1d6:	f7ff fa8a 	bl	800c6ee <quorem>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	3330      	adds	r3, #48	@ 0x30
 800d1de:	9006      	str	r0, [sp, #24]
 800d1e0:	4639      	mov	r1, r7
 800d1e2:	9803      	ldr	r0, [sp, #12]
 800d1e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1e6:	f000 fc4d 	bl	800da84 <__mcmp>
 800d1ea:	462a      	mov	r2, r5
 800d1ec:	9008      	str	r0, [sp, #32]
 800d1ee:	4621      	mov	r1, r4
 800d1f0:	4648      	mov	r0, r9
 800d1f2:	f000 fc63 	bl	800dabc <__mdiff>
 800d1f6:	68c2      	ldr	r2, [r0, #12]
 800d1f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1fa:	4606      	mov	r6, r0
 800d1fc:	bb02      	cbnz	r2, 800d240 <_dtoa_r+0xa40>
 800d1fe:	4601      	mov	r1, r0
 800d200:	9803      	ldr	r0, [sp, #12]
 800d202:	f000 fc3f 	bl	800da84 <__mcmp>
 800d206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d208:	4602      	mov	r2, r0
 800d20a:	4631      	mov	r1, r6
 800d20c:	4648      	mov	r0, r9
 800d20e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800d212:	f000 fa05 	bl	800d620 <_Bfree>
 800d216:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d218:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d21a:	9e04      	ldr	r6, [sp, #16]
 800d21c:	ea42 0103 	orr.w	r1, r2, r3
 800d220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d222:	4319      	orrs	r1, r3
 800d224:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d226:	d10d      	bne.n	800d244 <_dtoa_r+0xa44>
 800d228:	2b39      	cmp	r3, #57	@ 0x39
 800d22a:	d027      	beq.n	800d27c <_dtoa_r+0xa7c>
 800d22c:	9a08      	ldr	r2, [sp, #32]
 800d22e:	2a00      	cmp	r2, #0
 800d230:	dd01      	ble.n	800d236 <_dtoa_r+0xa36>
 800d232:	9b06      	ldr	r3, [sp, #24]
 800d234:	3331      	adds	r3, #49	@ 0x31
 800d236:	f88b 3000 	strb.w	r3, [fp]
 800d23a:	e52e      	b.n	800cc9a <_dtoa_r+0x49a>
 800d23c:	4628      	mov	r0, r5
 800d23e:	e7b9      	b.n	800d1b4 <_dtoa_r+0x9b4>
 800d240:	2201      	movs	r2, #1
 800d242:	e7e2      	b.n	800d20a <_dtoa_r+0xa0a>
 800d244:	9908      	ldr	r1, [sp, #32]
 800d246:	2900      	cmp	r1, #0
 800d248:	db04      	blt.n	800d254 <_dtoa_r+0xa54>
 800d24a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d24c:	4301      	orrs	r1, r0
 800d24e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d250:	4301      	orrs	r1, r0
 800d252:	d120      	bne.n	800d296 <_dtoa_r+0xa96>
 800d254:	2a00      	cmp	r2, #0
 800d256:	ddee      	ble.n	800d236 <_dtoa_r+0xa36>
 800d258:	9903      	ldr	r1, [sp, #12]
 800d25a:	9304      	str	r3, [sp, #16]
 800d25c:	2201      	movs	r2, #1
 800d25e:	4648      	mov	r0, r9
 800d260:	f000 fba4 	bl	800d9ac <__lshift>
 800d264:	4621      	mov	r1, r4
 800d266:	9003      	str	r0, [sp, #12]
 800d268:	f000 fc0c 	bl	800da84 <__mcmp>
 800d26c:	2800      	cmp	r0, #0
 800d26e:	9b04      	ldr	r3, [sp, #16]
 800d270:	dc02      	bgt.n	800d278 <_dtoa_r+0xa78>
 800d272:	d1e0      	bne.n	800d236 <_dtoa_r+0xa36>
 800d274:	07da      	lsls	r2, r3, #31
 800d276:	d5de      	bpl.n	800d236 <_dtoa_r+0xa36>
 800d278:	2b39      	cmp	r3, #57	@ 0x39
 800d27a:	d1da      	bne.n	800d232 <_dtoa_r+0xa32>
 800d27c:	2339      	movs	r3, #57	@ 0x39
 800d27e:	f88b 3000 	strb.w	r3, [fp]
 800d282:	4633      	mov	r3, r6
 800d284:	461e      	mov	r6, r3
 800d286:	3b01      	subs	r3, #1
 800d288:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d28c:	2a39      	cmp	r2, #57	@ 0x39
 800d28e:	d04e      	beq.n	800d32e <_dtoa_r+0xb2e>
 800d290:	3201      	adds	r2, #1
 800d292:	701a      	strb	r2, [r3, #0]
 800d294:	e501      	b.n	800cc9a <_dtoa_r+0x49a>
 800d296:	2a00      	cmp	r2, #0
 800d298:	dd03      	ble.n	800d2a2 <_dtoa_r+0xaa2>
 800d29a:	2b39      	cmp	r3, #57	@ 0x39
 800d29c:	d0ee      	beq.n	800d27c <_dtoa_r+0xa7c>
 800d29e:	3301      	adds	r3, #1
 800d2a0:	e7c9      	b.n	800d236 <_dtoa_r+0xa36>
 800d2a2:	9a04      	ldr	r2, [sp, #16]
 800d2a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d2aa:	428a      	cmp	r2, r1
 800d2ac:	d028      	beq.n	800d300 <_dtoa_r+0xb00>
 800d2ae:	9903      	ldr	r1, [sp, #12]
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	220a      	movs	r2, #10
 800d2b4:	4648      	mov	r0, r9
 800d2b6:	f000 f9d5 	bl	800d664 <__multadd>
 800d2ba:	42af      	cmp	r7, r5
 800d2bc:	9003      	str	r0, [sp, #12]
 800d2be:	f04f 0300 	mov.w	r3, #0
 800d2c2:	f04f 020a 	mov.w	r2, #10
 800d2c6:	4639      	mov	r1, r7
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	d107      	bne.n	800d2dc <_dtoa_r+0xadc>
 800d2cc:	f000 f9ca 	bl	800d664 <__multadd>
 800d2d0:	4607      	mov	r7, r0
 800d2d2:	4605      	mov	r5, r0
 800d2d4:	9b04      	ldr	r3, [sp, #16]
 800d2d6:	3301      	adds	r3, #1
 800d2d8:	9304      	str	r3, [sp, #16]
 800d2da:	e777      	b.n	800d1cc <_dtoa_r+0x9cc>
 800d2dc:	f000 f9c2 	bl	800d664 <__multadd>
 800d2e0:	4629      	mov	r1, r5
 800d2e2:	4607      	mov	r7, r0
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	220a      	movs	r2, #10
 800d2e8:	4648      	mov	r0, r9
 800d2ea:	f000 f9bb 	bl	800d664 <__multadd>
 800d2ee:	4605      	mov	r5, r0
 800d2f0:	e7f0      	b.n	800d2d4 <_dtoa_r+0xad4>
 800d2f2:	f1bb 0f00 	cmp.w	fp, #0
 800d2f6:	bfcc      	ite	gt
 800d2f8:	465e      	movgt	r6, fp
 800d2fa:	2601      	movle	r6, #1
 800d2fc:	4456      	add	r6, sl
 800d2fe:	2700      	movs	r7, #0
 800d300:	9903      	ldr	r1, [sp, #12]
 800d302:	9304      	str	r3, [sp, #16]
 800d304:	2201      	movs	r2, #1
 800d306:	4648      	mov	r0, r9
 800d308:	f000 fb50 	bl	800d9ac <__lshift>
 800d30c:	4621      	mov	r1, r4
 800d30e:	9003      	str	r0, [sp, #12]
 800d310:	f000 fbb8 	bl	800da84 <__mcmp>
 800d314:	2800      	cmp	r0, #0
 800d316:	dcb4      	bgt.n	800d282 <_dtoa_r+0xa82>
 800d318:	d102      	bne.n	800d320 <_dtoa_r+0xb20>
 800d31a:	9b04      	ldr	r3, [sp, #16]
 800d31c:	07db      	lsls	r3, r3, #31
 800d31e:	d4b0      	bmi.n	800d282 <_dtoa_r+0xa82>
 800d320:	4633      	mov	r3, r6
 800d322:	461e      	mov	r6, r3
 800d324:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d328:	2a30      	cmp	r2, #48	@ 0x30
 800d32a:	d0fa      	beq.n	800d322 <_dtoa_r+0xb22>
 800d32c:	e4b5      	b.n	800cc9a <_dtoa_r+0x49a>
 800d32e:	459a      	cmp	sl, r3
 800d330:	d1a8      	bne.n	800d284 <_dtoa_r+0xa84>
 800d332:	2331      	movs	r3, #49	@ 0x31
 800d334:	f108 0801 	add.w	r8, r8, #1
 800d338:	f88a 3000 	strb.w	r3, [sl]
 800d33c:	e4ad      	b.n	800cc9a <_dtoa_r+0x49a>
 800d33e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d340:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d39c <_dtoa_r+0xb9c>
 800d344:	b11b      	cbz	r3, 800d34e <_dtoa_r+0xb4e>
 800d346:	f10a 0308 	add.w	r3, sl, #8
 800d34a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d34c:	6013      	str	r3, [r2, #0]
 800d34e:	4650      	mov	r0, sl
 800d350:	b017      	add	sp, #92	@ 0x5c
 800d352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d356:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d358:	2b01      	cmp	r3, #1
 800d35a:	f77f ae2e 	ble.w	800cfba <_dtoa_r+0x7ba>
 800d35e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d360:	930a      	str	r3, [sp, #40]	@ 0x28
 800d362:	2001      	movs	r0, #1
 800d364:	e64d      	b.n	800d002 <_dtoa_r+0x802>
 800d366:	f1bb 0f00 	cmp.w	fp, #0
 800d36a:	f77f aed9 	ble.w	800d120 <_dtoa_r+0x920>
 800d36e:	4656      	mov	r6, sl
 800d370:	9803      	ldr	r0, [sp, #12]
 800d372:	4621      	mov	r1, r4
 800d374:	f7ff f9bb 	bl	800c6ee <quorem>
 800d378:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d37c:	f806 3b01 	strb.w	r3, [r6], #1
 800d380:	eba6 020a 	sub.w	r2, r6, sl
 800d384:	4593      	cmp	fp, r2
 800d386:	ddb4      	ble.n	800d2f2 <_dtoa_r+0xaf2>
 800d388:	9903      	ldr	r1, [sp, #12]
 800d38a:	2300      	movs	r3, #0
 800d38c:	220a      	movs	r2, #10
 800d38e:	4648      	mov	r0, r9
 800d390:	f000 f968 	bl	800d664 <__multadd>
 800d394:	9003      	str	r0, [sp, #12]
 800d396:	e7eb      	b.n	800d370 <_dtoa_r+0xb70>
 800d398:	0800fcc4 	.word	0x0800fcc4
 800d39c:	0800fc48 	.word	0x0800fc48

0800d3a0 <_free_r>:
 800d3a0:	b538      	push	{r3, r4, r5, lr}
 800d3a2:	4605      	mov	r5, r0
 800d3a4:	2900      	cmp	r1, #0
 800d3a6:	d041      	beq.n	800d42c <_free_r+0x8c>
 800d3a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3ac:	1f0c      	subs	r4, r1, #4
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	bfb8      	it	lt
 800d3b2:	18e4      	addlt	r4, r4, r3
 800d3b4:	f000 f8e8 	bl	800d588 <__malloc_lock>
 800d3b8:	4a1d      	ldr	r2, [pc, #116]	@ (800d430 <_free_r+0x90>)
 800d3ba:	6813      	ldr	r3, [r2, #0]
 800d3bc:	b933      	cbnz	r3, 800d3cc <_free_r+0x2c>
 800d3be:	6063      	str	r3, [r4, #4]
 800d3c0:	6014      	str	r4, [r2, #0]
 800d3c2:	4628      	mov	r0, r5
 800d3c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3c8:	f000 b8e4 	b.w	800d594 <__malloc_unlock>
 800d3cc:	42a3      	cmp	r3, r4
 800d3ce:	d908      	bls.n	800d3e2 <_free_r+0x42>
 800d3d0:	6820      	ldr	r0, [r4, #0]
 800d3d2:	1821      	adds	r1, r4, r0
 800d3d4:	428b      	cmp	r3, r1
 800d3d6:	bf01      	itttt	eq
 800d3d8:	6819      	ldreq	r1, [r3, #0]
 800d3da:	685b      	ldreq	r3, [r3, #4]
 800d3dc:	1809      	addeq	r1, r1, r0
 800d3de:	6021      	streq	r1, [r4, #0]
 800d3e0:	e7ed      	b.n	800d3be <_free_r+0x1e>
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	b10b      	cbz	r3, 800d3ec <_free_r+0x4c>
 800d3e8:	42a3      	cmp	r3, r4
 800d3ea:	d9fa      	bls.n	800d3e2 <_free_r+0x42>
 800d3ec:	6811      	ldr	r1, [r2, #0]
 800d3ee:	1850      	adds	r0, r2, r1
 800d3f0:	42a0      	cmp	r0, r4
 800d3f2:	d10b      	bne.n	800d40c <_free_r+0x6c>
 800d3f4:	6820      	ldr	r0, [r4, #0]
 800d3f6:	4401      	add	r1, r0
 800d3f8:	1850      	adds	r0, r2, r1
 800d3fa:	4283      	cmp	r3, r0
 800d3fc:	6011      	str	r1, [r2, #0]
 800d3fe:	d1e0      	bne.n	800d3c2 <_free_r+0x22>
 800d400:	6818      	ldr	r0, [r3, #0]
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	6053      	str	r3, [r2, #4]
 800d406:	4408      	add	r0, r1
 800d408:	6010      	str	r0, [r2, #0]
 800d40a:	e7da      	b.n	800d3c2 <_free_r+0x22>
 800d40c:	d902      	bls.n	800d414 <_free_r+0x74>
 800d40e:	230c      	movs	r3, #12
 800d410:	602b      	str	r3, [r5, #0]
 800d412:	e7d6      	b.n	800d3c2 <_free_r+0x22>
 800d414:	6820      	ldr	r0, [r4, #0]
 800d416:	1821      	adds	r1, r4, r0
 800d418:	428b      	cmp	r3, r1
 800d41a:	bf04      	itt	eq
 800d41c:	6819      	ldreq	r1, [r3, #0]
 800d41e:	685b      	ldreq	r3, [r3, #4]
 800d420:	6063      	str	r3, [r4, #4]
 800d422:	bf04      	itt	eq
 800d424:	1809      	addeq	r1, r1, r0
 800d426:	6021      	streq	r1, [r4, #0]
 800d428:	6054      	str	r4, [r2, #4]
 800d42a:	e7ca      	b.n	800d3c2 <_free_r+0x22>
 800d42c:	bd38      	pop	{r3, r4, r5, pc}
 800d42e:	bf00      	nop
 800d430:	200096cc 	.word	0x200096cc

0800d434 <malloc>:
 800d434:	4b02      	ldr	r3, [pc, #8]	@ (800d440 <malloc+0xc>)
 800d436:	4601      	mov	r1, r0
 800d438:	6818      	ldr	r0, [r3, #0]
 800d43a:	f000 b825 	b.w	800d488 <_malloc_r>
 800d43e:	bf00      	nop
 800d440:	20000098 	.word	0x20000098

0800d444 <sbrk_aligned>:
 800d444:	b570      	push	{r4, r5, r6, lr}
 800d446:	4e0f      	ldr	r6, [pc, #60]	@ (800d484 <sbrk_aligned+0x40>)
 800d448:	460c      	mov	r4, r1
 800d44a:	6831      	ldr	r1, [r6, #0]
 800d44c:	4605      	mov	r5, r0
 800d44e:	b911      	cbnz	r1, 800d456 <sbrk_aligned+0x12>
 800d450:	f000 fe38 	bl	800e0c4 <_sbrk_r>
 800d454:	6030      	str	r0, [r6, #0]
 800d456:	4621      	mov	r1, r4
 800d458:	4628      	mov	r0, r5
 800d45a:	f000 fe33 	bl	800e0c4 <_sbrk_r>
 800d45e:	1c43      	adds	r3, r0, #1
 800d460:	d103      	bne.n	800d46a <sbrk_aligned+0x26>
 800d462:	f04f 34ff 	mov.w	r4, #4294967295
 800d466:	4620      	mov	r0, r4
 800d468:	bd70      	pop	{r4, r5, r6, pc}
 800d46a:	1cc4      	adds	r4, r0, #3
 800d46c:	f024 0403 	bic.w	r4, r4, #3
 800d470:	42a0      	cmp	r0, r4
 800d472:	d0f8      	beq.n	800d466 <sbrk_aligned+0x22>
 800d474:	1a21      	subs	r1, r4, r0
 800d476:	4628      	mov	r0, r5
 800d478:	f000 fe24 	bl	800e0c4 <_sbrk_r>
 800d47c:	3001      	adds	r0, #1
 800d47e:	d1f2      	bne.n	800d466 <sbrk_aligned+0x22>
 800d480:	e7ef      	b.n	800d462 <sbrk_aligned+0x1e>
 800d482:	bf00      	nop
 800d484:	200096c8 	.word	0x200096c8

0800d488 <_malloc_r>:
 800d488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d48c:	1ccd      	adds	r5, r1, #3
 800d48e:	f025 0503 	bic.w	r5, r5, #3
 800d492:	3508      	adds	r5, #8
 800d494:	2d0c      	cmp	r5, #12
 800d496:	bf38      	it	cc
 800d498:	250c      	movcc	r5, #12
 800d49a:	2d00      	cmp	r5, #0
 800d49c:	4606      	mov	r6, r0
 800d49e:	db01      	blt.n	800d4a4 <_malloc_r+0x1c>
 800d4a0:	42a9      	cmp	r1, r5
 800d4a2:	d904      	bls.n	800d4ae <_malloc_r+0x26>
 800d4a4:	230c      	movs	r3, #12
 800d4a6:	6033      	str	r3, [r6, #0]
 800d4a8:	2000      	movs	r0, #0
 800d4aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d584 <_malloc_r+0xfc>
 800d4b2:	f000 f869 	bl	800d588 <__malloc_lock>
 800d4b6:	f8d8 3000 	ldr.w	r3, [r8]
 800d4ba:	461c      	mov	r4, r3
 800d4bc:	bb44      	cbnz	r4, 800d510 <_malloc_r+0x88>
 800d4be:	4629      	mov	r1, r5
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	f7ff ffbf 	bl	800d444 <sbrk_aligned>
 800d4c6:	1c43      	adds	r3, r0, #1
 800d4c8:	4604      	mov	r4, r0
 800d4ca:	d158      	bne.n	800d57e <_malloc_r+0xf6>
 800d4cc:	f8d8 4000 	ldr.w	r4, [r8]
 800d4d0:	4627      	mov	r7, r4
 800d4d2:	2f00      	cmp	r7, #0
 800d4d4:	d143      	bne.n	800d55e <_malloc_r+0xd6>
 800d4d6:	2c00      	cmp	r4, #0
 800d4d8:	d04b      	beq.n	800d572 <_malloc_r+0xea>
 800d4da:	6823      	ldr	r3, [r4, #0]
 800d4dc:	4639      	mov	r1, r7
 800d4de:	4630      	mov	r0, r6
 800d4e0:	eb04 0903 	add.w	r9, r4, r3
 800d4e4:	f000 fdee 	bl	800e0c4 <_sbrk_r>
 800d4e8:	4581      	cmp	r9, r0
 800d4ea:	d142      	bne.n	800d572 <_malloc_r+0xea>
 800d4ec:	6821      	ldr	r1, [r4, #0]
 800d4ee:	1a6d      	subs	r5, r5, r1
 800d4f0:	4629      	mov	r1, r5
 800d4f2:	4630      	mov	r0, r6
 800d4f4:	f7ff ffa6 	bl	800d444 <sbrk_aligned>
 800d4f8:	3001      	adds	r0, #1
 800d4fa:	d03a      	beq.n	800d572 <_malloc_r+0xea>
 800d4fc:	6823      	ldr	r3, [r4, #0]
 800d4fe:	442b      	add	r3, r5
 800d500:	6023      	str	r3, [r4, #0]
 800d502:	f8d8 3000 	ldr.w	r3, [r8]
 800d506:	685a      	ldr	r2, [r3, #4]
 800d508:	bb62      	cbnz	r2, 800d564 <_malloc_r+0xdc>
 800d50a:	f8c8 7000 	str.w	r7, [r8]
 800d50e:	e00f      	b.n	800d530 <_malloc_r+0xa8>
 800d510:	6822      	ldr	r2, [r4, #0]
 800d512:	1b52      	subs	r2, r2, r5
 800d514:	d420      	bmi.n	800d558 <_malloc_r+0xd0>
 800d516:	2a0b      	cmp	r2, #11
 800d518:	d917      	bls.n	800d54a <_malloc_r+0xc2>
 800d51a:	1961      	adds	r1, r4, r5
 800d51c:	42a3      	cmp	r3, r4
 800d51e:	6025      	str	r5, [r4, #0]
 800d520:	bf18      	it	ne
 800d522:	6059      	strne	r1, [r3, #4]
 800d524:	6863      	ldr	r3, [r4, #4]
 800d526:	bf08      	it	eq
 800d528:	f8c8 1000 	streq.w	r1, [r8]
 800d52c:	5162      	str	r2, [r4, r5]
 800d52e:	604b      	str	r3, [r1, #4]
 800d530:	4630      	mov	r0, r6
 800d532:	f000 f82f 	bl	800d594 <__malloc_unlock>
 800d536:	f104 000b 	add.w	r0, r4, #11
 800d53a:	1d23      	adds	r3, r4, #4
 800d53c:	f020 0007 	bic.w	r0, r0, #7
 800d540:	1ac2      	subs	r2, r0, r3
 800d542:	bf1c      	itt	ne
 800d544:	1a1b      	subne	r3, r3, r0
 800d546:	50a3      	strne	r3, [r4, r2]
 800d548:	e7af      	b.n	800d4aa <_malloc_r+0x22>
 800d54a:	6862      	ldr	r2, [r4, #4]
 800d54c:	42a3      	cmp	r3, r4
 800d54e:	bf0c      	ite	eq
 800d550:	f8c8 2000 	streq.w	r2, [r8]
 800d554:	605a      	strne	r2, [r3, #4]
 800d556:	e7eb      	b.n	800d530 <_malloc_r+0xa8>
 800d558:	4623      	mov	r3, r4
 800d55a:	6864      	ldr	r4, [r4, #4]
 800d55c:	e7ae      	b.n	800d4bc <_malloc_r+0x34>
 800d55e:	463c      	mov	r4, r7
 800d560:	687f      	ldr	r7, [r7, #4]
 800d562:	e7b6      	b.n	800d4d2 <_malloc_r+0x4a>
 800d564:	461a      	mov	r2, r3
 800d566:	685b      	ldr	r3, [r3, #4]
 800d568:	42a3      	cmp	r3, r4
 800d56a:	d1fb      	bne.n	800d564 <_malloc_r+0xdc>
 800d56c:	2300      	movs	r3, #0
 800d56e:	6053      	str	r3, [r2, #4]
 800d570:	e7de      	b.n	800d530 <_malloc_r+0xa8>
 800d572:	230c      	movs	r3, #12
 800d574:	6033      	str	r3, [r6, #0]
 800d576:	4630      	mov	r0, r6
 800d578:	f000 f80c 	bl	800d594 <__malloc_unlock>
 800d57c:	e794      	b.n	800d4a8 <_malloc_r+0x20>
 800d57e:	6005      	str	r5, [r0, #0]
 800d580:	e7d6      	b.n	800d530 <_malloc_r+0xa8>
 800d582:	bf00      	nop
 800d584:	200096cc 	.word	0x200096cc

0800d588 <__malloc_lock>:
 800d588:	4801      	ldr	r0, [pc, #4]	@ (800d590 <__malloc_lock+0x8>)
 800d58a:	f7ff b8a0 	b.w	800c6ce <__retarget_lock_acquire_recursive>
 800d58e:	bf00      	nop
 800d590:	200096c4 	.word	0x200096c4

0800d594 <__malloc_unlock>:
 800d594:	4801      	ldr	r0, [pc, #4]	@ (800d59c <__malloc_unlock+0x8>)
 800d596:	f7ff b89b 	b.w	800c6d0 <__retarget_lock_release_recursive>
 800d59a:	bf00      	nop
 800d59c:	200096c4 	.word	0x200096c4

0800d5a0 <_Balloc>:
 800d5a0:	b570      	push	{r4, r5, r6, lr}
 800d5a2:	69c6      	ldr	r6, [r0, #28]
 800d5a4:	4604      	mov	r4, r0
 800d5a6:	460d      	mov	r5, r1
 800d5a8:	b976      	cbnz	r6, 800d5c8 <_Balloc+0x28>
 800d5aa:	2010      	movs	r0, #16
 800d5ac:	f7ff ff42 	bl	800d434 <malloc>
 800d5b0:	4602      	mov	r2, r0
 800d5b2:	61e0      	str	r0, [r4, #28]
 800d5b4:	b920      	cbnz	r0, 800d5c0 <_Balloc+0x20>
 800d5b6:	4b18      	ldr	r3, [pc, #96]	@ (800d618 <_Balloc+0x78>)
 800d5b8:	4818      	ldr	r0, [pc, #96]	@ (800d61c <_Balloc+0x7c>)
 800d5ba:	216b      	movs	r1, #107	@ 0x6b
 800d5bc:	f000 fd92 	bl	800e0e4 <__assert_func>
 800d5c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d5c4:	6006      	str	r6, [r0, #0]
 800d5c6:	60c6      	str	r6, [r0, #12]
 800d5c8:	69e6      	ldr	r6, [r4, #28]
 800d5ca:	68f3      	ldr	r3, [r6, #12]
 800d5cc:	b183      	cbz	r3, 800d5f0 <_Balloc+0x50>
 800d5ce:	69e3      	ldr	r3, [r4, #28]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d5d6:	b9b8      	cbnz	r0, 800d608 <_Balloc+0x68>
 800d5d8:	2101      	movs	r1, #1
 800d5da:	fa01 f605 	lsl.w	r6, r1, r5
 800d5de:	1d72      	adds	r2, r6, #5
 800d5e0:	0092      	lsls	r2, r2, #2
 800d5e2:	4620      	mov	r0, r4
 800d5e4:	f000 fd9c 	bl	800e120 <_calloc_r>
 800d5e8:	b160      	cbz	r0, 800d604 <_Balloc+0x64>
 800d5ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5ee:	e00e      	b.n	800d60e <_Balloc+0x6e>
 800d5f0:	2221      	movs	r2, #33	@ 0x21
 800d5f2:	2104      	movs	r1, #4
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	f000 fd93 	bl	800e120 <_calloc_r>
 800d5fa:	69e3      	ldr	r3, [r4, #28]
 800d5fc:	60f0      	str	r0, [r6, #12]
 800d5fe:	68db      	ldr	r3, [r3, #12]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d1e4      	bne.n	800d5ce <_Balloc+0x2e>
 800d604:	2000      	movs	r0, #0
 800d606:	bd70      	pop	{r4, r5, r6, pc}
 800d608:	6802      	ldr	r2, [r0, #0]
 800d60a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d60e:	2300      	movs	r3, #0
 800d610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d614:	e7f7      	b.n	800d606 <_Balloc+0x66>
 800d616:	bf00      	nop
 800d618:	0800fc55 	.word	0x0800fc55
 800d61c:	0800fcd5 	.word	0x0800fcd5

0800d620 <_Bfree>:
 800d620:	b570      	push	{r4, r5, r6, lr}
 800d622:	69c6      	ldr	r6, [r0, #28]
 800d624:	4605      	mov	r5, r0
 800d626:	460c      	mov	r4, r1
 800d628:	b976      	cbnz	r6, 800d648 <_Bfree+0x28>
 800d62a:	2010      	movs	r0, #16
 800d62c:	f7ff ff02 	bl	800d434 <malloc>
 800d630:	4602      	mov	r2, r0
 800d632:	61e8      	str	r0, [r5, #28]
 800d634:	b920      	cbnz	r0, 800d640 <_Bfree+0x20>
 800d636:	4b09      	ldr	r3, [pc, #36]	@ (800d65c <_Bfree+0x3c>)
 800d638:	4809      	ldr	r0, [pc, #36]	@ (800d660 <_Bfree+0x40>)
 800d63a:	218f      	movs	r1, #143	@ 0x8f
 800d63c:	f000 fd52 	bl	800e0e4 <__assert_func>
 800d640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d644:	6006      	str	r6, [r0, #0]
 800d646:	60c6      	str	r6, [r0, #12]
 800d648:	b13c      	cbz	r4, 800d65a <_Bfree+0x3a>
 800d64a:	69eb      	ldr	r3, [r5, #28]
 800d64c:	6862      	ldr	r2, [r4, #4]
 800d64e:	68db      	ldr	r3, [r3, #12]
 800d650:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d654:	6021      	str	r1, [r4, #0]
 800d656:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d65a:	bd70      	pop	{r4, r5, r6, pc}
 800d65c:	0800fc55 	.word	0x0800fc55
 800d660:	0800fcd5 	.word	0x0800fcd5

0800d664 <__multadd>:
 800d664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d668:	690d      	ldr	r5, [r1, #16]
 800d66a:	4607      	mov	r7, r0
 800d66c:	460c      	mov	r4, r1
 800d66e:	461e      	mov	r6, r3
 800d670:	f101 0c14 	add.w	ip, r1, #20
 800d674:	2000      	movs	r0, #0
 800d676:	f8dc 3000 	ldr.w	r3, [ip]
 800d67a:	b299      	uxth	r1, r3
 800d67c:	fb02 6101 	mla	r1, r2, r1, r6
 800d680:	0c1e      	lsrs	r6, r3, #16
 800d682:	0c0b      	lsrs	r3, r1, #16
 800d684:	fb02 3306 	mla	r3, r2, r6, r3
 800d688:	b289      	uxth	r1, r1
 800d68a:	3001      	adds	r0, #1
 800d68c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d690:	4285      	cmp	r5, r0
 800d692:	f84c 1b04 	str.w	r1, [ip], #4
 800d696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d69a:	dcec      	bgt.n	800d676 <__multadd+0x12>
 800d69c:	b30e      	cbz	r6, 800d6e2 <__multadd+0x7e>
 800d69e:	68a3      	ldr	r3, [r4, #8]
 800d6a0:	42ab      	cmp	r3, r5
 800d6a2:	dc19      	bgt.n	800d6d8 <__multadd+0x74>
 800d6a4:	6861      	ldr	r1, [r4, #4]
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	3101      	adds	r1, #1
 800d6aa:	f7ff ff79 	bl	800d5a0 <_Balloc>
 800d6ae:	4680      	mov	r8, r0
 800d6b0:	b928      	cbnz	r0, 800d6be <__multadd+0x5a>
 800d6b2:	4602      	mov	r2, r0
 800d6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800d6e8 <__multadd+0x84>)
 800d6b6:	480d      	ldr	r0, [pc, #52]	@ (800d6ec <__multadd+0x88>)
 800d6b8:	21ba      	movs	r1, #186	@ 0xba
 800d6ba:	f000 fd13 	bl	800e0e4 <__assert_func>
 800d6be:	6922      	ldr	r2, [r4, #16]
 800d6c0:	3202      	adds	r2, #2
 800d6c2:	f104 010c 	add.w	r1, r4, #12
 800d6c6:	0092      	lsls	r2, r2, #2
 800d6c8:	300c      	adds	r0, #12
 800d6ca:	f7ff f802 	bl	800c6d2 <memcpy>
 800d6ce:	4621      	mov	r1, r4
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	f7ff ffa5 	bl	800d620 <_Bfree>
 800d6d6:	4644      	mov	r4, r8
 800d6d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6dc:	3501      	adds	r5, #1
 800d6de:	615e      	str	r6, [r3, #20]
 800d6e0:	6125      	str	r5, [r4, #16]
 800d6e2:	4620      	mov	r0, r4
 800d6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e8:	0800fcc4 	.word	0x0800fcc4
 800d6ec:	0800fcd5 	.word	0x0800fcd5

0800d6f0 <__hi0bits>:
 800d6f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	bf36      	itet	cc
 800d6f8:	0403      	lslcc	r3, r0, #16
 800d6fa:	2000      	movcs	r0, #0
 800d6fc:	2010      	movcc	r0, #16
 800d6fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d702:	bf3c      	itt	cc
 800d704:	021b      	lslcc	r3, r3, #8
 800d706:	3008      	addcc	r0, #8
 800d708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d70c:	bf3c      	itt	cc
 800d70e:	011b      	lslcc	r3, r3, #4
 800d710:	3004      	addcc	r0, #4
 800d712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d716:	bf3c      	itt	cc
 800d718:	009b      	lslcc	r3, r3, #2
 800d71a:	3002      	addcc	r0, #2
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	db05      	blt.n	800d72c <__hi0bits+0x3c>
 800d720:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d724:	f100 0001 	add.w	r0, r0, #1
 800d728:	bf08      	it	eq
 800d72a:	2020      	moveq	r0, #32
 800d72c:	4770      	bx	lr

0800d72e <__lo0bits>:
 800d72e:	6803      	ldr	r3, [r0, #0]
 800d730:	4602      	mov	r2, r0
 800d732:	f013 0007 	ands.w	r0, r3, #7
 800d736:	d00b      	beq.n	800d750 <__lo0bits+0x22>
 800d738:	07d9      	lsls	r1, r3, #31
 800d73a:	d421      	bmi.n	800d780 <__lo0bits+0x52>
 800d73c:	0798      	lsls	r0, r3, #30
 800d73e:	bf49      	itett	mi
 800d740:	085b      	lsrmi	r3, r3, #1
 800d742:	089b      	lsrpl	r3, r3, #2
 800d744:	2001      	movmi	r0, #1
 800d746:	6013      	strmi	r3, [r2, #0]
 800d748:	bf5c      	itt	pl
 800d74a:	6013      	strpl	r3, [r2, #0]
 800d74c:	2002      	movpl	r0, #2
 800d74e:	4770      	bx	lr
 800d750:	b299      	uxth	r1, r3
 800d752:	b909      	cbnz	r1, 800d758 <__lo0bits+0x2a>
 800d754:	0c1b      	lsrs	r3, r3, #16
 800d756:	2010      	movs	r0, #16
 800d758:	b2d9      	uxtb	r1, r3
 800d75a:	b909      	cbnz	r1, 800d760 <__lo0bits+0x32>
 800d75c:	3008      	adds	r0, #8
 800d75e:	0a1b      	lsrs	r3, r3, #8
 800d760:	0719      	lsls	r1, r3, #28
 800d762:	bf04      	itt	eq
 800d764:	091b      	lsreq	r3, r3, #4
 800d766:	3004      	addeq	r0, #4
 800d768:	0799      	lsls	r1, r3, #30
 800d76a:	bf04      	itt	eq
 800d76c:	089b      	lsreq	r3, r3, #2
 800d76e:	3002      	addeq	r0, #2
 800d770:	07d9      	lsls	r1, r3, #31
 800d772:	d403      	bmi.n	800d77c <__lo0bits+0x4e>
 800d774:	085b      	lsrs	r3, r3, #1
 800d776:	f100 0001 	add.w	r0, r0, #1
 800d77a:	d003      	beq.n	800d784 <__lo0bits+0x56>
 800d77c:	6013      	str	r3, [r2, #0]
 800d77e:	4770      	bx	lr
 800d780:	2000      	movs	r0, #0
 800d782:	4770      	bx	lr
 800d784:	2020      	movs	r0, #32
 800d786:	4770      	bx	lr

0800d788 <__i2b>:
 800d788:	b510      	push	{r4, lr}
 800d78a:	460c      	mov	r4, r1
 800d78c:	2101      	movs	r1, #1
 800d78e:	f7ff ff07 	bl	800d5a0 <_Balloc>
 800d792:	4602      	mov	r2, r0
 800d794:	b928      	cbnz	r0, 800d7a2 <__i2b+0x1a>
 800d796:	4b05      	ldr	r3, [pc, #20]	@ (800d7ac <__i2b+0x24>)
 800d798:	4805      	ldr	r0, [pc, #20]	@ (800d7b0 <__i2b+0x28>)
 800d79a:	f240 1145 	movw	r1, #325	@ 0x145
 800d79e:	f000 fca1 	bl	800e0e4 <__assert_func>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	6144      	str	r4, [r0, #20]
 800d7a6:	6103      	str	r3, [r0, #16]
 800d7a8:	bd10      	pop	{r4, pc}
 800d7aa:	bf00      	nop
 800d7ac:	0800fcc4 	.word	0x0800fcc4
 800d7b0:	0800fcd5 	.word	0x0800fcd5

0800d7b4 <__multiply>:
 800d7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7b8:	4617      	mov	r7, r2
 800d7ba:	690a      	ldr	r2, [r1, #16]
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	429a      	cmp	r2, r3
 800d7c0:	bfa8      	it	ge
 800d7c2:	463b      	movge	r3, r7
 800d7c4:	4689      	mov	r9, r1
 800d7c6:	bfa4      	itt	ge
 800d7c8:	460f      	movge	r7, r1
 800d7ca:	4699      	movge	r9, r3
 800d7cc:	693d      	ldr	r5, [r7, #16]
 800d7ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	6879      	ldr	r1, [r7, #4]
 800d7d6:	eb05 060a 	add.w	r6, r5, sl
 800d7da:	42b3      	cmp	r3, r6
 800d7dc:	b085      	sub	sp, #20
 800d7de:	bfb8      	it	lt
 800d7e0:	3101      	addlt	r1, #1
 800d7e2:	f7ff fedd 	bl	800d5a0 <_Balloc>
 800d7e6:	b930      	cbnz	r0, 800d7f6 <__multiply+0x42>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	4b41      	ldr	r3, [pc, #260]	@ (800d8f0 <__multiply+0x13c>)
 800d7ec:	4841      	ldr	r0, [pc, #260]	@ (800d8f4 <__multiply+0x140>)
 800d7ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d7f2:	f000 fc77 	bl	800e0e4 <__assert_func>
 800d7f6:	f100 0414 	add.w	r4, r0, #20
 800d7fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d7fe:	4623      	mov	r3, r4
 800d800:	2200      	movs	r2, #0
 800d802:	4573      	cmp	r3, lr
 800d804:	d320      	bcc.n	800d848 <__multiply+0x94>
 800d806:	f107 0814 	add.w	r8, r7, #20
 800d80a:	f109 0114 	add.w	r1, r9, #20
 800d80e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d812:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d816:	9302      	str	r3, [sp, #8]
 800d818:	1beb      	subs	r3, r5, r7
 800d81a:	3b15      	subs	r3, #21
 800d81c:	f023 0303 	bic.w	r3, r3, #3
 800d820:	3304      	adds	r3, #4
 800d822:	3715      	adds	r7, #21
 800d824:	42bd      	cmp	r5, r7
 800d826:	bf38      	it	cc
 800d828:	2304      	movcc	r3, #4
 800d82a:	9301      	str	r3, [sp, #4]
 800d82c:	9b02      	ldr	r3, [sp, #8]
 800d82e:	9103      	str	r1, [sp, #12]
 800d830:	428b      	cmp	r3, r1
 800d832:	d80c      	bhi.n	800d84e <__multiply+0x9a>
 800d834:	2e00      	cmp	r6, #0
 800d836:	dd03      	ble.n	800d840 <__multiply+0x8c>
 800d838:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d055      	beq.n	800d8ec <__multiply+0x138>
 800d840:	6106      	str	r6, [r0, #16]
 800d842:	b005      	add	sp, #20
 800d844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d848:	f843 2b04 	str.w	r2, [r3], #4
 800d84c:	e7d9      	b.n	800d802 <__multiply+0x4e>
 800d84e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d852:	f1ba 0f00 	cmp.w	sl, #0
 800d856:	d01f      	beq.n	800d898 <__multiply+0xe4>
 800d858:	46c4      	mov	ip, r8
 800d85a:	46a1      	mov	r9, r4
 800d85c:	2700      	movs	r7, #0
 800d85e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d862:	f8d9 3000 	ldr.w	r3, [r9]
 800d866:	fa1f fb82 	uxth.w	fp, r2
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d870:	443b      	add	r3, r7
 800d872:	f8d9 7000 	ldr.w	r7, [r9]
 800d876:	0c12      	lsrs	r2, r2, #16
 800d878:	0c3f      	lsrs	r7, r7, #16
 800d87a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d87e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d882:	b29b      	uxth	r3, r3
 800d884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d888:	4565      	cmp	r5, ip
 800d88a:	f849 3b04 	str.w	r3, [r9], #4
 800d88e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d892:	d8e4      	bhi.n	800d85e <__multiply+0xaa>
 800d894:	9b01      	ldr	r3, [sp, #4]
 800d896:	50e7      	str	r7, [r4, r3]
 800d898:	9b03      	ldr	r3, [sp, #12]
 800d89a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d89e:	3104      	adds	r1, #4
 800d8a0:	f1b9 0f00 	cmp.w	r9, #0
 800d8a4:	d020      	beq.n	800d8e8 <__multiply+0x134>
 800d8a6:	6823      	ldr	r3, [r4, #0]
 800d8a8:	4647      	mov	r7, r8
 800d8aa:	46a4      	mov	ip, r4
 800d8ac:	f04f 0a00 	mov.w	sl, #0
 800d8b0:	f8b7 b000 	ldrh.w	fp, [r7]
 800d8b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d8b8:	fb09 220b 	mla	r2, r9, fp, r2
 800d8bc:	4452      	add	r2, sl
 800d8be:	b29b      	uxth	r3, r3
 800d8c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8c4:	f84c 3b04 	str.w	r3, [ip], #4
 800d8c8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d8cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d8d0:	f8bc 3000 	ldrh.w	r3, [ip]
 800d8d4:	fb09 330a 	mla	r3, r9, sl, r3
 800d8d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d8dc:	42bd      	cmp	r5, r7
 800d8de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d8e2:	d8e5      	bhi.n	800d8b0 <__multiply+0xfc>
 800d8e4:	9a01      	ldr	r2, [sp, #4]
 800d8e6:	50a3      	str	r3, [r4, r2]
 800d8e8:	3404      	adds	r4, #4
 800d8ea:	e79f      	b.n	800d82c <__multiply+0x78>
 800d8ec:	3e01      	subs	r6, #1
 800d8ee:	e7a1      	b.n	800d834 <__multiply+0x80>
 800d8f0:	0800fcc4 	.word	0x0800fcc4
 800d8f4:	0800fcd5 	.word	0x0800fcd5

0800d8f8 <__pow5mult>:
 800d8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8fc:	4615      	mov	r5, r2
 800d8fe:	f012 0203 	ands.w	r2, r2, #3
 800d902:	4607      	mov	r7, r0
 800d904:	460e      	mov	r6, r1
 800d906:	d007      	beq.n	800d918 <__pow5mult+0x20>
 800d908:	4c25      	ldr	r4, [pc, #148]	@ (800d9a0 <__pow5mult+0xa8>)
 800d90a:	3a01      	subs	r2, #1
 800d90c:	2300      	movs	r3, #0
 800d90e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d912:	f7ff fea7 	bl	800d664 <__multadd>
 800d916:	4606      	mov	r6, r0
 800d918:	10ad      	asrs	r5, r5, #2
 800d91a:	d03d      	beq.n	800d998 <__pow5mult+0xa0>
 800d91c:	69fc      	ldr	r4, [r7, #28]
 800d91e:	b97c      	cbnz	r4, 800d940 <__pow5mult+0x48>
 800d920:	2010      	movs	r0, #16
 800d922:	f7ff fd87 	bl	800d434 <malloc>
 800d926:	4602      	mov	r2, r0
 800d928:	61f8      	str	r0, [r7, #28]
 800d92a:	b928      	cbnz	r0, 800d938 <__pow5mult+0x40>
 800d92c:	4b1d      	ldr	r3, [pc, #116]	@ (800d9a4 <__pow5mult+0xac>)
 800d92e:	481e      	ldr	r0, [pc, #120]	@ (800d9a8 <__pow5mult+0xb0>)
 800d930:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d934:	f000 fbd6 	bl	800e0e4 <__assert_func>
 800d938:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d93c:	6004      	str	r4, [r0, #0]
 800d93e:	60c4      	str	r4, [r0, #12]
 800d940:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d944:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d948:	b94c      	cbnz	r4, 800d95e <__pow5mult+0x66>
 800d94a:	f240 2171 	movw	r1, #625	@ 0x271
 800d94e:	4638      	mov	r0, r7
 800d950:	f7ff ff1a 	bl	800d788 <__i2b>
 800d954:	2300      	movs	r3, #0
 800d956:	f8c8 0008 	str.w	r0, [r8, #8]
 800d95a:	4604      	mov	r4, r0
 800d95c:	6003      	str	r3, [r0, #0]
 800d95e:	f04f 0900 	mov.w	r9, #0
 800d962:	07eb      	lsls	r3, r5, #31
 800d964:	d50a      	bpl.n	800d97c <__pow5mult+0x84>
 800d966:	4631      	mov	r1, r6
 800d968:	4622      	mov	r2, r4
 800d96a:	4638      	mov	r0, r7
 800d96c:	f7ff ff22 	bl	800d7b4 <__multiply>
 800d970:	4631      	mov	r1, r6
 800d972:	4680      	mov	r8, r0
 800d974:	4638      	mov	r0, r7
 800d976:	f7ff fe53 	bl	800d620 <_Bfree>
 800d97a:	4646      	mov	r6, r8
 800d97c:	106d      	asrs	r5, r5, #1
 800d97e:	d00b      	beq.n	800d998 <__pow5mult+0xa0>
 800d980:	6820      	ldr	r0, [r4, #0]
 800d982:	b938      	cbnz	r0, 800d994 <__pow5mult+0x9c>
 800d984:	4622      	mov	r2, r4
 800d986:	4621      	mov	r1, r4
 800d988:	4638      	mov	r0, r7
 800d98a:	f7ff ff13 	bl	800d7b4 <__multiply>
 800d98e:	6020      	str	r0, [r4, #0]
 800d990:	f8c0 9000 	str.w	r9, [r0]
 800d994:	4604      	mov	r4, r0
 800d996:	e7e4      	b.n	800d962 <__pow5mult+0x6a>
 800d998:	4630      	mov	r0, r6
 800d99a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d99e:	bf00      	nop
 800d9a0:	08010120 	.word	0x08010120
 800d9a4:	0800fc55 	.word	0x0800fc55
 800d9a8:	0800fcd5 	.word	0x0800fcd5

0800d9ac <__lshift>:
 800d9ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9b0:	460c      	mov	r4, r1
 800d9b2:	6849      	ldr	r1, [r1, #4]
 800d9b4:	6923      	ldr	r3, [r4, #16]
 800d9b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d9ba:	68a3      	ldr	r3, [r4, #8]
 800d9bc:	4607      	mov	r7, r0
 800d9be:	4691      	mov	r9, r2
 800d9c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d9c4:	f108 0601 	add.w	r6, r8, #1
 800d9c8:	42b3      	cmp	r3, r6
 800d9ca:	db0b      	blt.n	800d9e4 <__lshift+0x38>
 800d9cc:	4638      	mov	r0, r7
 800d9ce:	f7ff fde7 	bl	800d5a0 <_Balloc>
 800d9d2:	4605      	mov	r5, r0
 800d9d4:	b948      	cbnz	r0, 800d9ea <__lshift+0x3e>
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	4b28      	ldr	r3, [pc, #160]	@ (800da7c <__lshift+0xd0>)
 800d9da:	4829      	ldr	r0, [pc, #164]	@ (800da80 <__lshift+0xd4>)
 800d9dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d9e0:	f000 fb80 	bl	800e0e4 <__assert_func>
 800d9e4:	3101      	adds	r1, #1
 800d9e6:	005b      	lsls	r3, r3, #1
 800d9e8:	e7ee      	b.n	800d9c8 <__lshift+0x1c>
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	f100 0114 	add.w	r1, r0, #20
 800d9f0:	f100 0210 	add.w	r2, r0, #16
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	4553      	cmp	r3, sl
 800d9f8:	db33      	blt.n	800da62 <__lshift+0xb6>
 800d9fa:	6920      	ldr	r0, [r4, #16]
 800d9fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da00:	f104 0314 	add.w	r3, r4, #20
 800da04:	f019 091f 	ands.w	r9, r9, #31
 800da08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800da10:	d02b      	beq.n	800da6a <__lshift+0xbe>
 800da12:	f1c9 0e20 	rsb	lr, r9, #32
 800da16:	468a      	mov	sl, r1
 800da18:	2200      	movs	r2, #0
 800da1a:	6818      	ldr	r0, [r3, #0]
 800da1c:	fa00 f009 	lsl.w	r0, r0, r9
 800da20:	4310      	orrs	r0, r2
 800da22:	f84a 0b04 	str.w	r0, [sl], #4
 800da26:	f853 2b04 	ldr.w	r2, [r3], #4
 800da2a:	459c      	cmp	ip, r3
 800da2c:	fa22 f20e 	lsr.w	r2, r2, lr
 800da30:	d8f3      	bhi.n	800da1a <__lshift+0x6e>
 800da32:	ebac 0304 	sub.w	r3, ip, r4
 800da36:	3b15      	subs	r3, #21
 800da38:	f023 0303 	bic.w	r3, r3, #3
 800da3c:	3304      	adds	r3, #4
 800da3e:	f104 0015 	add.w	r0, r4, #21
 800da42:	4560      	cmp	r0, ip
 800da44:	bf88      	it	hi
 800da46:	2304      	movhi	r3, #4
 800da48:	50ca      	str	r2, [r1, r3]
 800da4a:	b10a      	cbz	r2, 800da50 <__lshift+0xa4>
 800da4c:	f108 0602 	add.w	r6, r8, #2
 800da50:	3e01      	subs	r6, #1
 800da52:	4638      	mov	r0, r7
 800da54:	612e      	str	r6, [r5, #16]
 800da56:	4621      	mov	r1, r4
 800da58:	f7ff fde2 	bl	800d620 <_Bfree>
 800da5c:	4628      	mov	r0, r5
 800da5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da62:	f842 0f04 	str.w	r0, [r2, #4]!
 800da66:	3301      	adds	r3, #1
 800da68:	e7c5      	b.n	800d9f6 <__lshift+0x4a>
 800da6a:	3904      	subs	r1, #4
 800da6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800da70:	f841 2f04 	str.w	r2, [r1, #4]!
 800da74:	459c      	cmp	ip, r3
 800da76:	d8f9      	bhi.n	800da6c <__lshift+0xc0>
 800da78:	e7ea      	b.n	800da50 <__lshift+0xa4>
 800da7a:	bf00      	nop
 800da7c:	0800fcc4 	.word	0x0800fcc4
 800da80:	0800fcd5 	.word	0x0800fcd5

0800da84 <__mcmp>:
 800da84:	690a      	ldr	r2, [r1, #16]
 800da86:	4603      	mov	r3, r0
 800da88:	6900      	ldr	r0, [r0, #16]
 800da8a:	1a80      	subs	r0, r0, r2
 800da8c:	b530      	push	{r4, r5, lr}
 800da8e:	d10e      	bne.n	800daae <__mcmp+0x2a>
 800da90:	3314      	adds	r3, #20
 800da92:	3114      	adds	r1, #20
 800da94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800da98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800da9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800daa0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800daa4:	4295      	cmp	r5, r2
 800daa6:	d003      	beq.n	800dab0 <__mcmp+0x2c>
 800daa8:	d205      	bcs.n	800dab6 <__mcmp+0x32>
 800daaa:	f04f 30ff 	mov.w	r0, #4294967295
 800daae:	bd30      	pop	{r4, r5, pc}
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	d3f3      	bcc.n	800da9c <__mcmp+0x18>
 800dab4:	e7fb      	b.n	800daae <__mcmp+0x2a>
 800dab6:	2001      	movs	r0, #1
 800dab8:	e7f9      	b.n	800daae <__mcmp+0x2a>
	...

0800dabc <__mdiff>:
 800dabc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dac0:	4689      	mov	r9, r1
 800dac2:	4606      	mov	r6, r0
 800dac4:	4611      	mov	r1, r2
 800dac6:	4648      	mov	r0, r9
 800dac8:	4614      	mov	r4, r2
 800daca:	f7ff ffdb 	bl	800da84 <__mcmp>
 800dace:	1e05      	subs	r5, r0, #0
 800dad0:	d112      	bne.n	800daf8 <__mdiff+0x3c>
 800dad2:	4629      	mov	r1, r5
 800dad4:	4630      	mov	r0, r6
 800dad6:	f7ff fd63 	bl	800d5a0 <_Balloc>
 800dada:	4602      	mov	r2, r0
 800dadc:	b928      	cbnz	r0, 800daea <__mdiff+0x2e>
 800dade:	4b3e      	ldr	r3, [pc, #248]	@ (800dbd8 <__mdiff+0x11c>)
 800dae0:	f240 2137 	movw	r1, #567	@ 0x237
 800dae4:	483d      	ldr	r0, [pc, #244]	@ (800dbdc <__mdiff+0x120>)
 800dae6:	f000 fafd 	bl	800e0e4 <__assert_func>
 800daea:	2301      	movs	r3, #1
 800daec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800daf0:	4610      	mov	r0, r2
 800daf2:	b003      	add	sp, #12
 800daf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daf8:	bfbc      	itt	lt
 800dafa:	464b      	movlt	r3, r9
 800dafc:	46a1      	movlt	r9, r4
 800dafe:	4630      	mov	r0, r6
 800db00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800db04:	bfba      	itte	lt
 800db06:	461c      	movlt	r4, r3
 800db08:	2501      	movlt	r5, #1
 800db0a:	2500      	movge	r5, #0
 800db0c:	f7ff fd48 	bl	800d5a0 <_Balloc>
 800db10:	4602      	mov	r2, r0
 800db12:	b918      	cbnz	r0, 800db1c <__mdiff+0x60>
 800db14:	4b30      	ldr	r3, [pc, #192]	@ (800dbd8 <__mdiff+0x11c>)
 800db16:	f240 2145 	movw	r1, #581	@ 0x245
 800db1a:	e7e3      	b.n	800dae4 <__mdiff+0x28>
 800db1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800db20:	6926      	ldr	r6, [r4, #16]
 800db22:	60c5      	str	r5, [r0, #12]
 800db24:	f109 0310 	add.w	r3, r9, #16
 800db28:	f109 0514 	add.w	r5, r9, #20
 800db2c:	f104 0e14 	add.w	lr, r4, #20
 800db30:	f100 0b14 	add.w	fp, r0, #20
 800db34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800db38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800db3c:	9301      	str	r3, [sp, #4]
 800db3e:	46d9      	mov	r9, fp
 800db40:	f04f 0c00 	mov.w	ip, #0
 800db44:	9b01      	ldr	r3, [sp, #4]
 800db46:	f85e 0b04 	ldr.w	r0, [lr], #4
 800db4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800db4e:	9301      	str	r3, [sp, #4]
 800db50:	b281      	uxth	r1, r0
 800db52:	fa1f f38a 	uxth.w	r3, sl
 800db56:	1a5b      	subs	r3, r3, r1
 800db58:	0c00      	lsrs	r0, r0, #16
 800db5a:	4463      	add	r3, ip
 800db5c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800db60:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800db64:	b29b      	uxth	r3, r3
 800db66:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800db6a:	4576      	cmp	r6, lr
 800db6c:	f849 3b04 	str.w	r3, [r9], #4
 800db70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db74:	d8e6      	bhi.n	800db44 <__mdiff+0x88>
 800db76:	1b33      	subs	r3, r6, r4
 800db78:	3b15      	subs	r3, #21
 800db7a:	f023 0303 	bic.w	r3, r3, #3
 800db7e:	3415      	adds	r4, #21
 800db80:	3304      	adds	r3, #4
 800db82:	42a6      	cmp	r6, r4
 800db84:	bf38      	it	cc
 800db86:	2304      	movcc	r3, #4
 800db88:	441d      	add	r5, r3
 800db8a:	445b      	add	r3, fp
 800db8c:	461e      	mov	r6, r3
 800db8e:	462c      	mov	r4, r5
 800db90:	4544      	cmp	r4, r8
 800db92:	d30e      	bcc.n	800dbb2 <__mdiff+0xf6>
 800db94:	f108 0103 	add.w	r1, r8, #3
 800db98:	1b49      	subs	r1, r1, r5
 800db9a:	f021 0103 	bic.w	r1, r1, #3
 800db9e:	3d03      	subs	r5, #3
 800dba0:	45a8      	cmp	r8, r5
 800dba2:	bf38      	it	cc
 800dba4:	2100      	movcc	r1, #0
 800dba6:	440b      	add	r3, r1
 800dba8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dbac:	b191      	cbz	r1, 800dbd4 <__mdiff+0x118>
 800dbae:	6117      	str	r7, [r2, #16]
 800dbb0:	e79e      	b.n	800daf0 <__mdiff+0x34>
 800dbb2:	f854 1b04 	ldr.w	r1, [r4], #4
 800dbb6:	46e6      	mov	lr, ip
 800dbb8:	0c08      	lsrs	r0, r1, #16
 800dbba:	fa1c fc81 	uxtah	ip, ip, r1
 800dbbe:	4471      	add	r1, lr
 800dbc0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dbc4:	b289      	uxth	r1, r1
 800dbc6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dbca:	f846 1b04 	str.w	r1, [r6], #4
 800dbce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dbd2:	e7dd      	b.n	800db90 <__mdiff+0xd4>
 800dbd4:	3f01      	subs	r7, #1
 800dbd6:	e7e7      	b.n	800dba8 <__mdiff+0xec>
 800dbd8:	0800fcc4 	.word	0x0800fcc4
 800dbdc:	0800fcd5 	.word	0x0800fcd5

0800dbe0 <__d2b>:
 800dbe0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800dbe4:	2101      	movs	r1, #1
 800dbe6:	9e08      	ldr	r6, [sp, #32]
 800dbe8:	4690      	mov	r8, r2
 800dbea:	4699      	mov	r9, r3
 800dbec:	f7ff fcd8 	bl	800d5a0 <_Balloc>
 800dbf0:	4604      	mov	r4, r0
 800dbf2:	b930      	cbnz	r0, 800dc02 <__d2b+0x22>
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	4b24      	ldr	r3, [pc, #144]	@ (800dc88 <__d2b+0xa8>)
 800dbf8:	4824      	ldr	r0, [pc, #144]	@ (800dc8c <__d2b+0xac>)
 800dbfa:	f240 310f 	movw	r1, #783	@ 0x30f
 800dbfe:	f000 fa71 	bl	800e0e4 <__assert_func>
 800dc02:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc06:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc0a:	b10d      	cbz	r5, 800dc10 <__d2b+0x30>
 800dc0c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc10:	9301      	str	r3, [sp, #4]
 800dc12:	f1b8 0300 	subs.w	r3, r8, #0
 800dc16:	d024      	beq.n	800dc62 <__d2b+0x82>
 800dc18:	4668      	mov	r0, sp
 800dc1a:	9300      	str	r3, [sp, #0]
 800dc1c:	f7ff fd87 	bl	800d72e <__lo0bits>
 800dc20:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc24:	b1d8      	cbz	r0, 800dc5e <__d2b+0x7e>
 800dc26:	f1c0 0320 	rsb	r3, r0, #32
 800dc2a:	fa02 f303 	lsl.w	r3, r2, r3
 800dc2e:	430b      	orrs	r3, r1
 800dc30:	40c2      	lsrs	r2, r0
 800dc32:	6163      	str	r3, [r4, #20]
 800dc34:	9201      	str	r2, [sp, #4]
 800dc36:	9b01      	ldr	r3, [sp, #4]
 800dc38:	61a3      	str	r3, [r4, #24]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	bf0c      	ite	eq
 800dc3e:	2201      	moveq	r2, #1
 800dc40:	2202      	movne	r2, #2
 800dc42:	6122      	str	r2, [r4, #16]
 800dc44:	b1ad      	cbz	r5, 800dc72 <__d2b+0x92>
 800dc46:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dc4a:	4405      	add	r5, r0
 800dc4c:	6035      	str	r5, [r6, #0]
 800dc4e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc54:	6018      	str	r0, [r3, #0]
 800dc56:	4620      	mov	r0, r4
 800dc58:	b002      	add	sp, #8
 800dc5a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800dc5e:	6161      	str	r1, [r4, #20]
 800dc60:	e7e9      	b.n	800dc36 <__d2b+0x56>
 800dc62:	a801      	add	r0, sp, #4
 800dc64:	f7ff fd63 	bl	800d72e <__lo0bits>
 800dc68:	9b01      	ldr	r3, [sp, #4]
 800dc6a:	6163      	str	r3, [r4, #20]
 800dc6c:	3020      	adds	r0, #32
 800dc6e:	2201      	movs	r2, #1
 800dc70:	e7e7      	b.n	800dc42 <__d2b+0x62>
 800dc72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dc7a:	6030      	str	r0, [r6, #0]
 800dc7c:	6918      	ldr	r0, [r3, #16]
 800dc7e:	f7ff fd37 	bl	800d6f0 <__hi0bits>
 800dc82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc86:	e7e4      	b.n	800dc52 <__d2b+0x72>
 800dc88:	0800fcc4 	.word	0x0800fcc4
 800dc8c:	0800fcd5 	.word	0x0800fcd5

0800dc90 <__ssputs_r>:
 800dc90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc94:	688e      	ldr	r6, [r1, #8]
 800dc96:	461f      	mov	r7, r3
 800dc98:	42be      	cmp	r6, r7
 800dc9a:	680b      	ldr	r3, [r1, #0]
 800dc9c:	4682      	mov	sl, r0
 800dc9e:	460c      	mov	r4, r1
 800dca0:	4690      	mov	r8, r2
 800dca2:	d82d      	bhi.n	800dd00 <__ssputs_r+0x70>
 800dca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dca8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dcac:	d026      	beq.n	800dcfc <__ssputs_r+0x6c>
 800dcae:	6965      	ldr	r5, [r4, #20]
 800dcb0:	6909      	ldr	r1, [r1, #16]
 800dcb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dcb6:	eba3 0901 	sub.w	r9, r3, r1
 800dcba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dcbe:	1c7b      	adds	r3, r7, #1
 800dcc0:	444b      	add	r3, r9
 800dcc2:	106d      	asrs	r5, r5, #1
 800dcc4:	429d      	cmp	r5, r3
 800dcc6:	bf38      	it	cc
 800dcc8:	461d      	movcc	r5, r3
 800dcca:	0553      	lsls	r3, r2, #21
 800dccc:	d527      	bpl.n	800dd1e <__ssputs_r+0x8e>
 800dcce:	4629      	mov	r1, r5
 800dcd0:	f7ff fbda 	bl	800d488 <_malloc_r>
 800dcd4:	4606      	mov	r6, r0
 800dcd6:	b360      	cbz	r0, 800dd32 <__ssputs_r+0xa2>
 800dcd8:	6921      	ldr	r1, [r4, #16]
 800dcda:	464a      	mov	r2, r9
 800dcdc:	f7fe fcf9 	bl	800c6d2 <memcpy>
 800dce0:	89a3      	ldrh	r3, [r4, #12]
 800dce2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcea:	81a3      	strh	r3, [r4, #12]
 800dcec:	6126      	str	r6, [r4, #16]
 800dcee:	6165      	str	r5, [r4, #20]
 800dcf0:	444e      	add	r6, r9
 800dcf2:	eba5 0509 	sub.w	r5, r5, r9
 800dcf6:	6026      	str	r6, [r4, #0]
 800dcf8:	60a5      	str	r5, [r4, #8]
 800dcfa:	463e      	mov	r6, r7
 800dcfc:	42be      	cmp	r6, r7
 800dcfe:	d900      	bls.n	800dd02 <__ssputs_r+0x72>
 800dd00:	463e      	mov	r6, r7
 800dd02:	6820      	ldr	r0, [r4, #0]
 800dd04:	4632      	mov	r2, r6
 800dd06:	4641      	mov	r1, r8
 800dd08:	f000 f9c2 	bl	800e090 <memmove>
 800dd0c:	68a3      	ldr	r3, [r4, #8]
 800dd0e:	1b9b      	subs	r3, r3, r6
 800dd10:	60a3      	str	r3, [r4, #8]
 800dd12:	6823      	ldr	r3, [r4, #0]
 800dd14:	4433      	add	r3, r6
 800dd16:	6023      	str	r3, [r4, #0]
 800dd18:	2000      	movs	r0, #0
 800dd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd1e:	462a      	mov	r2, r5
 800dd20:	f000 fa24 	bl	800e16c <_realloc_r>
 800dd24:	4606      	mov	r6, r0
 800dd26:	2800      	cmp	r0, #0
 800dd28:	d1e0      	bne.n	800dcec <__ssputs_r+0x5c>
 800dd2a:	6921      	ldr	r1, [r4, #16]
 800dd2c:	4650      	mov	r0, sl
 800dd2e:	f7ff fb37 	bl	800d3a0 <_free_r>
 800dd32:	230c      	movs	r3, #12
 800dd34:	f8ca 3000 	str.w	r3, [sl]
 800dd38:	89a3      	ldrh	r3, [r4, #12]
 800dd3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd3e:	81a3      	strh	r3, [r4, #12]
 800dd40:	f04f 30ff 	mov.w	r0, #4294967295
 800dd44:	e7e9      	b.n	800dd1a <__ssputs_r+0x8a>
	...

0800dd48 <_svfiprintf_r>:
 800dd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd4c:	4698      	mov	r8, r3
 800dd4e:	898b      	ldrh	r3, [r1, #12]
 800dd50:	061b      	lsls	r3, r3, #24
 800dd52:	b09d      	sub	sp, #116	@ 0x74
 800dd54:	4607      	mov	r7, r0
 800dd56:	460d      	mov	r5, r1
 800dd58:	4614      	mov	r4, r2
 800dd5a:	d510      	bpl.n	800dd7e <_svfiprintf_r+0x36>
 800dd5c:	690b      	ldr	r3, [r1, #16]
 800dd5e:	b973      	cbnz	r3, 800dd7e <_svfiprintf_r+0x36>
 800dd60:	2140      	movs	r1, #64	@ 0x40
 800dd62:	f7ff fb91 	bl	800d488 <_malloc_r>
 800dd66:	6028      	str	r0, [r5, #0]
 800dd68:	6128      	str	r0, [r5, #16]
 800dd6a:	b930      	cbnz	r0, 800dd7a <_svfiprintf_r+0x32>
 800dd6c:	230c      	movs	r3, #12
 800dd6e:	603b      	str	r3, [r7, #0]
 800dd70:	f04f 30ff 	mov.w	r0, #4294967295
 800dd74:	b01d      	add	sp, #116	@ 0x74
 800dd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd7a:	2340      	movs	r3, #64	@ 0x40
 800dd7c:	616b      	str	r3, [r5, #20]
 800dd7e:	2300      	movs	r3, #0
 800dd80:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd82:	2320      	movs	r3, #32
 800dd84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dd88:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd8c:	2330      	movs	r3, #48	@ 0x30
 800dd8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800df2c <_svfiprintf_r+0x1e4>
 800dd92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dd96:	f04f 0901 	mov.w	r9, #1
 800dd9a:	4623      	mov	r3, r4
 800dd9c:	469a      	mov	sl, r3
 800dd9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dda2:	b10a      	cbz	r2, 800dda8 <_svfiprintf_r+0x60>
 800dda4:	2a25      	cmp	r2, #37	@ 0x25
 800dda6:	d1f9      	bne.n	800dd9c <_svfiprintf_r+0x54>
 800dda8:	ebba 0b04 	subs.w	fp, sl, r4
 800ddac:	d00b      	beq.n	800ddc6 <_svfiprintf_r+0x7e>
 800ddae:	465b      	mov	r3, fp
 800ddb0:	4622      	mov	r2, r4
 800ddb2:	4629      	mov	r1, r5
 800ddb4:	4638      	mov	r0, r7
 800ddb6:	f7ff ff6b 	bl	800dc90 <__ssputs_r>
 800ddba:	3001      	adds	r0, #1
 800ddbc:	f000 80a7 	beq.w	800df0e <_svfiprintf_r+0x1c6>
 800ddc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ddc2:	445a      	add	r2, fp
 800ddc4:	9209      	str	r2, [sp, #36]	@ 0x24
 800ddc6:	f89a 3000 	ldrb.w	r3, [sl]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	f000 809f 	beq.w	800df0e <_svfiprintf_r+0x1c6>
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	f04f 32ff 	mov.w	r2, #4294967295
 800ddd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ddda:	f10a 0a01 	add.w	sl, sl, #1
 800ddde:	9304      	str	r3, [sp, #16]
 800dde0:	9307      	str	r3, [sp, #28]
 800dde2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dde6:	931a      	str	r3, [sp, #104]	@ 0x68
 800dde8:	4654      	mov	r4, sl
 800ddea:	2205      	movs	r2, #5
 800ddec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddf0:	484e      	ldr	r0, [pc, #312]	@ (800df2c <_svfiprintf_r+0x1e4>)
 800ddf2:	f7f2 f9d5 	bl	80001a0 <memchr>
 800ddf6:	9a04      	ldr	r2, [sp, #16]
 800ddf8:	b9d8      	cbnz	r0, 800de32 <_svfiprintf_r+0xea>
 800ddfa:	06d0      	lsls	r0, r2, #27
 800ddfc:	bf44      	itt	mi
 800ddfe:	2320      	movmi	r3, #32
 800de00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de04:	0711      	lsls	r1, r2, #28
 800de06:	bf44      	itt	mi
 800de08:	232b      	movmi	r3, #43	@ 0x2b
 800de0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de0e:	f89a 3000 	ldrb.w	r3, [sl]
 800de12:	2b2a      	cmp	r3, #42	@ 0x2a
 800de14:	d015      	beq.n	800de42 <_svfiprintf_r+0xfa>
 800de16:	9a07      	ldr	r2, [sp, #28]
 800de18:	4654      	mov	r4, sl
 800de1a:	2000      	movs	r0, #0
 800de1c:	f04f 0c0a 	mov.w	ip, #10
 800de20:	4621      	mov	r1, r4
 800de22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de26:	3b30      	subs	r3, #48	@ 0x30
 800de28:	2b09      	cmp	r3, #9
 800de2a:	d94b      	bls.n	800dec4 <_svfiprintf_r+0x17c>
 800de2c:	b1b0      	cbz	r0, 800de5c <_svfiprintf_r+0x114>
 800de2e:	9207      	str	r2, [sp, #28]
 800de30:	e014      	b.n	800de5c <_svfiprintf_r+0x114>
 800de32:	eba0 0308 	sub.w	r3, r0, r8
 800de36:	fa09 f303 	lsl.w	r3, r9, r3
 800de3a:	4313      	orrs	r3, r2
 800de3c:	9304      	str	r3, [sp, #16]
 800de3e:	46a2      	mov	sl, r4
 800de40:	e7d2      	b.n	800dde8 <_svfiprintf_r+0xa0>
 800de42:	9b03      	ldr	r3, [sp, #12]
 800de44:	1d19      	adds	r1, r3, #4
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	9103      	str	r1, [sp, #12]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	bfbb      	ittet	lt
 800de4e:	425b      	neglt	r3, r3
 800de50:	f042 0202 	orrlt.w	r2, r2, #2
 800de54:	9307      	strge	r3, [sp, #28]
 800de56:	9307      	strlt	r3, [sp, #28]
 800de58:	bfb8      	it	lt
 800de5a:	9204      	strlt	r2, [sp, #16]
 800de5c:	7823      	ldrb	r3, [r4, #0]
 800de5e:	2b2e      	cmp	r3, #46	@ 0x2e
 800de60:	d10a      	bne.n	800de78 <_svfiprintf_r+0x130>
 800de62:	7863      	ldrb	r3, [r4, #1]
 800de64:	2b2a      	cmp	r3, #42	@ 0x2a
 800de66:	d132      	bne.n	800dece <_svfiprintf_r+0x186>
 800de68:	9b03      	ldr	r3, [sp, #12]
 800de6a:	1d1a      	adds	r2, r3, #4
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	9203      	str	r2, [sp, #12]
 800de70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800de74:	3402      	adds	r4, #2
 800de76:	9305      	str	r3, [sp, #20]
 800de78:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800df30 <_svfiprintf_r+0x1e8>
 800de7c:	7821      	ldrb	r1, [r4, #0]
 800de7e:	2203      	movs	r2, #3
 800de80:	4650      	mov	r0, sl
 800de82:	f7f2 f98d 	bl	80001a0 <memchr>
 800de86:	b138      	cbz	r0, 800de98 <_svfiprintf_r+0x150>
 800de88:	9b04      	ldr	r3, [sp, #16]
 800de8a:	eba0 000a 	sub.w	r0, r0, sl
 800de8e:	2240      	movs	r2, #64	@ 0x40
 800de90:	4082      	lsls	r2, r0
 800de92:	4313      	orrs	r3, r2
 800de94:	3401      	adds	r4, #1
 800de96:	9304      	str	r3, [sp, #16]
 800de98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de9c:	4825      	ldr	r0, [pc, #148]	@ (800df34 <_svfiprintf_r+0x1ec>)
 800de9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dea2:	2206      	movs	r2, #6
 800dea4:	f7f2 f97c 	bl	80001a0 <memchr>
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d036      	beq.n	800df1a <_svfiprintf_r+0x1d2>
 800deac:	4b22      	ldr	r3, [pc, #136]	@ (800df38 <_svfiprintf_r+0x1f0>)
 800deae:	bb1b      	cbnz	r3, 800def8 <_svfiprintf_r+0x1b0>
 800deb0:	9b03      	ldr	r3, [sp, #12]
 800deb2:	3307      	adds	r3, #7
 800deb4:	f023 0307 	bic.w	r3, r3, #7
 800deb8:	3308      	adds	r3, #8
 800deba:	9303      	str	r3, [sp, #12]
 800debc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800debe:	4433      	add	r3, r6
 800dec0:	9309      	str	r3, [sp, #36]	@ 0x24
 800dec2:	e76a      	b.n	800dd9a <_svfiprintf_r+0x52>
 800dec4:	fb0c 3202 	mla	r2, ip, r2, r3
 800dec8:	460c      	mov	r4, r1
 800deca:	2001      	movs	r0, #1
 800decc:	e7a8      	b.n	800de20 <_svfiprintf_r+0xd8>
 800dece:	2300      	movs	r3, #0
 800ded0:	3401      	adds	r4, #1
 800ded2:	9305      	str	r3, [sp, #20]
 800ded4:	4619      	mov	r1, r3
 800ded6:	f04f 0c0a 	mov.w	ip, #10
 800deda:	4620      	mov	r0, r4
 800dedc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dee0:	3a30      	subs	r2, #48	@ 0x30
 800dee2:	2a09      	cmp	r2, #9
 800dee4:	d903      	bls.n	800deee <_svfiprintf_r+0x1a6>
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d0c6      	beq.n	800de78 <_svfiprintf_r+0x130>
 800deea:	9105      	str	r1, [sp, #20]
 800deec:	e7c4      	b.n	800de78 <_svfiprintf_r+0x130>
 800deee:	fb0c 2101 	mla	r1, ip, r1, r2
 800def2:	4604      	mov	r4, r0
 800def4:	2301      	movs	r3, #1
 800def6:	e7f0      	b.n	800deda <_svfiprintf_r+0x192>
 800def8:	ab03      	add	r3, sp, #12
 800defa:	9300      	str	r3, [sp, #0]
 800defc:	462a      	mov	r2, r5
 800defe:	4b0f      	ldr	r3, [pc, #60]	@ (800df3c <_svfiprintf_r+0x1f4>)
 800df00:	a904      	add	r1, sp, #16
 800df02:	4638      	mov	r0, r7
 800df04:	f7fd fdf4 	bl	800baf0 <_printf_float>
 800df08:	1c42      	adds	r2, r0, #1
 800df0a:	4606      	mov	r6, r0
 800df0c:	d1d6      	bne.n	800debc <_svfiprintf_r+0x174>
 800df0e:	89ab      	ldrh	r3, [r5, #12]
 800df10:	065b      	lsls	r3, r3, #25
 800df12:	f53f af2d 	bmi.w	800dd70 <_svfiprintf_r+0x28>
 800df16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df18:	e72c      	b.n	800dd74 <_svfiprintf_r+0x2c>
 800df1a:	ab03      	add	r3, sp, #12
 800df1c:	9300      	str	r3, [sp, #0]
 800df1e:	462a      	mov	r2, r5
 800df20:	4b06      	ldr	r3, [pc, #24]	@ (800df3c <_svfiprintf_r+0x1f4>)
 800df22:	a904      	add	r1, sp, #16
 800df24:	4638      	mov	r0, r7
 800df26:	f7fe f87d 	bl	800c024 <_printf_i>
 800df2a:	e7ed      	b.n	800df08 <_svfiprintf_r+0x1c0>
 800df2c:	0800fd2e 	.word	0x0800fd2e
 800df30:	0800fd34 	.word	0x0800fd34
 800df34:	0800fd38 	.word	0x0800fd38
 800df38:	0800baf1 	.word	0x0800baf1
 800df3c:	0800dc91 	.word	0x0800dc91

0800df40 <__sflush_r>:
 800df40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800df44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df46:	0716      	lsls	r6, r2, #28
 800df48:	4605      	mov	r5, r0
 800df4a:	460c      	mov	r4, r1
 800df4c:	d454      	bmi.n	800dff8 <__sflush_r+0xb8>
 800df4e:	684b      	ldr	r3, [r1, #4]
 800df50:	2b00      	cmp	r3, #0
 800df52:	dc02      	bgt.n	800df5a <__sflush_r+0x1a>
 800df54:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800df56:	2b00      	cmp	r3, #0
 800df58:	dd48      	ble.n	800dfec <__sflush_r+0xac>
 800df5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800df5c:	2e00      	cmp	r6, #0
 800df5e:	d045      	beq.n	800dfec <__sflush_r+0xac>
 800df60:	2300      	movs	r3, #0
 800df62:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800df66:	682f      	ldr	r7, [r5, #0]
 800df68:	6a21      	ldr	r1, [r4, #32]
 800df6a:	602b      	str	r3, [r5, #0]
 800df6c:	d030      	beq.n	800dfd0 <__sflush_r+0x90>
 800df6e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800df70:	89a3      	ldrh	r3, [r4, #12]
 800df72:	0759      	lsls	r1, r3, #29
 800df74:	d505      	bpl.n	800df82 <__sflush_r+0x42>
 800df76:	6863      	ldr	r3, [r4, #4]
 800df78:	1ad2      	subs	r2, r2, r3
 800df7a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800df7c:	b10b      	cbz	r3, 800df82 <__sflush_r+0x42>
 800df7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800df80:	1ad2      	subs	r2, r2, r3
 800df82:	2300      	movs	r3, #0
 800df84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800df86:	6a21      	ldr	r1, [r4, #32]
 800df88:	4628      	mov	r0, r5
 800df8a:	47b0      	blx	r6
 800df8c:	1c43      	adds	r3, r0, #1
 800df8e:	89a3      	ldrh	r3, [r4, #12]
 800df90:	d106      	bne.n	800dfa0 <__sflush_r+0x60>
 800df92:	6829      	ldr	r1, [r5, #0]
 800df94:	291d      	cmp	r1, #29
 800df96:	d82b      	bhi.n	800dff0 <__sflush_r+0xb0>
 800df98:	4a28      	ldr	r2, [pc, #160]	@ (800e03c <__sflush_r+0xfc>)
 800df9a:	40ca      	lsrs	r2, r1
 800df9c:	07d6      	lsls	r6, r2, #31
 800df9e:	d527      	bpl.n	800dff0 <__sflush_r+0xb0>
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	6062      	str	r2, [r4, #4]
 800dfa4:	04d9      	lsls	r1, r3, #19
 800dfa6:	6922      	ldr	r2, [r4, #16]
 800dfa8:	6022      	str	r2, [r4, #0]
 800dfaa:	d504      	bpl.n	800dfb6 <__sflush_r+0x76>
 800dfac:	1c42      	adds	r2, r0, #1
 800dfae:	d101      	bne.n	800dfb4 <__sflush_r+0x74>
 800dfb0:	682b      	ldr	r3, [r5, #0]
 800dfb2:	b903      	cbnz	r3, 800dfb6 <__sflush_r+0x76>
 800dfb4:	6560      	str	r0, [r4, #84]	@ 0x54
 800dfb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dfb8:	602f      	str	r7, [r5, #0]
 800dfba:	b1b9      	cbz	r1, 800dfec <__sflush_r+0xac>
 800dfbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dfc0:	4299      	cmp	r1, r3
 800dfc2:	d002      	beq.n	800dfca <__sflush_r+0x8a>
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	f7ff f9eb 	bl	800d3a0 <_free_r>
 800dfca:	2300      	movs	r3, #0
 800dfcc:	6363      	str	r3, [r4, #52]	@ 0x34
 800dfce:	e00d      	b.n	800dfec <__sflush_r+0xac>
 800dfd0:	2301      	movs	r3, #1
 800dfd2:	4628      	mov	r0, r5
 800dfd4:	47b0      	blx	r6
 800dfd6:	4602      	mov	r2, r0
 800dfd8:	1c50      	adds	r0, r2, #1
 800dfda:	d1c9      	bne.n	800df70 <__sflush_r+0x30>
 800dfdc:	682b      	ldr	r3, [r5, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d0c6      	beq.n	800df70 <__sflush_r+0x30>
 800dfe2:	2b1d      	cmp	r3, #29
 800dfe4:	d001      	beq.n	800dfea <__sflush_r+0xaa>
 800dfe6:	2b16      	cmp	r3, #22
 800dfe8:	d11d      	bne.n	800e026 <__sflush_r+0xe6>
 800dfea:	602f      	str	r7, [r5, #0]
 800dfec:	2000      	movs	r0, #0
 800dfee:	e021      	b.n	800e034 <__sflush_r+0xf4>
 800dff0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dff4:	b21b      	sxth	r3, r3
 800dff6:	e01a      	b.n	800e02e <__sflush_r+0xee>
 800dff8:	690f      	ldr	r7, [r1, #16]
 800dffa:	2f00      	cmp	r7, #0
 800dffc:	d0f6      	beq.n	800dfec <__sflush_r+0xac>
 800dffe:	0793      	lsls	r3, r2, #30
 800e000:	680e      	ldr	r6, [r1, #0]
 800e002:	bf08      	it	eq
 800e004:	694b      	ldreq	r3, [r1, #20]
 800e006:	600f      	str	r7, [r1, #0]
 800e008:	bf18      	it	ne
 800e00a:	2300      	movne	r3, #0
 800e00c:	1bf6      	subs	r6, r6, r7
 800e00e:	608b      	str	r3, [r1, #8]
 800e010:	2e00      	cmp	r6, #0
 800e012:	ddeb      	ble.n	800dfec <__sflush_r+0xac>
 800e014:	6a21      	ldr	r1, [r4, #32]
 800e016:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800e01a:	4633      	mov	r3, r6
 800e01c:	463a      	mov	r2, r7
 800e01e:	4628      	mov	r0, r5
 800e020:	47e0      	blx	ip
 800e022:	2800      	cmp	r0, #0
 800e024:	dc07      	bgt.n	800e036 <__sflush_r+0xf6>
 800e026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e02e:	81a3      	strh	r3, [r4, #12]
 800e030:	f04f 30ff 	mov.w	r0, #4294967295
 800e034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e036:	4407      	add	r7, r0
 800e038:	1a36      	subs	r6, r6, r0
 800e03a:	e7e9      	b.n	800e010 <__sflush_r+0xd0>
 800e03c:	20400001 	.word	0x20400001

0800e040 <_fflush_r>:
 800e040:	b538      	push	{r3, r4, r5, lr}
 800e042:	690b      	ldr	r3, [r1, #16]
 800e044:	4605      	mov	r5, r0
 800e046:	460c      	mov	r4, r1
 800e048:	b913      	cbnz	r3, 800e050 <_fflush_r+0x10>
 800e04a:	2500      	movs	r5, #0
 800e04c:	4628      	mov	r0, r5
 800e04e:	bd38      	pop	{r3, r4, r5, pc}
 800e050:	b118      	cbz	r0, 800e05a <_fflush_r+0x1a>
 800e052:	6a03      	ldr	r3, [r0, #32]
 800e054:	b90b      	cbnz	r3, 800e05a <_fflush_r+0x1a>
 800e056:	f7fe f98f 	bl	800c378 <__sinit>
 800e05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d0f3      	beq.n	800e04a <_fflush_r+0xa>
 800e062:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e064:	07d0      	lsls	r0, r2, #31
 800e066:	d404      	bmi.n	800e072 <_fflush_r+0x32>
 800e068:	0599      	lsls	r1, r3, #22
 800e06a:	d402      	bmi.n	800e072 <_fflush_r+0x32>
 800e06c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e06e:	f7fe fb2e 	bl	800c6ce <__retarget_lock_acquire_recursive>
 800e072:	4628      	mov	r0, r5
 800e074:	4621      	mov	r1, r4
 800e076:	f7ff ff63 	bl	800df40 <__sflush_r>
 800e07a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e07c:	07da      	lsls	r2, r3, #31
 800e07e:	4605      	mov	r5, r0
 800e080:	d4e4      	bmi.n	800e04c <_fflush_r+0xc>
 800e082:	89a3      	ldrh	r3, [r4, #12]
 800e084:	059b      	lsls	r3, r3, #22
 800e086:	d4e1      	bmi.n	800e04c <_fflush_r+0xc>
 800e088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e08a:	f7fe fb21 	bl	800c6d0 <__retarget_lock_release_recursive>
 800e08e:	e7dd      	b.n	800e04c <_fflush_r+0xc>

0800e090 <memmove>:
 800e090:	4288      	cmp	r0, r1
 800e092:	b510      	push	{r4, lr}
 800e094:	eb01 0402 	add.w	r4, r1, r2
 800e098:	d902      	bls.n	800e0a0 <memmove+0x10>
 800e09a:	4284      	cmp	r4, r0
 800e09c:	4623      	mov	r3, r4
 800e09e:	d807      	bhi.n	800e0b0 <memmove+0x20>
 800e0a0:	1e43      	subs	r3, r0, #1
 800e0a2:	42a1      	cmp	r1, r4
 800e0a4:	d008      	beq.n	800e0b8 <memmove+0x28>
 800e0a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0ae:	e7f8      	b.n	800e0a2 <memmove+0x12>
 800e0b0:	4402      	add	r2, r0
 800e0b2:	4601      	mov	r1, r0
 800e0b4:	428a      	cmp	r2, r1
 800e0b6:	d100      	bne.n	800e0ba <memmove+0x2a>
 800e0b8:	bd10      	pop	{r4, pc}
 800e0ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0c2:	e7f7      	b.n	800e0b4 <memmove+0x24>

0800e0c4 <_sbrk_r>:
 800e0c4:	b538      	push	{r3, r4, r5, lr}
 800e0c6:	4d06      	ldr	r5, [pc, #24]	@ (800e0e0 <_sbrk_r+0x1c>)
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	4604      	mov	r4, r0
 800e0cc:	4608      	mov	r0, r1
 800e0ce:	602b      	str	r3, [r5, #0]
 800e0d0:	f7f5 f8dc 	bl	800328c <_sbrk>
 800e0d4:	1c43      	adds	r3, r0, #1
 800e0d6:	d102      	bne.n	800e0de <_sbrk_r+0x1a>
 800e0d8:	682b      	ldr	r3, [r5, #0]
 800e0da:	b103      	cbz	r3, 800e0de <_sbrk_r+0x1a>
 800e0dc:	6023      	str	r3, [r4, #0]
 800e0de:	bd38      	pop	{r3, r4, r5, pc}
 800e0e0:	200096c0 	.word	0x200096c0

0800e0e4 <__assert_func>:
 800e0e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0e6:	4614      	mov	r4, r2
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	4b09      	ldr	r3, [pc, #36]	@ (800e110 <__assert_func+0x2c>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	4605      	mov	r5, r0
 800e0f0:	68d8      	ldr	r0, [r3, #12]
 800e0f2:	b14c      	cbz	r4, 800e108 <__assert_func+0x24>
 800e0f4:	4b07      	ldr	r3, [pc, #28]	@ (800e114 <__assert_func+0x30>)
 800e0f6:	9100      	str	r1, [sp, #0]
 800e0f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e0fc:	4906      	ldr	r1, [pc, #24]	@ (800e118 <__assert_func+0x34>)
 800e0fe:	462b      	mov	r3, r5
 800e100:	f000 f870 	bl	800e1e4 <fiprintf>
 800e104:	f000 f880 	bl	800e208 <abort>
 800e108:	4b04      	ldr	r3, [pc, #16]	@ (800e11c <__assert_func+0x38>)
 800e10a:	461c      	mov	r4, r3
 800e10c:	e7f3      	b.n	800e0f6 <__assert_func+0x12>
 800e10e:	bf00      	nop
 800e110:	20000098 	.word	0x20000098
 800e114:	0800fd49 	.word	0x0800fd49
 800e118:	0800fd56 	.word	0x0800fd56
 800e11c:	0800fba0 	.word	0x0800fba0

0800e120 <_calloc_r>:
 800e120:	b570      	push	{r4, r5, r6, lr}
 800e122:	fba1 5402 	umull	r5, r4, r1, r2
 800e126:	b934      	cbnz	r4, 800e136 <_calloc_r+0x16>
 800e128:	4629      	mov	r1, r5
 800e12a:	f7ff f9ad 	bl	800d488 <_malloc_r>
 800e12e:	4606      	mov	r6, r0
 800e130:	b928      	cbnz	r0, 800e13e <_calloc_r+0x1e>
 800e132:	4630      	mov	r0, r6
 800e134:	bd70      	pop	{r4, r5, r6, pc}
 800e136:	220c      	movs	r2, #12
 800e138:	6002      	str	r2, [r0, #0]
 800e13a:	2600      	movs	r6, #0
 800e13c:	e7f9      	b.n	800e132 <_calloc_r+0x12>
 800e13e:	462a      	mov	r2, r5
 800e140:	4621      	mov	r1, r4
 800e142:	f7fe f9c8 	bl	800c4d6 <memset>
 800e146:	e7f4      	b.n	800e132 <_calloc_r+0x12>

0800e148 <__ascii_mbtowc>:
 800e148:	b082      	sub	sp, #8
 800e14a:	b901      	cbnz	r1, 800e14e <__ascii_mbtowc+0x6>
 800e14c:	a901      	add	r1, sp, #4
 800e14e:	b142      	cbz	r2, 800e162 <__ascii_mbtowc+0x1a>
 800e150:	b14b      	cbz	r3, 800e166 <__ascii_mbtowc+0x1e>
 800e152:	7813      	ldrb	r3, [r2, #0]
 800e154:	600b      	str	r3, [r1, #0]
 800e156:	7812      	ldrb	r2, [r2, #0]
 800e158:	1e10      	subs	r0, r2, #0
 800e15a:	bf18      	it	ne
 800e15c:	2001      	movne	r0, #1
 800e15e:	b002      	add	sp, #8
 800e160:	4770      	bx	lr
 800e162:	4610      	mov	r0, r2
 800e164:	e7fb      	b.n	800e15e <__ascii_mbtowc+0x16>
 800e166:	f06f 0001 	mvn.w	r0, #1
 800e16a:	e7f8      	b.n	800e15e <__ascii_mbtowc+0x16>

0800e16c <_realloc_r>:
 800e16c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e170:	4607      	mov	r7, r0
 800e172:	4614      	mov	r4, r2
 800e174:	460d      	mov	r5, r1
 800e176:	b921      	cbnz	r1, 800e182 <_realloc_r+0x16>
 800e178:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e17c:	4611      	mov	r1, r2
 800e17e:	f7ff b983 	b.w	800d488 <_malloc_r>
 800e182:	b92a      	cbnz	r2, 800e190 <_realloc_r+0x24>
 800e184:	f7ff f90c 	bl	800d3a0 <_free_r>
 800e188:	4625      	mov	r5, r4
 800e18a:	4628      	mov	r0, r5
 800e18c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e190:	f000 f841 	bl	800e216 <_malloc_usable_size_r>
 800e194:	4284      	cmp	r4, r0
 800e196:	4606      	mov	r6, r0
 800e198:	d802      	bhi.n	800e1a0 <_realloc_r+0x34>
 800e19a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e19e:	d8f4      	bhi.n	800e18a <_realloc_r+0x1e>
 800e1a0:	4621      	mov	r1, r4
 800e1a2:	4638      	mov	r0, r7
 800e1a4:	f7ff f970 	bl	800d488 <_malloc_r>
 800e1a8:	4680      	mov	r8, r0
 800e1aa:	b908      	cbnz	r0, 800e1b0 <_realloc_r+0x44>
 800e1ac:	4645      	mov	r5, r8
 800e1ae:	e7ec      	b.n	800e18a <_realloc_r+0x1e>
 800e1b0:	42b4      	cmp	r4, r6
 800e1b2:	4622      	mov	r2, r4
 800e1b4:	4629      	mov	r1, r5
 800e1b6:	bf28      	it	cs
 800e1b8:	4632      	movcs	r2, r6
 800e1ba:	f7fe fa8a 	bl	800c6d2 <memcpy>
 800e1be:	4629      	mov	r1, r5
 800e1c0:	4638      	mov	r0, r7
 800e1c2:	f7ff f8ed 	bl	800d3a0 <_free_r>
 800e1c6:	e7f1      	b.n	800e1ac <_realloc_r+0x40>

0800e1c8 <__ascii_wctomb>:
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	4608      	mov	r0, r1
 800e1cc:	b141      	cbz	r1, 800e1e0 <__ascii_wctomb+0x18>
 800e1ce:	2aff      	cmp	r2, #255	@ 0xff
 800e1d0:	d904      	bls.n	800e1dc <__ascii_wctomb+0x14>
 800e1d2:	228a      	movs	r2, #138	@ 0x8a
 800e1d4:	601a      	str	r2, [r3, #0]
 800e1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800e1da:	4770      	bx	lr
 800e1dc:	700a      	strb	r2, [r1, #0]
 800e1de:	2001      	movs	r0, #1
 800e1e0:	4770      	bx	lr
	...

0800e1e4 <fiprintf>:
 800e1e4:	b40e      	push	{r1, r2, r3}
 800e1e6:	b503      	push	{r0, r1, lr}
 800e1e8:	4601      	mov	r1, r0
 800e1ea:	ab03      	add	r3, sp, #12
 800e1ec:	4805      	ldr	r0, [pc, #20]	@ (800e204 <fiprintf+0x20>)
 800e1ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1f2:	6800      	ldr	r0, [r0, #0]
 800e1f4:	9301      	str	r3, [sp, #4]
 800e1f6:	f000 f83d 	bl	800e274 <_vfiprintf_r>
 800e1fa:	b002      	add	sp, #8
 800e1fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e200:	b003      	add	sp, #12
 800e202:	4770      	bx	lr
 800e204:	20000098 	.word	0x20000098

0800e208 <abort>:
 800e208:	b508      	push	{r3, lr}
 800e20a:	2006      	movs	r0, #6
 800e20c:	f000 fa06 	bl	800e61c <raise>
 800e210:	2001      	movs	r0, #1
 800e212:	f7f5 f80d 	bl	8003230 <_exit>

0800e216 <_malloc_usable_size_r>:
 800e216:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e21a:	1f18      	subs	r0, r3, #4
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	bfbc      	itt	lt
 800e220:	580b      	ldrlt	r3, [r1, r0]
 800e222:	18c0      	addlt	r0, r0, r3
 800e224:	4770      	bx	lr

0800e226 <__sfputc_r>:
 800e226:	6893      	ldr	r3, [r2, #8]
 800e228:	3b01      	subs	r3, #1
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	b410      	push	{r4}
 800e22e:	6093      	str	r3, [r2, #8]
 800e230:	da07      	bge.n	800e242 <__sfputc_r+0x1c>
 800e232:	6994      	ldr	r4, [r2, #24]
 800e234:	42a3      	cmp	r3, r4
 800e236:	db01      	blt.n	800e23c <__sfputc_r+0x16>
 800e238:	290a      	cmp	r1, #10
 800e23a:	d102      	bne.n	800e242 <__sfputc_r+0x1c>
 800e23c:	bc10      	pop	{r4}
 800e23e:	f000 b931 	b.w	800e4a4 <__swbuf_r>
 800e242:	6813      	ldr	r3, [r2, #0]
 800e244:	1c58      	adds	r0, r3, #1
 800e246:	6010      	str	r0, [r2, #0]
 800e248:	7019      	strb	r1, [r3, #0]
 800e24a:	4608      	mov	r0, r1
 800e24c:	bc10      	pop	{r4}
 800e24e:	4770      	bx	lr

0800e250 <__sfputs_r>:
 800e250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e252:	4606      	mov	r6, r0
 800e254:	460f      	mov	r7, r1
 800e256:	4614      	mov	r4, r2
 800e258:	18d5      	adds	r5, r2, r3
 800e25a:	42ac      	cmp	r4, r5
 800e25c:	d101      	bne.n	800e262 <__sfputs_r+0x12>
 800e25e:	2000      	movs	r0, #0
 800e260:	e007      	b.n	800e272 <__sfputs_r+0x22>
 800e262:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e266:	463a      	mov	r2, r7
 800e268:	4630      	mov	r0, r6
 800e26a:	f7ff ffdc 	bl	800e226 <__sfputc_r>
 800e26e:	1c43      	adds	r3, r0, #1
 800e270:	d1f3      	bne.n	800e25a <__sfputs_r+0xa>
 800e272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e274 <_vfiprintf_r>:
 800e274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e278:	460d      	mov	r5, r1
 800e27a:	b09d      	sub	sp, #116	@ 0x74
 800e27c:	4614      	mov	r4, r2
 800e27e:	4698      	mov	r8, r3
 800e280:	4606      	mov	r6, r0
 800e282:	b118      	cbz	r0, 800e28c <_vfiprintf_r+0x18>
 800e284:	6a03      	ldr	r3, [r0, #32]
 800e286:	b90b      	cbnz	r3, 800e28c <_vfiprintf_r+0x18>
 800e288:	f7fe f876 	bl	800c378 <__sinit>
 800e28c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e28e:	07d9      	lsls	r1, r3, #31
 800e290:	d405      	bmi.n	800e29e <_vfiprintf_r+0x2a>
 800e292:	89ab      	ldrh	r3, [r5, #12]
 800e294:	059a      	lsls	r2, r3, #22
 800e296:	d402      	bmi.n	800e29e <_vfiprintf_r+0x2a>
 800e298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e29a:	f7fe fa18 	bl	800c6ce <__retarget_lock_acquire_recursive>
 800e29e:	89ab      	ldrh	r3, [r5, #12]
 800e2a0:	071b      	lsls	r3, r3, #28
 800e2a2:	d501      	bpl.n	800e2a8 <_vfiprintf_r+0x34>
 800e2a4:	692b      	ldr	r3, [r5, #16]
 800e2a6:	b99b      	cbnz	r3, 800e2d0 <_vfiprintf_r+0x5c>
 800e2a8:	4629      	mov	r1, r5
 800e2aa:	4630      	mov	r0, r6
 800e2ac:	f000 f938 	bl	800e520 <__swsetup_r>
 800e2b0:	b170      	cbz	r0, 800e2d0 <_vfiprintf_r+0x5c>
 800e2b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2b4:	07dc      	lsls	r4, r3, #31
 800e2b6:	d504      	bpl.n	800e2c2 <_vfiprintf_r+0x4e>
 800e2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e2bc:	b01d      	add	sp, #116	@ 0x74
 800e2be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2c2:	89ab      	ldrh	r3, [r5, #12]
 800e2c4:	0598      	lsls	r0, r3, #22
 800e2c6:	d4f7      	bmi.n	800e2b8 <_vfiprintf_r+0x44>
 800e2c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2ca:	f7fe fa01 	bl	800c6d0 <__retarget_lock_release_recursive>
 800e2ce:	e7f3      	b.n	800e2b8 <_vfiprintf_r+0x44>
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2d4:	2320      	movs	r3, #32
 800e2d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e2da:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2de:	2330      	movs	r3, #48	@ 0x30
 800e2e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e490 <_vfiprintf_r+0x21c>
 800e2e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e2e8:	f04f 0901 	mov.w	r9, #1
 800e2ec:	4623      	mov	r3, r4
 800e2ee:	469a      	mov	sl, r3
 800e2f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2f4:	b10a      	cbz	r2, 800e2fa <_vfiprintf_r+0x86>
 800e2f6:	2a25      	cmp	r2, #37	@ 0x25
 800e2f8:	d1f9      	bne.n	800e2ee <_vfiprintf_r+0x7a>
 800e2fa:	ebba 0b04 	subs.w	fp, sl, r4
 800e2fe:	d00b      	beq.n	800e318 <_vfiprintf_r+0xa4>
 800e300:	465b      	mov	r3, fp
 800e302:	4622      	mov	r2, r4
 800e304:	4629      	mov	r1, r5
 800e306:	4630      	mov	r0, r6
 800e308:	f7ff ffa2 	bl	800e250 <__sfputs_r>
 800e30c:	3001      	adds	r0, #1
 800e30e:	f000 80a7 	beq.w	800e460 <_vfiprintf_r+0x1ec>
 800e312:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e314:	445a      	add	r2, fp
 800e316:	9209      	str	r2, [sp, #36]	@ 0x24
 800e318:	f89a 3000 	ldrb.w	r3, [sl]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	f000 809f 	beq.w	800e460 <_vfiprintf_r+0x1ec>
 800e322:	2300      	movs	r3, #0
 800e324:	f04f 32ff 	mov.w	r2, #4294967295
 800e328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e32c:	f10a 0a01 	add.w	sl, sl, #1
 800e330:	9304      	str	r3, [sp, #16]
 800e332:	9307      	str	r3, [sp, #28]
 800e334:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e338:	931a      	str	r3, [sp, #104]	@ 0x68
 800e33a:	4654      	mov	r4, sl
 800e33c:	2205      	movs	r2, #5
 800e33e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e342:	4853      	ldr	r0, [pc, #332]	@ (800e490 <_vfiprintf_r+0x21c>)
 800e344:	f7f1 ff2c 	bl	80001a0 <memchr>
 800e348:	9a04      	ldr	r2, [sp, #16]
 800e34a:	b9d8      	cbnz	r0, 800e384 <_vfiprintf_r+0x110>
 800e34c:	06d1      	lsls	r1, r2, #27
 800e34e:	bf44      	itt	mi
 800e350:	2320      	movmi	r3, #32
 800e352:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e356:	0713      	lsls	r3, r2, #28
 800e358:	bf44      	itt	mi
 800e35a:	232b      	movmi	r3, #43	@ 0x2b
 800e35c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e360:	f89a 3000 	ldrb.w	r3, [sl]
 800e364:	2b2a      	cmp	r3, #42	@ 0x2a
 800e366:	d015      	beq.n	800e394 <_vfiprintf_r+0x120>
 800e368:	9a07      	ldr	r2, [sp, #28]
 800e36a:	4654      	mov	r4, sl
 800e36c:	2000      	movs	r0, #0
 800e36e:	f04f 0c0a 	mov.w	ip, #10
 800e372:	4621      	mov	r1, r4
 800e374:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e378:	3b30      	subs	r3, #48	@ 0x30
 800e37a:	2b09      	cmp	r3, #9
 800e37c:	d94b      	bls.n	800e416 <_vfiprintf_r+0x1a2>
 800e37e:	b1b0      	cbz	r0, 800e3ae <_vfiprintf_r+0x13a>
 800e380:	9207      	str	r2, [sp, #28]
 800e382:	e014      	b.n	800e3ae <_vfiprintf_r+0x13a>
 800e384:	eba0 0308 	sub.w	r3, r0, r8
 800e388:	fa09 f303 	lsl.w	r3, r9, r3
 800e38c:	4313      	orrs	r3, r2
 800e38e:	9304      	str	r3, [sp, #16]
 800e390:	46a2      	mov	sl, r4
 800e392:	e7d2      	b.n	800e33a <_vfiprintf_r+0xc6>
 800e394:	9b03      	ldr	r3, [sp, #12]
 800e396:	1d19      	adds	r1, r3, #4
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	9103      	str	r1, [sp, #12]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	bfbb      	ittet	lt
 800e3a0:	425b      	neglt	r3, r3
 800e3a2:	f042 0202 	orrlt.w	r2, r2, #2
 800e3a6:	9307      	strge	r3, [sp, #28]
 800e3a8:	9307      	strlt	r3, [sp, #28]
 800e3aa:	bfb8      	it	lt
 800e3ac:	9204      	strlt	r2, [sp, #16]
 800e3ae:	7823      	ldrb	r3, [r4, #0]
 800e3b0:	2b2e      	cmp	r3, #46	@ 0x2e
 800e3b2:	d10a      	bne.n	800e3ca <_vfiprintf_r+0x156>
 800e3b4:	7863      	ldrb	r3, [r4, #1]
 800e3b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3b8:	d132      	bne.n	800e420 <_vfiprintf_r+0x1ac>
 800e3ba:	9b03      	ldr	r3, [sp, #12]
 800e3bc:	1d1a      	adds	r2, r3, #4
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	9203      	str	r2, [sp, #12]
 800e3c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e3c6:	3402      	adds	r4, #2
 800e3c8:	9305      	str	r3, [sp, #20]
 800e3ca:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e494 <_vfiprintf_r+0x220>
 800e3ce:	7821      	ldrb	r1, [r4, #0]
 800e3d0:	2203      	movs	r2, #3
 800e3d2:	4650      	mov	r0, sl
 800e3d4:	f7f1 fee4 	bl	80001a0 <memchr>
 800e3d8:	b138      	cbz	r0, 800e3ea <_vfiprintf_r+0x176>
 800e3da:	9b04      	ldr	r3, [sp, #16]
 800e3dc:	eba0 000a 	sub.w	r0, r0, sl
 800e3e0:	2240      	movs	r2, #64	@ 0x40
 800e3e2:	4082      	lsls	r2, r0
 800e3e4:	4313      	orrs	r3, r2
 800e3e6:	3401      	adds	r4, #1
 800e3e8:	9304      	str	r3, [sp, #16]
 800e3ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3ee:	482a      	ldr	r0, [pc, #168]	@ (800e498 <_vfiprintf_r+0x224>)
 800e3f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e3f4:	2206      	movs	r2, #6
 800e3f6:	f7f1 fed3 	bl	80001a0 <memchr>
 800e3fa:	2800      	cmp	r0, #0
 800e3fc:	d03f      	beq.n	800e47e <_vfiprintf_r+0x20a>
 800e3fe:	4b27      	ldr	r3, [pc, #156]	@ (800e49c <_vfiprintf_r+0x228>)
 800e400:	bb1b      	cbnz	r3, 800e44a <_vfiprintf_r+0x1d6>
 800e402:	9b03      	ldr	r3, [sp, #12]
 800e404:	3307      	adds	r3, #7
 800e406:	f023 0307 	bic.w	r3, r3, #7
 800e40a:	3308      	adds	r3, #8
 800e40c:	9303      	str	r3, [sp, #12]
 800e40e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e410:	443b      	add	r3, r7
 800e412:	9309      	str	r3, [sp, #36]	@ 0x24
 800e414:	e76a      	b.n	800e2ec <_vfiprintf_r+0x78>
 800e416:	fb0c 3202 	mla	r2, ip, r2, r3
 800e41a:	460c      	mov	r4, r1
 800e41c:	2001      	movs	r0, #1
 800e41e:	e7a8      	b.n	800e372 <_vfiprintf_r+0xfe>
 800e420:	2300      	movs	r3, #0
 800e422:	3401      	adds	r4, #1
 800e424:	9305      	str	r3, [sp, #20]
 800e426:	4619      	mov	r1, r3
 800e428:	f04f 0c0a 	mov.w	ip, #10
 800e42c:	4620      	mov	r0, r4
 800e42e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e432:	3a30      	subs	r2, #48	@ 0x30
 800e434:	2a09      	cmp	r2, #9
 800e436:	d903      	bls.n	800e440 <_vfiprintf_r+0x1cc>
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d0c6      	beq.n	800e3ca <_vfiprintf_r+0x156>
 800e43c:	9105      	str	r1, [sp, #20]
 800e43e:	e7c4      	b.n	800e3ca <_vfiprintf_r+0x156>
 800e440:	fb0c 2101 	mla	r1, ip, r1, r2
 800e444:	4604      	mov	r4, r0
 800e446:	2301      	movs	r3, #1
 800e448:	e7f0      	b.n	800e42c <_vfiprintf_r+0x1b8>
 800e44a:	ab03      	add	r3, sp, #12
 800e44c:	9300      	str	r3, [sp, #0]
 800e44e:	462a      	mov	r2, r5
 800e450:	4b13      	ldr	r3, [pc, #76]	@ (800e4a0 <_vfiprintf_r+0x22c>)
 800e452:	a904      	add	r1, sp, #16
 800e454:	4630      	mov	r0, r6
 800e456:	f7fd fb4b 	bl	800baf0 <_printf_float>
 800e45a:	4607      	mov	r7, r0
 800e45c:	1c78      	adds	r0, r7, #1
 800e45e:	d1d6      	bne.n	800e40e <_vfiprintf_r+0x19a>
 800e460:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e462:	07d9      	lsls	r1, r3, #31
 800e464:	d405      	bmi.n	800e472 <_vfiprintf_r+0x1fe>
 800e466:	89ab      	ldrh	r3, [r5, #12]
 800e468:	059a      	lsls	r2, r3, #22
 800e46a:	d402      	bmi.n	800e472 <_vfiprintf_r+0x1fe>
 800e46c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e46e:	f7fe f92f 	bl	800c6d0 <__retarget_lock_release_recursive>
 800e472:	89ab      	ldrh	r3, [r5, #12]
 800e474:	065b      	lsls	r3, r3, #25
 800e476:	f53f af1f 	bmi.w	800e2b8 <_vfiprintf_r+0x44>
 800e47a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e47c:	e71e      	b.n	800e2bc <_vfiprintf_r+0x48>
 800e47e:	ab03      	add	r3, sp, #12
 800e480:	9300      	str	r3, [sp, #0]
 800e482:	462a      	mov	r2, r5
 800e484:	4b06      	ldr	r3, [pc, #24]	@ (800e4a0 <_vfiprintf_r+0x22c>)
 800e486:	a904      	add	r1, sp, #16
 800e488:	4630      	mov	r0, r6
 800e48a:	f7fd fdcb 	bl	800c024 <_printf_i>
 800e48e:	e7e4      	b.n	800e45a <_vfiprintf_r+0x1e6>
 800e490:	0800fd2e 	.word	0x0800fd2e
 800e494:	0800fd34 	.word	0x0800fd34
 800e498:	0800fd38 	.word	0x0800fd38
 800e49c:	0800baf1 	.word	0x0800baf1
 800e4a0:	0800e251 	.word	0x0800e251

0800e4a4 <__swbuf_r>:
 800e4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4a6:	460e      	mov	r6, r1
 800e4a8:	4614      	mov	r4, r2
 800e4aa:	4605      	mov	r5, r0
 800e4ac:	b118      	cbz	r0, 800e4b6 <__swbuf_r+0x12>
 800e4ae:	6a03      	ldr	r3, [r0, #32]
 800e4b0:	b90b      	cbnz	r3, 800e4b6 <__swbuf_r+0x12>
 800e4b2:	f7fd ff61 	bl	800c378 <__sinit>
 800e4b6:	69a3      	ldr	r3, [r4, #24]
 800e4b8:	60a3      	str	r3, [r4, #8]
 800e4ba:	89a3      	ldrh	r3, [r4, #12]
 800e4bc:	071a      	lsls	r2, r3, #28
 800e4be:	d501      	bpl.n	800e4c4 <__swbuf_r+0x20>
 800e4c0:	6923      	ldr	r3, [r4, #16]
 800e4c2:	b943      	cbnz	r3, 800e4d6 <__swbuf_r+0x32>
 800e4c4:	4621      	mov	r1, r4
 800e4c6:	4628      	mov	r0, r5
 800e4c8:	f000 f82a 	bl	800e520 <__swsetup_r>
 800e4cc:	b118      	cbz	r0, 800e4d6 <__swbuf_r+0x32>
 800e4ce:	f04f 37ff 	mov.w	r7, #4294967295
 800e4d2:	4638      	mov	r0, r7
 800e4d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4d6:	6823      	ldr	r3, [r4, #0]
 800e4d8:	6922      	ldr	r2, [r4, #16]
 800e4da:	1a98      	subs	r0, r3, r2
 800e4dc:	6963      	ldr	r3, [r4, #20]
 800e4de:	b2f6      	uxtb	r6, r6
 800e4e0:	4283      	cmp	r3, r0
 800e4e2:	4637      	mov	r7, r6
 800e4e4:	dc05      	bgt.n	800e4f2 <__swbuf_r+0x4e>
 800e4e6:	4621      	mov	r1, r4
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	f7ff fda9 	bl	800e040 <_fflush_r>
 800e4ee:	2800      	cmp	r0, #0
 800e4f0:	d1ed      	bne.n	800e4ce <__swbuf_r+0x2a>
 800e4f2:	68a3      	ldr	r3, [r4, #8]
 800e4f4:	3b01      	subs	r3, #1
 800e4f6:	60a3      	str	r3, [r4, #8]
 800e4f8:	6823      	ldr	r3, [r4, #0]
 800e4fa:	1c5a      	adds	r2, r3, #1
 800e4fc:	6022      	str	r2, [r4, #0]
 800e4fe:	701e      	strb	r6, [r3, #0]
 800e500:	6962      	ldr	r2, [r4, #20]
 800e502:	1c43      	adds	r3, r0, #1
 800e504:	429a      	cmp	r2, r3
 800e506:	d004      	beq.n	800e512 <__swbuf_r+0x6e>
 800e508:	89a3      	ldrh	r3, [r4, #12]
 800e50a:	07db      	lsls	r3, r3, #31
 800e50c:	d5e1      	bpl.n	800e4d2 <__swbuf_r+0x2e>
 800e50e:	2e0a      	cmp	r6, #10
 800e510:	d1df      	bne.n	800e4d2 <__swbuf_r+0x2e>
 800e512:	4621      	mov	r1, r4
 800e514:	4628      	mov	r0, r5
 800e516:	f7ff fd93 	bl	800e040 <_fflush_r>
 800e51a:	2800      	cmp	r0, #0
 800e51c:	d0d9      	beq.n	800e4d2 <__swbuf_r+0x2e>
 800e51e:	e7d6      	b.n	800e4ce <__swbuf_r+0x2a>

0800e520 <__swsetup_r>:
 800e520:	b538      	push	{r3, r4, r5, lr}
 800e522:	4b29      	ldr	r3, [pc, #164]	@ (800e5c8 <__swsetup_r+0xa8>)
 800e524:	4605      	mov	r5, r0
 800e526:	6818      	ldr	r0, [r3, #0]
 800e528:	460c      	mov	r4, r1
 800e52a:	b118      	cbz	r0, 800e534 <__swsetup_r+0x14>
 800e52c:	6a03      	ldr	r3, [r0, #32]
 800e52e:	b90b      	cbnz	r3, 800e534 <__swsetup_r+0x14>
 800e530:	f7fd ff22 	bl	800c378 <__sinit>
 800e534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e538:	0719      	lsls	r1, r3, #28
 800e53a:	d422      	bmi.n	800e582 <__swsetup_r+0x62>
 800e53c:	06da      	lsls	r2, r3, #27
 800e53e:	d407      	bmi.n	800e550 <__swsetup_r+0x30>
 800e540:	2209      	movs	r2, #9
 800e542:	602a      	str	r2, [r5, #0]
 800e544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e548:	81a3      	strh	r3, [r4, #12]
 800e54a:	f04f 30ff 	mov.w	r0, #4294967295
 800e54e:	e033      	b.n	800e5b8 <__swsetup_r+0x98>
 800e550:	0758      	lsls	r0, r3, #29
 800e552:	d512      	bpl.n	800e57a <__swsetup_r+0x5a>
 800e554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e556:	b141      	cbz	r1, 800e56a <__swsetup_r+0x4a>
 800e558:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e55c:	4299      	cmp	r1, r3
 800e55e:	d002      	beq.n	800e566 <__swsetup_r+0x46>
 800e560:	4628      	mov	r0, r5
 800e562:	f7fe ff1d 	bl	800d3a0 <_free_r>
 800e566:	2300      	movs	r3, #0
 800e568:	6363      	str	r3, [r4, #52]	@ 0x34
 800e56a:	89a3      	ldrh	r3, [r4, #12]
 800e56c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e570:	81a3      	strh	r3, [r4, #12]
 800e572:	2300      	movs	r3, #0
 800e574:	6063      	str	r3, [r4, #4]
 800e576:	6923      	ldr	r3, [r4, #16]
 800e578:	6023      	str	r3, [r4, #0]
 800e57a:	89a3      	ldrh	r3, [r4, #12]
 800e57c:	f043 0308 	orr.w	r3, r3, #8
 800e580:	81a3      	strh	r3, [r4, #12]
 800e582:	6923      	ldr	r3, [r4, #16]
 800e584:	b94b      	cbnz	r3, 800e59a <__swsetup_r+0x7a>
 800e586:	89a3      	ldrh	r3, [r4, #12]
 800e588:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e58c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e590:	d003      	beq.n	800e59a <__swsetup_r+0x7a>
 800e592:	4621      	mov	r1, r4
 800e594:	4628      	mov	r0, r5
 800e596:	f000 f883 	bl	800e6a0 <__smakebuf_r>
 800e59a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e59e:	f013 0201 	ands.w	r2, r3, #1
 800e5a2:	d00a      	beq.n	800e5ba <__swsetup_r+0x9a>
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	60a2      	str	r2, [r4, #8]
 800e5a8:	6962      	ldr	r2, [r4, #20]
 800e5aa:	4252      	negs	r2, r2
 800e5ac:	61a2      	str	r2, [r4, #24]
 800e5ae:	6922      	ldr	r2, [r4, #16]
 800e5b0:	b942      	cbnz	r2, 800e5c4 <__swsetup_r+0xa4>
 800e5b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e5b6:	d1c5      	bne.n	800e544 <__swsetup_r+0x24>
 800e5b8:	bd38      	pop	{r3, r4, r5, pc}
 800e5ba:	0799      	lsls	r1, r3, #30
 800e5bc:	bf58      	it	pl
 800e5be:	6962      	ldrpl	r2, [r4, #20]
 800e5c0:	60a2      	str	r2, [r4, #8]
 800e5c2:	e7f4      	b.n	800e5ae <__swsetup_r+0x8e>
 800e5c4:	2000      	movs	r0, #0
 800e5c6:	e7f7      	b.n	800e5b8 <__swsetup_r+0x98>
 800e5c8:	20000098 	.word	0x20000098

0800e5cc <_raise_r>:
 800e5cc:	291f      	cmp	r1, #31
 800e5ce:	b538      	push	{r3, r4, r5, lr}
 800e5d0:	4605      	mov	r5, r0
 800e5d2:	460c      	mov	r4, r1
 800e5d4:	d904      	bls.n	800e5e0 <_raise_r+0x14>
 800e5d6:	2316      	movs	r3, #22
 800e5d8:	6003      	str	r3, [r0, #0]
 800e5da:	f04f 30ff 	mov.w	r0, #4294967295
 800e5de:	bd38      	pop	{r3, r4, r5, pc}
 800e5e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e5e2:	b112      	cbz	r2, 800e5ea <_raise_r+0x1e>
 800e5e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e5e8:	b94b      	cbnz	r3, 800e5fe <_raise_r+0x32>
 800e5ea:	4628      	mov	r0, r5
 800e5ec:	f000 f830 	bl	800e650 <_getpid_r>
 800e5f0:	4622      	mov	r2, r4
 800e5f2:	4601      	mov	r1, r0
 800e5f4:	4628      	mov	r0, r5
 800e5f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5fa:	f000 b817 	b.w	800e62c <_kill_r>
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d00a      	beq.n	800e618 <_raise_r+0x4c>
 800e602:	1c59      	adds	r1, r3, #1
 800e604:	d103      	bne.n	800e60e <_raise_r+0x42>
 800e606:	2316      	movs	r3, #22
 800e608:	6003      	str	r3, [r0, #0]
 800e60a:	2001      	movs	r0, #1
 800e60c:	e7e7      	b.n	800e5de <_raise_r+0x12>
 800e60e:	2100      	movs	r1, #0
 800e610:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e614:	4620      	mov	r0, r4
 800e616:	4798      	blx	r3
 800e618:	2000      	movs	r0, #0
 800e61a:	e7e0      	b.n	800e5de <_raise_r+0x12>

0800e61c <raise>:
 800e61c:	4b02      	ldr	r3, [pc, #8]	@ (800e628 <raise+0xc>)
 800e61e:	4601      	mov	r1, r0
 800e620:	6818      	ldr	r0, [r3, #0]
 800e622:	f7ff bfd3 	b.w	800e5cc <_raise_r>
 800e626:	bf00      	nop
 800e628:	20000098 	.word	0x20000098

0800e62c <_kill_r>:
 800e62c:	b538      	push	{r3, r4, r5, lr}
 800e62e:	4d07      	ldr	r5, [pc, #28]	@ (800e64c <_kill_r+0x20>)
 800e630:	2300      	movs	r3, #0
 800e632:	4604      	mov	r4, r0
 800e634:	4608      	mov	r0, r1
 800e636:	4611      	mov	r1, r2
 800e638:	602b      	str	r3, [r5, #0]
 800e63a:	f7f4 fdf1 	bl	8003220 <_kill>
 800e63e:	1c43      	adds	r3, r0, #1
 800e640:	d102      	bne.n	800e648 <_kill_r+0x1c>
 800e642:	682b      	ldr	r3, [r5, #0]
 800e644:	b103      	cbz	r3, 800e648 <_kill_r+0x1c>
 800e646:	6023      	str	r3, [r4, #0]
 800e648:	bd38      	pop	{r3, r4, r5, pc}
 800e64a:	bf00      	nop
 800e64c:	200096c0 	.word	0x200096c0

0800e650 <_getpid_r>:
 800e650:	f7f4 bde4 	b.w	800321c <_getpid>

0800e654 <__swhatbuf_r>:
 800e654:	b570      	push	{r4, r5, r6, lr}
 800e656:	460c      	mov	r4, r1
 800e658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e65c:	2900      	cmp	r1, #0
 800e65e:	b096      	sub	sp, #88	@ 0x58
 800e660:	4615      	mov	r5, r2
 800e662:	461e      	mov	r6, r3
 800e664:	da0d      	bge.n	800e682 <__swhatbuf_r+0x2e>
 800e666:	89a3      	ldrh	r3, [r4, #12]
 800e668:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e66c:	f04f 0100 	mov.w	r1, #0
 800e670:	bf14      	ite	ne
 800e672:	2340      	movne	r3, #64	@ 0x40
 800e674:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e678:	2000      	movs	r0, #0
 800e67a:	6031      	str	r1, [r6, #0]
 800e67c:	602b      	str	r3, [r5, #0]
 800e67e:	b016      	add	sp, #88	@ 0x58
 800e680:	bd70      	pop	{r4, r5, r6, pc}
 800e682:	466a      	mov	r2, sp
 800e684:	f000 f848 	bl	800e718 <_fstat_r>
 800e688:	2800      	cmp	r0, #0
 800e68a:	dbec      	blt.n	800e666 <__swhatbuf_r+0x12>
 800e68c:	9901      	ldr	r1, [sp, #4]
 800e68e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e692:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e696:	4259      	negs	r1, r3
 800e698:	4159      	adcs	r1, r3
 800e69a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e69e:	e7eb      	b.n	800e678 <__swhatbuf_r+0x24>

0800e6a0 <__smakebuf_r>:
 800e6a0:	898b      	ldrh	r3, [r1, #12]
 800e6a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e6a4:	079d      	lsls	r5, r3, #30
 800e6a6:	4606      	mov	r6, r0
 800e6a8:	460c      	mov	r4, r1
 800e6aa:	d507      	bpl.n	800e6bc <__smakebuf_r+0x1c>
 800e6ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e6b0:	6023      	str	r3, [r4, #0]
 800e6b2:	6123      	str	r3, [r4, #16]
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	6163      	str	r3, [r4, #20]
 800e6b8:	b003      	add	sp, #12
 800e6ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6bc:	ab01      	add	r3, sp, #4
 800e6be:	466a      	mov	r2, sp
 800e6c0:	f7ff ffc8 	bl	800e654 <__swhatbuf_r>
 800e6c4:	9f00      	ldr	r7, [sp, #0]
 800e6c6:	4605      	mov	r5, r0
 800e6c8:	4639      	mov	r1, r7
 800e6ca:	4630      	mov	r0, r6
 800e6cc:	f7fe fedc 	bl	800d488 <_malloc_r>
 800e6d0:	b948      	cbnz	r0, 800e6e6 <__smakebuf_r+0x46>
 800e6d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6d6:	059a      	lsls	r2, r3, #22
 800e6d8:	d4ee      	bmi.n	800e6b8 <__smakebuf_r+0x18>
 800e6da:	f023 0303 	bic.w	r3, r3, #3
 800e6de:	f043 0302 	orr.w	r3, r3, #2
 800e6e2:	81a3      	strh	r3, [r4, #12]
 800e6e4:	e7e2      	b.n	800e6ac <__smakebuf_r+0xc>
 800e6e6:	89a3      	ldrh	r3, [r4, #12]
 800e6e8:	6020      	str	r0, [r4, #0]
 800e6ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6ee:	81a3      	strh	r3, [r4, #12]
 800e6f0:	9b01      	ldr	r3, [sp, #4]
 800e6f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e6f6:	b15b      	cbz	r3, 800e710 <__smakebuf_r+0x70>
 800e6f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6fc:	4630      	mov	r0, r6
 800e6fe:	f000 f81d 	bl	800e73c <_isatty_r>
 800e702:	b128      	cbz	r0, 800e710 <__smakebuf_r+0x70>
 800e704:	89a3      	ldrh	r3, [r4, #12]
 800e706:	f023 0303 	bic.w	r3, r3, #3
 800e70a:	f043 0301 	orr.w	r3, r3, #1
 800e70e:	81a3      	strh	r3, [r4, #12]
 800e710:	89a3      	ldrh	r3, [r4, #12]
 800e712:	431d      	orrs	r5, r3
 800e714:	81a5      	strh	r5, [r4, #12]
 800e716:	e7cf      	b.n	800e6b8 <__smakebuf_r+0x18>

0800e718 <_fstat_r>:
 800e718:	b538      	push	{r3, r4, r5, lr}
 800e71a:	4d07      	ldr	r5, [pc, #28]	@ (800e738 <_fstat_r+0x20>)
 800e71c:	2300      	movs	r3, #0
 800e71e:	4604      	mov	r4, r0
 800e720:	4608      	mov	r0, r1
 800e722:	4611      	mov	r1, r2
 800e724:	602b      	str	r3, [r5, #0]
 800e726:	f7f4 fda8 	bl	800327a <_fstat>
 800e72a:	1c43      	adds	r3, r0, #1
 800e72c:	d102      	bne.n	800e734 <_fstat_r+0x1c>
 800e72e:	682b      	ldr	r3, [r5, #0]
 800e730:	b103      	cbz	r3, 800e734 <_fstat_r+0x1c>
 800e732:	6023      	str	r3, [r4, #0]
 800e734:	bd38      	pop	{r3, r4, r5, pc}
 800e736:	bf00      	nop
 800e738:	200096c0 	.word	0x200096c0

0800e73c <_isatty_r>:
 800e73c:	b538      	push	{r3, r4, r5, lr}
 800e73e:	4d06      	ldr	r5, [pc, #24]	@ (800e758 <_isatty_r+0x1c>)
 800e740:	2300      	movs	r3, #0
 800e742:	4604      	mov	r4, r0
 800e744:	4608      	mov	r0, r1
 800e746:	602b      	str	r3, [r5, #0]
 800e748:	f7f4 fd9c 	bl	8003284 <_isatty>
 800e74c:	1c43      	adds	r3, r0, #1
 800e74e:	d102      	bne.n	800e756 <_isatty_r+0x1a>
 800e750:	682b      	ldr	r3, [r5, #0]
 800e752:	b103      	cbz	r3, 800e756 <_isatty_r+0x1a>
 800e754:	6023      	str	r3, [r4, #0]
 800e756:	bd38      	pop	{r3, r4, r5, pc}
 800e758:	200096c0 	.word	0x200096c0

0800e75c <sqrt>:
 800e75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e75e:	4606      	mov	r6, r0
 800e760:	460f      	mov	r7, r1
 800e762:	f000 f865 	bl	800e830 <__ieee754_sqrt>
 800e766:	4632      	mov	r2, r6
 800e768:	4604      	mov	r4, r0
 800e76a:	460d      	mov	r5, r1
 800e76c:	463b      	mov	r3, r7
 800e76e:	4630      	mov	r0, r6
 800e770:	4639      	mov	r1, r7
 800e772:	f7f2 f9c3 	bl	8000afc <__aeabi_dcmpun>
 800e776:	b990      	cbnz	r0, 800e79e <sqrt+0x42>
 800e778:	2200      	movs	r2, #0
 800e77a:	2300      	movs	r3, #0
 800e77c:	4630      	mov	r0, r6
 800e77e:	4639      	mov	r1, r7
 800e780:	f7f2 f994 	bl	8000aac <__aeabi_dcmplt>
 800e784:	b158      	cbz	r0, 800e79e <sqrt+0x42>
 800e786:	f7fd ff77 	bl	800c678 <__errno>
 800e78a:	2321      	movs	r3, #33	@ 0x21
 800e78c:	6003      	str	r3, [r0, #0]
 800e78e:	2200      	movs	r2, #0
 800e790:	2300      	movs	r3, #0
 800e792:	4610      	mov	r0, r2
 800e794:	4619      	mov	r1, r3
 800e796:	f7f2 f841 	bl	800081c <__aeabi_ddiv>
 800e79a:	4604      	mov	r4, r0
 800e79c:	460d      	mov	r5, r1
 800e79e:	4620      	mov	r0, r4
 800e7a0:	4629      	mov	r1, r5
 800e7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e7a4 <sin>:
 800e7a4:	b530      	push	{r4, r5, lr}
 800e7a6:	4d20      	ldr	r5, [pc, #128]	@ (800e828 <sin+0x84>)
 800e7a8:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800e7ac:	42ac      	cmp	r4, r5
 800e7ae:	b087      	sub	sp, #28
 800e7b0:	4602      	mov	r2, r0
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	d806      	bhi.n	800e7c4 <sin+0x20>
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	9300      	str	r3, [sp, #0]
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	2300      	movs	r3, #0
 800e7be:	f000 f9cb 	bl	800eb58 <__kernel_sin>
 800e7c2:	e004      	b.n	800e7ce <sin+0x2a>
 800e7c4:	4d19      	ldr	r5, [pc, #100]	@ (800e82c <sin+0x88>)
 800e7c6:	42ac      	cmp	r4, r5
 800e7c8:	d903      	bls.n	800e7d2 <sin+0x2e>
 800e7ca:	f7f1 fd45 	bl	8000258 <__aeabi_dsub>
 800e7ce:	b007      	add	sp, #28
 800e7d0:	bd30      	pop	{r4, r5, pc}
 800e7d2:	aa02      	add	r2, sp, #8
 800e7d4:	f000 fa78 	bl	800ecc8 <__ieee754_rem_pio2>
 800e7d8:	f000 0003 	and.w	r0, r0, #3
 800e7dc:	2801      	cmp	r0, #1
 800e7de:	d009      	beq.n	800e7f4 <sin+0x50>
 800e7e0:	2802      	cmp	r0, #2
 800e7e2:	d00e      	beq.n	800e802 <sin+0x5e>
 800e7e4:	b9c0      	cbnz	r0, 800e818 <sin+0x74>
 800e7e6:	2301      	movs	r3, #1
 800e7e8:	9300      	str	r3, [sp, #0]
 800e7ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e7f2:	e7e4      	b.n	800e7be <sin+0x1a>
 800e7f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e7f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7fc:	f000 f8ec 	bl	800e9d8 <__kernel_cos>
 800e800:	e7e5      	b.n	800e7ce <sin+0x2a>
 800e802:	2301      	movs	r3, #1
 800e804:	9300      	str	r3, [sp, #0]
 800e806:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e80a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e80e:	f000 f9a3 	bl	800eb58 <__kernel_sin>
 800e812:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800e816:	e7da      	b.n	800e7ce <sin+0x2a>
 800e818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e81c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e820:	f000 f8da 	bl	800e9d8 <__kernel_cos>
 800e824:	e7f5      	b.n	800e812 <sin+0x6e>
 800e826:	bf00      	nop
 800e828:	3fe921fb 	.word	0x3fe921fb
 800e82c:	7fefffff 	.word	0x7fefffff

0800e830 <__ieee754_sqrt>:
 800e830:	4a65      	ldr	r2, [pc, #404]	@ (800e9c8 <__ieee754_sqrt+0x198>)
 800e832:	438a      	bics	r2, r1
 800e834:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e838:	4606      	mov	r6, r0
 800e83a:	460f      	mov	r7, r1
 800e83c:	460b      	mov	r3, r1
 800e83e:	4604      	mov	r4, r0
 800e840:	d10e      	bne.n	800e860 <__ieee754_sqrt+0x30>
 800e842:	4602      	mov	r2, r0
 800e844:	f7f1 fec0 	bl	80005c8 <__aeabi_dmul>
 800e848:	4602      	mov	r2, r0
 800e84a:	460b      	mov	r3, r1
 800e84c:	4630      	mov	r0, r6
 800e84e:	4639      	mov	r1, r7
 800e850:	f7f1 fd04 	bl	800025c <__adddf3>
 800e854:	4606      	mov	r6, r0
 800e856:	460f      	mov	r7, r1
 800e858:	4630      	mov	r0, r6
 800e85a:	4639      	mov	r1, r7
 800e85c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e860:	2900      	cmp	r1, #0
 800e862:	dc0c      	bgt.n	800e87e <__ieee754_sqrt+0x4e>
 800e864:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800e868:	4302      	orrs	r2, r0
 800e86a:	d0f5      	beq.n	800e858 <__ieee754_sqrt+0x28>
 800e86c:	b189      	cbz	r1, 800e892 <__ieee754_sqrt+0x62>
 800e86e:	4602      	mov	r2, r0
 800e870:	f7f1 fcf2 	bl	8000258 <__aeabi_dsub>
 800e874:	4602      	mov	r2, r0
 800e876:	460b      	mov	r3, r1
 800e878:	f7f1 ffd0 	bl	800081c <__aeabi_ddiv>
 800e87c:	e7ea      	b.n	800e854 <__ieee754_sqrt+0x24>
 800e87e:	150a      	asrs	r2, r1, #20
 800e880:	d115      	bne.n	800e8ae <__ieee754_sqrt+0x7e>
 800e882:	2100      	movs	r1, #0
 800e884:	e009      	b.n	800e89a <__ieee754_sqrt+0x6a>
 800e886:	0ae3      	lsrs	r3, r4, #11
 800e888:	3a15      	subs	r2, #21
 800e88a:	0564      	lsls	r4, r4, #21
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d0fa      	beq.n	800e886 <__ieee754_sqrt+0x56>
 800e890:	e7f7      	b.n	800e882 <__ieee754_sqrt+0x52>
 800e892:	460a      	mov	r2, r1
 800e894:	e7fa      	b.n	800e88c <__ieee754_sqrt+0x5c>
 800e896:	005b      	lsls	r3, r3, #1
 800e898:	3101      	adds	r1, #1
 800e89a:	02d8      	lsls	r0, r3, #11
 800e89c:	d5fb      	bpl.n	800e896 <__ieee754_sqrt+0x66>
 800e89e:	1e48      	subs	r0, r1, #1
 800e8a0:	1a12      	subs	r2, r2, r0
 800e8a2:	f1c1 0020 	rsb	r0, r1, #32
 800e8a6:	fa24 f000 	lsr.w	r0, r4, r0
 800e8aa:	4303      	orrs	r3, r0
 800e8ac:	408c      	lsls	r4, r1
 800e8ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8b2:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800e8b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e8ba:	07d2      	lsls	r2, r2, #31
 800e8bc:	bf5c      	itt	pl
 800e8be:	005b      	lslpl	r3, r3, #1
 800e8c0:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800e8c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e8c8:	bf58      	it	pl
 800e8ca:	0064      	lslpl	r4, r4, #1
 800e8cc:	2700      	movs	r7, #0
 800e8ce:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800e8d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e8d6:	0064      	lsls	r4, r4, #1
 800e8d8:	2116      	movs	r1, #22
 800e8da:	463a      	mov	r2, r7
 800e8dc:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800e8e0:	1815      	adds	r5, r2, r0
 800e8e2:	429d      	cmp	r5, r3
 800e8e4:	bfde      	ittt	le
 800e8e6:	182a      	addle	r2, r5, r0
 800e8e8:	1b5b      	suble	r3, r3, r5
 800e8ea:	183f      	addle	r7, r7, r0
 800e8ec:	0fe5      	lsrs	r5, r4, #31
 800e8ee:	3901      	subs	r1, #1
 800e8f0:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e8f4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e8f8:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800e8fc:	d1f0      	bne.n	800e8e0 <__ieee754_sqrt+0xb0>
 800e8fe:	460d      	mov	r5, r1
 800e900:	2620      	movs	r6, #32
 800e902:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800e906:	4293      	cmp	r3, r2
 800e908:	eb00 0c01 	add.w	ip, r0, r1
 800e90c:	dc02      	bgt.n	800e914 <__ieee754_sqrt+0xe4>
 800e90e:	d113      	bne.n	800e938 <__ieee754_sqrt+0x108>
 800e910:	45a4      	cmp	ip, r4
 800e912:	d811      	bhi.n	800e938 <__ieee754_sqrt+0x108>
 800e914:	f1bc 0f00 	cmp.w	ip, #0
 800e918:	eb0c 0100 	add.w	r1, ip, r0
 800e91c:	da3e      	bge.n	800e99c <__ieee754_sqrt+0x16c>
 800e91e:	2900      	cmp	r1, #0
 800e920:	db3c      	blt.n	800e99c <__ieee754_sqrt+0x16c>
 800e922:	f102 0e01 	add.w	lr, r2, #1
 800e926:	1a9b      	subs	r3, r3, r2
 800e928:	45a4      	cmp	ip, r4
 800e92a:	bf88      	it	hi
 800e92c:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e930:	eba4 040c 	sub.w	r4, r4, ip
 800e934:	4405      	add	r5, r0
 800e936:	4672      	mov	r2, lr
 800e938:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800e93c:	3e01      	subs	r6, #1
 800e93e:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800e942:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e946:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800e94a:	d1dc      	bne.n	800e906 <__ieee754_sqrt+0xd6>
 800e94c:	431c      	orrs	r4, r3
 800e94e:	d01a      	beq.n	800e986 <__ieee754_sqrt+0x156>
 800e950:	4c1e      	ldr	r4, [pc, #120]	@ (800e9cc <__ieee754_sqrt+0x19c>)
 800e952:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800e9d0 <__ieee754_sqrt+0x1a0>
 800e956:	e9d4 0100 	ldrd	r0, r1, [r4]
 800e95a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e95e:	f7f1 fc7b 	bl	8000258 <__aeabi_dsub>
 800e962:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800e966:	4602      	mov	r2, r0
 800e968:	460b      	mov	r3, r1
 800e96a:	4650      	mov	r0, sl
 800e96c:	4659      	mov	r1, fp
 800e96e:	f7f2 f8a7 	bl	8000ac0 <__aeabi_dcmple>
 800e972:	b140      	cbz	r0, 800e986 <__ieee754_sqrt+0x156>
 800e974:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e978:	e9d4 0100 	ldrd	r0, r1, [r4]
 800e97c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e980:	d10e      	bne.n	800e9a0 <__ieee754_sqrt+0x170>
 800e982:	3701      	adds	r7, #1
 800e984:	4635      	mov	r5, r6
 800e986:	107b      	asrs	r3, r7, #1
 800e988:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e98c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e990:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800e994:	086b      	lsrs	r3, r5, #1
 800e996:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800e99a:	e75b      	b.n	800e854 <__ieee754_sqrt+0x24>
 800e99c:	4696      	mov	lr, r2
 800e99e:	e7c2      	b.n	800e926 <__ieee754_sqrt+0xf6>
 800e9a0:	f7f1 fc5c 	bl	800025c <__adddf3>
 800e9a4:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800e9a8:	4602      	mov	r2, r0
 800e9aa:	460b      	mov	r3, r1
 800e9ac:	4650      	mov	r0, sl
 800e9ae:	4659      	mov	r1, fp
 800e9b0:	f7f2 f87c 	bl	8000aac <__aeabi_dcmplt>
 800e9b4:	b120      	cbz	r0, 800e9c0 <__ieee754_sqrt+0x190>
 800e9b6:	1cab      	adds	r3, r5, #2
 800e9b8:	bf08      	it	eq
 800e9ba:	3701      	addeq	r7, #1
 800e9bc:	3502      	adds	r5, #2
 800e9be:	e7e2      	b.n	800e986 <__ieee754_sqrt+0x156>
 800e9c0:	1c6b      	adds	r3, r5, #1
 800e9c2:	f023 0501 	bic.w	r5, r3, #1
 800e9c6:	e7de      	b.n	800e986 <__ieee754_sqrt+0x156>
 800e9c8:	7ff00000 	.word	0x7ff00000
 800e9cc:	08010228 	.word	0x08010228
 800e9d0:	08010220 	.word	0x08010220
 800e9d4:	00000000 	.word	0x00000000

0800e9d8 <__kernel_cos>:
 800e9d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9dc:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800e9e0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800e9e4:	e9cd 2300 	strd	r2, r3, [sp]
 800e9e8:	4680      	mov	r8, r0
 800e9ea:	4689      	mov	r9, r1
 800e9ec:	d204      	bcs.n	800e9f8 <__kernel_cos+0x20>
 800e9ee:	f7f2 f89b 	bl	8000b28 <__aeabi_d2iz>
 800e9f2:	2800      	cmp	r0, #0
 800e9f4:	f000 8086 	beq.w	800eb04 <__kernel_cos+0x12c>
 800e9f8:	4642      	mov	r2, r8
 800e9fa:	464b      	mov	r3, r9
 800e9fc:	4640      	mov	r0, r8
 800e9fe:	4649      	mov	r1, r9
 800ea00:	f7f1 fde2 	bl	80005c8 <__aeabi_dmul>
 800ea04:	4b4e      	ldr	r3, [pc, #312]	@ (800eb40 <__kernel_cos+0x168>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	4604      	mov	r4, r0
 800ea0a:	460d      	mov	r5, r1
 800ea0c:	f7f1 fddc 	bl	80005c8 <__aeabi_dmul>
 800ea10:	a33f      	add	r3, pc, #252	@ (adr r3, 800eb10 <__kernel_cos+0x138>)
 800ea12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea16:	4682      	mov	sl, r0
 800ea18:	468b      	mov	fp, r1
 800ea1a:	4620      	mov	r0, r4
 800ea1c:	4629      	mov	r1, r5
 800ea1e:	f7f1 fdd3 	bl	80005c8 <__aeabi_dmul>
 800ea22:	a33d      	add	r3, pc, #244	@ (adr r3, 800eb18 <__kernel_cos+0x140>)
 800ea24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea28:	f7f1 fc18 	bl	800025c <__adddf3>
 800ea2c:	4622      	mov	r2, r4
 800ea2e:	462b      	mov	r3, r5
 800ea30:	f7f1 fdca 	bl	80005c8 <__aeabi_dmul>
 800ea34:	a33a      	add	r3, pc, #232	@ (adr r3, 800eb20 <__kernel_cos+0x148>)
 800ea36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea3a:	f7f1 fc0d 	bl	8000258 <__aeabi_dsub>
 800ea3e:	4622      	mov	r2, r4
 800ea40:	462b      	mov	r3, r5
 800ea42:	f7f1 fdc1 	bl	80005c8 <__aeabi_dmul>
 800ea46:	a338      	add	r3, pc, #224	@ (adr r3, 800eb28 <__kernel_cos+0x150>)
 800ea48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea4c:	f7f1 fc06 	bl	800025c <__adddf3>
 800ea50:	4622      	mov	r2, r4
 800ea52:	462b      	mov	r3, r5
 800ea54:	f7f1 fdb8 	bl	80005c8 <__aeabi_dmul>
 800ea58:	a335      	add	r3, pc, #212	@ (adr r3, 800eb30 <__kernel_cos+0x158>)
 800ea5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea5e:	f7f1 fbfb 	bl	8000258 <__aeabi_dsub>
 800ea62:	4622      	mov	r2, r4
 800ea64:	462b      	mov	r3, r5
 800ea66:	f7f1 fdaf 	bl	80005c8 <__aeabi_dmul>
 800ea6a:	a333      	add	r3, pc, #204	@ (adr r3, 800eb38 <__kernel_cos+0x160>)
 800ea6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea70:	f7f1 fbf4 	bl	800025c <__adddf3>
 800ea74:	4622      	mov	r2, r4
 800ea76:	462b      	mov	r3, r5
 800ea78:	f7f1 fda6 	bl	80005c8 <__aeabi_dmul>
 800ea7c:	4622      	mov	r2, r4
 800ea7e:	462b      	mov	r3, r5
 800ea80:	f7f1 fda2 	bl	80005c8 <__aeabi_dmul>
 800ea84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea88:	4604      	mov	r4, r0
 800ea8a:	460d      	mov	r5, r1
 800ea8c:	4640      	mov	r0, r8
 800ea8e:	4649      	mov	r1, r9
 800ea90:	f7f1 fd9a 	bl	80005c8 <__aeabi_dmul>
 800ea94:	460b      	mov	r3, r1
 800ea96:	4602      	mov	r2, r0
 800ea98:	4629      	mov	r1, r5
 800ea9a:	4620      	mov	r0, r4
 800ea9c:	f7f1 fbdc 	bl	8000258 <__aeabi_dsub>
 800eaa0:	4b28      	ldr	r3, [pc, #160]	@ (800eb44 <__kernel_cos+0x16c>)
 800eaa2:	429e      	cmp	r6, r3
 800eaa4:	4680      	mov	r8, r0
 800eaa6:	4689      	mov	r9, r1
 800eaa8:	d80e      	bhi.n	800eac8 <__kernel_cos+0xf0>
 800eaaa:	4602      	mov	r2, r0
 800eaac:	460b      	mov	r3, r1
 800eaae:	4650      	mov	r0, sl
 800eab0:	4659      	mov	r1, fp
 800eab2:	f7f1 fbd1 	bl	8000258 <__aeabi_dsub>
 800eab6:	460b      	mov	r3, r1
 800eab8:	4923      	ldr	r1, [pc, #140]	@ (800eb48 <__kernel_cos+0x170>)
 800eaba:	4602      	mov	r2, r0
 800eabc:	2000      	movs	r0, #0
 800eabe:	f7f1 fbcb 	bl	8000258 <__aeabi_dsub>
 800eac2:	b003      	add	sp, #12
 800eac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eac8:	4b20      	ldr	r3, [pc, #128]	@ (800eb4c <__kernel_cos+0x174>)
 800eaca:	491f      	ldr	r1, [pc, #124]	@ (800eb48 <__kernel_cos+0x170>)
 800eacc:	429e      	cmp	r6, r3
 800eace:	bf8c      	ite	hi
 800ead0:	4d1f      	ldrhi	r5, [pc, #124]	@ (800eb50 <__kernel_cos+0x178>)
 800ead2:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 800ead6:	2400      	movs	r4, #0
 800ead8:	4622      	mov	r2, r4
 800eada:	462b      	mov	r3, r5
 800eadc:	2000      	movs	r0, #0
 800eade:	f7f1 fbbb 	bl	8000258 <__aeabi_dsub>
 800eae2:	4622      	mov	r2, r4
 800eae4:	4606      	mov	r6, r0
 800eae6:	460f      	mov	r7, r1
 800eae8:	462b      	mov	r3, r5
 800eaea:	4650      	mov	r0, sl
 800eaec:	4659      	mov	r1, fp
 800eaee:	f7f1 fbb3 	bl	8000258 <__aeabi_dsub>
 800eaf2:	4642      	mov	r2, r8
 800eaf4:	464b      	mov	r3, r9
 800eaf6:	f7f1 fbaf 	bl	8000258 <__aeabi_dsub>
 800eafa:	4602      	mov	r2, r0
 800eafc:	460b      	mov	r3, r1
 800eafe:	4630      	mov	r0, r6
 800eb00:	4639      	mov	r1, r7
 800eb02:	e7dc      	b.n	800eabe <__kernel_cos+0xe6>
 800eb04:	4910      	ldr	r1, [pc, #64]	@ (800eb48 <__kernel_cos+0x170>)
 800eb06:	2000      	movs	r0, #0
 800eb08:	e7db      	b.n	800eac2 <__kernel_cos+0xea>
 800eb0a:	bf00      	nop
 800eb0c:	f3af 8000 	nop.w
 800eb10:	be8838d4 	.word	0xbe8838d4
 800eb14:	bda8fae9 	.word	0xbda8fae9
 800eb18:	bdb4b1c4 	.word	0xbdb4b1c4
 800eb1c:	3e21ee9e 	.word	0x3e21ee9e
 800eb20:	809c52ad 	.word	0x809c52ad
 800eb24:	3e927e4f 	.word	0x3e927e4f
 800eb28:	19cb1590 	.word	0x19cb1590
 800eb2c:	3efa01a0 	.word	0x3efa01a0
 800eb30:	16c15177 	.word	0x16c15177
 800eb34:	3f56c16c 	.word	0x3f56c16c
 800eb38:	5555554c 	.word	0x5555554c
 800eb3c:	3fa55555 	.word	0x3fa55555
 800eb40:	3fe00000 	.word	0x3fe00000
 800eb44:	3fd33332 	.word	0x3fd33332
 800eb48:	3ff00000 	.word	0x3ff00000
 800eb4c:	3fe90000 	.word	0x3fe90000
 800eb50:	3fd20000 	.word	0x3fd20000
 800eb54:	00000000 	.word	0x00000000

0800eb58 <__kernel_sin>:
 800eb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb5c:	461f      	mov	r7, r3
 800eb5e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800eb62:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800eb66:	b085      	sub	sp, #20
 800eb68:	4604      	mov	r4, r0
 800eb6a:	460d      	mov	r5, r1
 800eb6c:	4616      	mov	r6, r2
 800eb6e:	d203      	bcs.n	800eb78 <__kernel_sin+0x20>
 800eb70:	f7f1 ffda 	bl	8000b28 <__aeabi_d2iz>
 800eb74:	2800      	cmp	r0, #0
 800eb76:	d051      	beq.n	800ec1c <__kernel_sin+0xc4>
 800eb78:	4622      	mov	r2, r4
 800eb7a:	462b      	mov	r3, r5
 800eb7c:	4620      	mov	r0, r4
 800eb7e:	4629      	mov	r1, r5
 800eb80:	f7f1 fd22 	bl	80005c8 <__aeabi_dmul>
 800eb84:	4682      	mov	sl, r0
 800eb86:	468b      	mov	fp, r1
 800eb88:	4602      	mov	r2, r0
 800eb8a:	460b      	mov	r3, r1
 800eb8c:	4620      	mov	r0, r4
 800eb8e:	4629      	mov	r1, r5
 800eb90:	f7f1 fd1a 	bl	80005c8 <__aeabi_dmul>
 800eb94:	a33e      	add	r3, pc, #248	@ (adr r3, 800ec90 <__kernel_sin+0x138>)
 800eb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb9a:	4680      	mov	r8, r0
 800eb9c:	4689      	mov	r9, r1
 800eb9e:	4650      	mov	r0, sl
 800eba0:	4659      	mov	r1, fp
 800eba2:	f7f1 fd11 	bl	80005c8 <__aeabi_dmul>
 800eba6:	a33c      	add	r3, pc, #240	@ (adr r3, 800ec98 <__kernel_sin+0x140>)
 800eba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebac:	f7f1 fb54 	bl	8000258 <__aeabi_dsub>
 800ebb0:	4652      	mov	r2, sl
 800ebb2:	465b      	mov	r3, fp
 800ebb4:	f7f1 fd08 	bl	80005c8 <__aeabi_dmul>
 800ebb8:	a339      	add	r3, pc, #228	@ (adr r3, 800eca0 <__kernel_sin+0x148>)
 800ebba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebbe:	f7f1 fb4d 	bl	800025c <__adddf3>
 800ebc2:	4652      	mov	r2, sl
 800ebc4:	465b      	mov	r3, fp
 800ebc6:	f7f1 fcff 	bl	80005c8 <__aeabi_dmul>
 800ebca:	a337      	add	r3, pc, #220	@ (adr r3, 800eca8 <__kernel_sin+0x150>)
 800ebcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd0:	f7f1 fb42 	bl	8000258 <__aeabi_dsub>
 800ebd4:	4652      	mov	r2, sl
 800ebd6:	465b      	mov	r3, fp
 800ebd8:	f7f1 fcf6 	bl	80005c8 <__aeabi_dmul>
 800ebdc:	a334      	add	r3, pc, #208	@ (adr r3, 800ecb0 <__kernel_sin+0x158>)
 800ebde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebe2:	f7f1 fb3b 	bl	800025c <__adddf3>
 800ebe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ebe8:	e9cd 0100 	strd	r0, r1, [sp]
 800ebec:	b9db      	cbnz	r3, 800ec26 <__kernel_sin+0xce>
 800ebee:	4602      	mov	r2, r0
 800ebf0:	460b      	mov	r3, r1
 800ebf2:	4650      	mov	r0, sl
 800ebf4:	4659      	mov	r1, fp
 800ebf6:	f7f1 fce7 	bl	80005c8 <__aeabi_dmul>
 800ebfa:	a32f      	add	r3, pc, #188	@ (adr r3, 800ecb8 <__kernel_sin+0x160>)
 800ebfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec00:	f7f1 fb2a 	bl	8000258 <__aeabi_dsub>
 800ec04:	4642      	mov	r2, r8
 800ec06:	464b      	mov	r3, r9
 800ec08:	f7f1 fcde 	bl	80005c8 <__aeabi_dmul>
 800ec0c:	4602      	mov	r2, r0
 800ec0e:	460b      	mov	r3, r1
 800ec10:	4620      	mov	r0, r4
 800ec12:	4629      	mov	r1, r5
 800ec14:	f7f1 fb22 	bl	800025c <__adddf3>
 800ec18:	4604      	mov	r4, r0
 800ec1a:	460d      	mov	r5, r1
 800ec1c:	4620      	mov	r0, r4
 800ec1e:	4629      	mov	r1, r5
 800ec20:	b005      	add	sp, #20
 800ec22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec26:	4b26      	ldr	r3, [pc, #152]	@ (800ecc0 <__kernel_sin+0x168>)
 800ec28:	2200      	movs	r2, #0
 800ec2a:	4630      	mov	r0, r6
 800ec2c:	4639      	mov	r1, r7
 800ec2e:	f7f1 fccb 	bl	80005c8 <__aeabi_dmul>
 800ec32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec3a:	4640      	mov	r0, r8
 800ec3c:	4649      	mov	r1, r9
 800ec3e:	f7f1 fcc3 	bl	80005c8 <__aeabi_dmul>
 800ec42:	4602      	mov	r2, r0
 800ec44:	460b      	mov	r3, r1
 800ec46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec4a:	f7f1 fb05 	bl	8000258 <__aeabi_dsub>
 800ec4e:	4652      	mov	r2, sl
 800ec50:	465b      	mov	r3, fp
 800ec52:	f7f1 fcb9 	bl	80005c8 <__aeabi_dmul>
 800ec56:	4632      	mov	r2, r6
 800ec58:	463b      	mov	r3, r7
 800ec5a:	f7f1 fafd 	bl	8000258 <__aeabi_dsub>
 800ec5e:	a316      	add	r3, pc, #88	@ (adr r3, 800ecb8 <__kernel_sin+0x160>)
 800ec60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec64:	4606      	mov	r6, r0
 800ec66:	460f      	mov	r7, r1
 800ec68:	4640      	mov	r0, r8
 800ec6a:	4649      	mov	r1, r9
 800ec6c:	f7f1 fcac 	bl	80005c8 <__aeabi_dmul>
 800ec70:	4602      	mov	r2, r0
 800ec72:	460b      	mov	r3, r1
 800ec74:	4630      	mov	r0, r6
 800ec76:	4639      	mov	r1, r7
 800ec78:	f7f1 faf0 	bl	800025c <__adddf3>
 800ec7c:	4602      	mov	r2, r0
 800ec7e:	460b      	mov	r3, r1
 800ec80:	4620      	mov	r0, r4
 800ec82:	4629      	mov	r1, r5
 800ec84:	f7f1 fae8 	bl	8000258 <__aeabi_dsub>
 800ec88:	e7c6      	b.n	800ec18 <__kernel_sin+0xc0>
 800ec8a:	bf00      	nop
 800ec8c:	f3af 8000 	nop.w
 800ec90:	5acfd57c 	.word	0x5acfd57c
 800ec94:	3de5d93a 	.word	0x3de5d93a
 800ec98:	8a2b9ceb 	.word	0x8a2b9ceb
 800ec9c:	3e5ae5e6 	.word	0x3e5ae5e6
 800eca0:	57b1fe7d 	.word	0x57b1fe7d
 800eca4:	3ec71de3 	.word	0x3ec71de3
 800eca8:	19c161d5 	.word	0x19c161d5
 800ecac:	3f2a01a0 	.word	0x3f2a01a0
 800ecb0:	1110f8a6 	.word	0x1110f8a6
 800ecb4:	3f811111 	.word	0x3f811111
 800ecb8:	55555549 	.word	0x55555549
 800ecbc:	3fc55555 	.word	0x3fc55555
 800ecc0:	3fe00000 	.word	0x3fe00000
 800ecc4:	00000000 	.word	0x00000000

0800ecc8 <__ieee754_rem_pio2>:
 800ecc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eccc:	4bc4      	ldr	r3, [pc, #784]	@ (800efe0 <__ieee754_rem_pio2+0x318>)
 800ecce:	b08d      	sub	sp, #52	@ 0x34
 800ecd0:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800ecd4:	4598      	cmp	r8, r3
 800ecd6:	4606      	mov	r6, r0
 800ecd8:	460f      	mov	r7, r1
 800ecda:	4614      	mov	r4, r2
 800ecdc:	9104      	str	r1, [sp, #16]
 800ecde:	d807      	bhi.n	800ecf0 <__ieee754_rem_pio2+0x28>
 800ece0:	e9c2 6700 	strd	r6, r7, [r2]
 800ece4:	2300      	movs	r3, #0
 800ece6:	2200      	movs	r2, #0
 800ece8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ecec:	2500      	movs	r5, #0
 800ecee:	e026      	b.n	800ed3e <__ieee754_rem_pio2+0x76>
 800ecf0:	4bbc      	ldr	r3, [pc, #752]	@ (800efe4 <__ieee754_rem_pio2+0x31c>)
 800ecf2:	4598      	cmp	r8, r3
 800ecf4:	d876      	bhi.n	800ede4 <__ieee754_rem_pio2+0x11c>
 800ecf6:	9b04      	ldr	r3, [sp, #16]
 800ecf8:	4dbb      	ldr	r5, [pc, #748]	@ (800efe8 <__ieee754_rem_pio2+0x320>)
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	a3aa      	add	r3, pc, #680	@ (adr r3, 800efa8 <__ieee754_rem_pio2+0x2e0>)
 800ecfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed02:	dd38      	ble.n	800ed76 <__ieee754_rem_pio2+0xae>
 800ed04:	f7f1 faa8 	bl	8000258 <__aeabi_dsub>
 800ed08:	45a8      	cmp	r8, r5
 800ed0a:	4606      	mov	r6, r0
 800ed0c:	460f      	mov	r7, r1
 800ed0e:	d01a      	beq.n	800ed46 <__ieee754_rem_pio2+0x7e>
 800ed10:	a3a7      	add	r3, pc, #668	@ (adr r3, 800efb0 <__ieee754_rem_pio2+0x2e8>)
 800ed12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed16:	f7f1 fa9f 	bl	8000258 <__aeabi_dsub>
 800ed1a:	4602      	mov	r2, r0
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	4680      	mov	r8, r0
 800ed20:	4689      	mov	r9, r1
 800ed22:	4630      	mov	r0, r6
 800ed24:	4639      	mov	r1, r7
 800ed26:	f7f1 fa97 	bl	8000258 <__aeabi_dsub>
 800ed2a:	a3a1      	add	r3, pc, #644	@ (adr r3, 800efb0 <__ieee754_rem_pio2+0x2e8>)
 800ed2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed30:	f7f1 fa92 	bl	8000258 <__aeabi_dsub>
 800ed34:	e9c4 8900 	strd	r8, r9, [r4]
 800ed38:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ed3c:	2501      	movs	r5, #1
 800ed3e:	4628      	mov	r0, r5
 800ed40:	b00d      	add	sp, #52	@ 0x34
 800ed42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed46:	a39c      	add	r3, pc, #624	@ (adr r3, 800efb8 <__ieee754_rem_pio2+0x2f0>)
 800ed48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4c:	f7f1 fa84 	bl	8000258 <__aeabi_dsub>
 800ed50:	a39b      	add	r3, pc, #620	@ (adr r3, 800efc0 <__ieee754_rem_pio2+0x2f8>)
 800ed52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed56:	4606      	mov	r6, r0
 800ed58:	460f      	mov	r7, r1
 800ed5a:	f7f1 fa7d 	bl	8000258 <__aeabi_dsub>
 800ed5e:	4602      	mov	r2, r0
 800ed60:	460b      	mov	r3, r1
 800ed62:	4680      	mov	r8, r0
 800ed64:	4689      	mov	r9, r1
 800ed66:	4630      	mov	r0, r6
 800ed68:	4639      	mov	r1, r7
 800ed6a:	f7f1 fa75 	bl	8000258 <__aeabi_dsub>
 800ed6e:	a394      	add	r3, pc, #592	@ (adr r3, 800efc0 <__ieee754_rem_pio2+0x2f8>)
 800ed70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed74:	e7dc      	b.n	800ed30 <__ieee754_rem_pio2+0x68>
 800ed76:	f7f1 fa71 	bl	800025c <__adddf3>
 800ed7a:	45a8      	cmp	r8, r5
 800ed7c:	4606      	mov	r6, r0
 800ed7e:	460f      	mov	r7, r1
 800ed80:	d018      	beq.n	800edb4 <__ieee754_rem_pio2+0xec>
 800ed82:	a38b      	add	r3, pc, #556	@ (adr r3, 800efb0 <__ieee754_rem_pio2+0x2e8>)
 800ed84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed88:	f7f1 fa68 	bl	800025c <__adddf3>
 800ed8c:	4602      	mov	r2, r0
 800ed8e:	460b      	mov	r3, r1
 800ed90:	4680      	mov	r8, r0
 800ed92:	4689      	mov	r9, r1
 800ed94:	4630      	mov	r0, r6
 800ed96:	4639      	mov	r1, r7
 800ed98:	f7f1 fa5e 	bl	8000258 <__aeabi_dsub>
 800ed9c:	a384      	add	r3, pc, #528	@ (adr r3, 800efb0 <__ieee754_rem_pio2+0x2e8>)
 800ed9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eda2:	f7f1 fa5b 	bl	800025c <__adddf3>
 800eda6:	f04f 35ff 	mov.w	r5, #4294967295
 800edaa:	e9c4 8900 	strd	r8, r9, [r4]
 800edae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800edb2:	e7c4      	b.n	800ed3e <__ieee754_rem_pio2+0x76>
 800edb4:	a380      	add	r3, pc, #512	@ (adr r3, 800efb8 <__ieee754_rem_pio2+0x2f0>)
 800edb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edba:	f7f1 fa4f 	bl	800025c <__adddf3>
 800edbe:	a380      	add	r3, pc, #512	@ (adr r3, 800efc0 <__ieee754_rem_pio2+0x2f8>)
 800edc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edc4:	4606      	mov	r6, r0
 800edc6:	460f      	mov	r7, r1
 800edc8:	f7f1 fa48 	bl	800025c <__adddf3>
 800edcc:	4602      	mov	r2, r0
 800edce:	460b      	mov	r3, r1
 800edd0:	4680      	mov	r8, r0
 800edd2:	4689      	mov	r9, r1
 800edd4:	4630      	mov	r0, r6
 800edd6:	4639      	mov	r1, r7
 800edd8:	f7f1 fa3e 	bl	8000258 <__aeabi_dsub>
 800eddc:	a378      	add	r3, pc, #480	@ (adr r3, 800efc0 <__ieee754_rem_pio2+0x2f8>)
 800edde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede2:	e7de      	b.n	800eda2 <__ieee754_rem_pio2+0xda>
 800ede4:	4b81      	ldr	r3, [pc, #516]	@ (800efec <__ieee754_rem_pio2+0x324>)
 800ede6:	4598      	cmp	r8, r3
 800ede8:	f200 80cf 	bhi.w	800ef8a <__ieee754_rem_pio2+0x2c2>
 800edec:	f000 f962 	bl	800f0b4 <fabs>
 800edf0:	a375      	add	r3, pc, #468	@ (adr r3, 800efc8 <__ieee754_rem_pio2+0x300>)
 800edf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf6:	4606      	mov	r6, r0
 800edf8:	460f      	mov	r7, r1
 800edfa:	f7f1 fbe5 	bl	80005c8 <__aeabi_dmul>
 800edfe:	4b7c      	ldr	r3, [pc, #496]	@ (800eff0 <__ieee754_rem_pio2+0x328>)
 800ee00:	2200      	movs	r2, #0
 800ee02:	f7f1 fa2b 	bl	800025c <__adddf3>
 800ee06:	f7f1 fe8f 	bl	8000b28 <__aeabi_d2iz>
 800ee0a:	4605      	mov	r5, r0
 800ee0c:	f7f1 fb72 	bl	80004f4 <__aeabi_i2d>
 800ee10:	4602      	mov	r2, r0
 800ee12:	460b      	mov	r3, r1
 800ee14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ee18:	a363      	add	r3, pc, #396	@ (adr r3, 800efa8 <__ieee754_rem_pio2+0x2e0>)
 800ee1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee1e:	f7f1 fbd3 	bl	80005c8 <__aeabi_dmul>
 800ee22:	4602      	mov	r2, r0
 800ee24:	460b      	mov	r3, r1
 800ee26:	4630      	mov	r0, r6
 800ee28:	4639      	mov	r1, r7
 800ee2a:	f7f1 fa15 	bl	8000258 <__aeabi_dsub>
 800ee2e:	a360      	add	r3, pc, #384	@ (adr r3, 800efb0 <__ieee754_rem_pio2+0x2e8>)
 800ee30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee34:	4682      	mov	sl, r0
 800ee36:	468b      	mov	fp, r1
 800ee38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee3c:	f7f1 fbc4 	bl	80005c8 <__aeabi_dmul>
 800ee40:	2d1f      	cmp	r5, #31
 800ee42:	4606      	mov	r6, r0
 800ee44:	460f      	mov	r7, r1
 800ee46:	dc0c      	bgt.n	800ee62 <__ieee754_rem_pio2+0x19a>
 800ee48:	4b6a      	ldr	r3, [pc, #424]	@ (800eff4 <__ieee754_rem_pio2+0x32c>)
 800ee4a:	1e6a      	subs	r2, r5, #1
 800ee4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee50:	4543      	cmp	r3, r8
 800ee52:	d006      	beq.n	800ee62 <__ieee754_rem_pio2+0x19a>
 800ee54:	4632      	mov	r2, r6
 800ee56:	463b      	mov	r3, r7
 800ee58:	4650      	mov	r0, sl
 800ee5a:	4659      	mov	r1, fp
 800ee5c:	f7f1 f9fc 	bl	8000258 <__aeabi_dsub>
 800ee60:	e00e      	b.n	800ee80 <__ieee754_rem_pio2+0x1b8>
 800ee62:	463b      	mov	r3, r7
 800ee64:	4632      	mov	r2, r6
 800ee66:	4650      	mov	r0, sl
 800ee68:	4659      	mov	r1, fp
 800ee6a:	f7f1 f9f5 	bl	8000258 <__aeabi_dsub>
 800ee6e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ee72:	9305      	str	r3, [sp, #20]
 800ee74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ee78:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800ee7c:	2b10      	cmp	r3, #16
 800ee7e:	dc02      	bgt.n	800ee86 <__ieee754_rem_pio2+0x1be>
 800ee80:	e9c4 0100 	strd	r0, r1, [r4]
 800ee84:	e039      	b.n	800eefa <__ieee754_rem_pio2+0x232>
 800ee86:	a34c      	add	r3, pc, #304	@ (adr r3, 800efb8 <__ieee754_rem_pio2+0x2f0>)
 800ee88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee90:	f7f1 fb9a 	bl	80005c8 <__aeabi_dmul>
 800ee94:	4606      	mov	r6, r0
 800ee96:	460f      	mov	r7, r1
 800ee98:	4602      	mov	r2, r0
 800ee9a:	460b      	mov	r3, r1
 800ee9c:	4650      	mov	r0, sl
 800ee9e:	4659      	mov	r1, fp
 800eea0:	f7f1 f9da 	bl	8000258 <__aeabi_dsub>
 800eea4:	4602      	mov	r2, r0
 800eea6:	460b      	mov	r3, r1
 800eea8:	4680      	mov	r8, r0
 800eeaa:	4689      	mov	r9, r1
 800eeac:	4650      	mov	r0, sl
 800eeae:	4659      	mov	r1, fp
 800eeb0:	f7f1 f9d2 	bl	8000258 <__aeabi_dsub>
 800eeb4:	4632      	mov	r2, r6
 800eeb6:	463b      	mov	r3, r7
 800eeb8:	f7f1 f9ce 	bl	8000258 <__aeabi_dsub>
 800eebc:	a340      	add	r3, pc, #256	@ (adr r3, 800efc0 <__ieee754_rem_pio2+0x2f8>)
 800eebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eec2:	4606      	mov	r6, r0
 800eec4:	460f      	mov	r7, r1
 800eec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eeca:	f7f1 fb7d 	bl	80005c8 <__aeabi_dmul>
 800eece:	4632      	mov	r2, r6
 800eed0:	463b      	mov	r3, r7
 800eed2:	f7f1 f9c1 	bl	8000258 <__aeabi_dsub>
 800eed6:	4602      	mov	r2, r0
 800eed8:	460b      	mov	r3, r1
 800eeda:	4606      	mov	r6, r0
 800eedc:	460f      	mov	r7, r1
 800eede:	4640      	mov	r0, r8
 800eee0:	4649      	mov	r1, r9
 800eee2:	f7f1 f9b9 	bl	8000258 <__aeabi_dsub>
 800eee6:	9a05      	ldr	r2, [sp, #20]
 800eee8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800eeec:	1ad3      	subs	r3, r2, r3
 800eeee:	2b31      	cmp	r3, #49	@ 0x31
 800eef0:	dc20      	bgt.n	800ef34 <__ieee754_rem_pio2+0x26c>
 800eef2:	e9c4 0100 	strd	r0, r1, [r4]
 800eef6:	46c2      	mov	sl, r8
 800eef8:	46cb      	mov	fp, r9
 800eefa:	e9d4 8900 	ldrd	r8, r9, [r4]
 800eefe:	4650      	mov	r0, sl
 800ef00:	4642      	mov	r2, r8
 800ef02:	464b      	mov	r3, r9
 800ef04:	4659      	mov	r1, fp
 800ef06:	f7f1 f9a7 	bl	8000258 <__aeabi_dsub>
 800ef0a:	463b      	mov	r3, r7
 800ef0c:	4632      	mov	r2, r6
 800ef0e:	f7f1 f9a3 	bl	8000258 <__aeabi_dsub>
 800ef12:	9b04      	ldr	r3, [sp, #16]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef1a:	f6bf af10 	bge.w	800ed3e <__ieee754_rem_pio2+0x76>
 800ef1e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800ef22:	6063      	str	r3, [r4, #4]
 800ef24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ef28:	f8c4 8000 	str.w	r8, [r4]
 800ef2c:	60a0      	str	r0, [r4, #8]
 800ef2e:	60e3      	str	r3, [r4, #12]
 800ef30:	426d      	negs	r5, r5
 800ef32:	e704      	b.n	800ed3e <__ieee754_rem_pio2+0x76>
 800ef34:	a326      	add	r3, pc, #152	@ (adr r3, 800efd0 <__ieee754_rem_pio2+0x308>)
 800ef36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef3e:	f7f1 fb43 	bl	80005c8 <__aeabi_dmul>
 800ef42:	4606      	mov	r6, r0
 800ef44:	460f      	mov	r7, r1
 800ef46:	4602      	mov	r2, r0
 800ef48:	460b      	mov	r3, r1
 800ef4a:	4640      	mov	r0, r8
 800ef4c:	4649      	mov	r1, r9
 800ef4e:	f7f1 f983 	bl	8000258 <__aeabi_dsub>
 800ef52:	4602      	mov	r2, r0
 800ef54:	460b      	mov	r3, r1
 800ef56:	4682      	mov	sl, r0
 800ef58:	468b      	mov	fp, r1
 800ef5a:	4640      	mov	r0, r8
 800ef5c:	4649      	mov	r1, r9
 800ef5e:	f7f1 f97b 	bl	8000258 <__aeabi_dsub>
 800ef62:	4632      	mov	r2, r6
 800ef64:	463b      	mov	r3, r7
 800ef66:	f7f1 f977 	bl	8000258 <__aeabi_dsub>
 800ef6a:	a31b      	add	r3, pc, #108	@ (adr r3, 800efd8 <__ieee754_rem_pio2+0x310>)
 800ef6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef70:	4606      	mov	r6, r0
 800ef72:	460f      	mov	r7, r1
 800ef74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef78:	f7f1 fb26 	bl	80005c8 <__aeabi_dmul>
 800ef7c:	4632      	mov	r2, r6
 800ef7e:	463b      	mov	r3, r7
 800ef80:	f7f1 f96a 	bl	8000258 <__aeabi_dsub>
 800ef84:	4606      	mov	r6, r0
 800ef86:	460f      	mov	r7, r1
 800ef88:	e764      	b.n	800ee54 <__ieee754_rem_pio2+0x18c>
 800ef8a:	4b1b      	ldr	r3, [pc, #108]	@ (800eff8 <__ieee754_rem_pio2+0x330>)
 800ef8c:	4598      	cmp	r8, r3
 800ef8e:	d935      	bls.n	800effc <__ieee754_rem_pio2+0x334>
 800ef90:	4602      	mov	r2, r0
 800ef92:	460b      	mov	r3, r1
 800ef94:	f7f1 f960 	bl	8000258 <__aeabi_dsub>
 800ef98:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef9c:	e9c4 0100 	strd	r0, r1, [r4]
 800efa0:	e6a4      	b.n	800ecec <__ieee754_rem_pio2+0x24>
 800efa2:	bf00      	nop
 800efa4:	f3af 8000 	nop.w
 800efa8:	54400000 	.word	0x54400000
 800efac:	3ff921fb 	.word	0x3ff921fb
 800efb0:	1a626331 	.word	0x1a626331
 800efb4:	3dd0b461 	.word	0x3dd0b461
 800efb8:	1a600000 	.word	0x1a600000
 800efbc:	3dd0b461 	.word	0x3dd0b461
 800efc0:	2e037073 	.word	0x2e037073
 800efc4:	3ba3198a 	.word	0x3ba3198a
 800efc8:	6dc9c883 	.word	0x6dc9c883
 800efcc:	3fe45f30 	.word	0x3fe45f30
 800efd0:	2e000000 	.word	0x2e000000
 800efd4:	3ba3198a 	.word	0x3ba3198a
 800efd8:	252049c1 	.word	0x252049c1
 800efdc:	397b839a 	.word	0x397b839a
 800efe0:	3fe921fb 	.word	0x3fe921fb
 800efe4:	4002d97b 	.word	0x4002d97b
 800efe8:	3ff921fb 	.word	0x3ff921fb
 800efec:	413921fb 	.word	0x413921fb
 800eff0:	3fe00000 	.word	0x3fe00000
 800eff4:	08010230 	.word	0x08010230
 800eff8:	7fefffff 	.word	0x7fefffff
 800effc:	ea4f 5528 	mov.w	r5, r8, asr #20
 800f000:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800f004:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800f008:	460f      	mov	r7, r1
 800f00a:	f7f1 fd8d 	bl	8000b28 <__aeabi_d2iz>
 800f00e:	f7f1 fa71 	bl	80004f4 <__aeabi_i2d>
 800f012:	4602      	mov	r2, r0
 800f014:	460b      	mov	r3, r1
 800f016:	4630      	mov	r0, r6
 800f018:	4639      	mov	r1, r7
 800f01a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f01e:	f7f1 f91b 	bl	8000258 <__aeabi_dsub>
 800f022:	4b22      	ldr	r3, [pc, #136]	@ (800f0ac <__ieee754_rem_pio2+0x3e4>)
 800f024:	2200      	movs	r2, #0
 800f026:	f7f1 facf 	bl	80005c8 <__aeabi_dmul>
 800f02a:	460f      	mov	r7, r1
 800f02c:	4606      	mov	r6, r0
 800f02e:	f7f1 fd7b 	bl	8000b28 <__aeabi_d2iz>
 800f032:	f7f1 fa5f 	bl	80004f4 <__aeabi_i2d>
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	4630      	mov	r0, r6
 800f03c:	4639      	mov	r1, r7
 800f03e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f042:	f7f1 f909 	bl	8000258 <__aeabi_dsub>
 800f046:	4b19      	ldr	r3, [pc, #100]	@ (800f0ac <__ieee754_rem_pio2+0x3e4>)
 800f048:	2200      	movs	r2, #0
 800f04a:	f7f1 fabd 	bl	80005c8 <__aeabi_dmul>
 800f04e:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800f052:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800f056:	f04f 0803 	mov.w	r8, #3
 800f05a:	2600      	movs	r6, #0
 800f05c:	2700      	movs	r7, #0
 800f05e:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800f062:	4632      	mov	r2, r6
 800f064:	463b      	mov	r3, r7
 800f066:	46c2      	mov	sl, r8
 800f068:	f108 38ff 	add.w	r8, r8, #4294967295
 800f06c:	f7f1 fd14 	bl	8000a98 <__aeabi_dcmpeq>
 800f070:	2800      	cmp	r0, #0
 800f072:	d1f4      	bne.n	800f05e <__ieee754_rem_pio2+0x396>
 800f074:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b0 <__ieee754_rem_pio2+0x3e8>)
 800f076:	9301      	str	r3, [sp, #4]
 800f078:	2302      	movs	r3, #2
 800f07a:	9300      	str	r3, [sp, #0]
 800f07c:	462a      	mov	r2, r5
 800f07e:	4653      	mov	r3, sl
 800f080:	4621      	mov	r1, r4
 800f082:	a806      	add	r0, sp, #24
 800f084:	f000 f81a 	bl	800f0bc <__kernel_rem_pio2>
 800f088:	9b04      	ldr	r3, [sp, #16]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	4605      	mov	r5, r0
 800f08e:	f6bf ae56 	bge.w	800ed3e <__ieee754_rem_pio2+0x76>
 800f092:	e9d4 2100 	ldrd	r2, r1, [r4]
 800f096:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f09a:	e9c4 2300 	strd	r2, r3, [r4]
 800f09e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800f0a2:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0a6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800f0aa:	e741      	b.n	800ef30 <__ieee754_rem_pio2+0x268>
 800f0ac:	41700000 	.word	0x41700000
 800f0b0:	080102b0 	.word	0x080102b0

0800f0b4 <fabs>:
 800f0b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f0b8:	4619      	mov	r1, r3
 800f0ba:	4770      	bx	lr

0800f0bc <__kernel_rem_pio2>:
 800f0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0c0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800f0c4:	f112 0f14 	cmn.w	r2, #20
 800f0c8:	9308      	str	r3, [sp, #32]
 800f0ca:	9104      	str	r1, [sp, #16]
 800f0cc:	4bb9      	ldr	r3, [pc, #740]	@ (800f3b4 <__kernel_rem_pio2+0x2f8>)
 800f0ce:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 800f0d0:	9009      	str	r0, [sp, #36]	@ 0x24
 800f0d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f0d6:	9302      	str	r3, [sp, #8]
 800f0d8:	9b08      	ldr	r3, [sp, #32]
 800f0da:	f103 33ff 	add.w	r3, r3, #4294967295
 800f0de:	bfa8      	it	ge
 800f0e0:	1ed4      	subge	r4, r2, #3
 800f0e2:	9306      	str	r3, [sp, #24]
 800f0e4:	bfb2      	itee	lt
 800f0e6:	2400      	movlt	r4, #0
 800f0e8:	2318      	movge	r3, #24
 800f0ea:	fb94 f4f3 	sdivge	r4, r4, r3
 800f0ee:	f06f 0317 	mvn.w	r3, #23
 800f0f2:	fb04 3303 	mla	r3, r4, r3, r3
 800f0f6:	eb03 0a02 	add.w	sl, r3, r2
 800f0fa:	9a06      	ldr	r2, [sp, #24]
 800f0fc:	9b02      	ldr	r3, [sp, #8]
 800f0fe:	eb03 0802 	add.w	r8, r3, r2
 800f102:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 800f104:	1aa7      	subs	r7, r4, r2
 800f106:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f10a:	ae20      	add	r6, sp, #128	@ 0x80
 800f10c:	2500      	movs	r5, #0
 800f10e:	2200      	movs	r2, #0
 800f110:	2300      	movs	r3, #0
 800f112:	4545      	cmp	r5, r8
 800f114:	dd13      	ble.n	800f13e <__kernel_rem_pio2+0x82>
 800f116:	9a08      	ldr	r2, [sp, #32]
 800f118:	ab20      	add	r3, sp, #128	@ 0x80
 800f11a:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800f11e:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 800f122:	2700      	movs	r7, #0
 800f124:	9b02      	ldr	r3, [sp, #8]
 800f126:	429f      	cmp	r7, r3
 800f128:	dc33      	bgt.n	800f192 <__kernel_rem_pio2+0xd6>
 800f12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f12c:	2200      	movs	r2, #0
 800f12e:	f1a3 0908 	sub.w	r9, r3, #8
 800f132:	2300      	movs	r3, #0
 800f134:	e9cd 2300 	strd	r2, r3, [sp]
 800f138:	46a8      	mov	r8, r5
 800f13a:	2600      	movs	r6, #0
 800f13c:	e01f      	b.n	800f17e <__kernel_rem_pio2+0xc2>
 800f13e:	42ef      	cmn	r7, r5
 800f140:	d40b      	bmi.n	800f15a <__kernel_rem_pio2+0x9e>
 800f142:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f146:	e9cd 2300 	strd	r2, r3, [sp]
 800f14a:	f7f1 f9d3 	bl	80004f4 <__aeabi_i2d>
 800f14e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f152:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f156:	3501      	adds	r5, #1
 800f158:	e7db      	b.n	800f112 <__kernel_rem_pio2+0x56>
 800f15a:	4610      	mov	r0, r2
 800f15c:	4619      	mov	r1, r3
 800f15e:	e7f8      	b.n	800f152 <__kernel_rem_pio2+0x96>
 800f160:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800f164:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800f168:	f7f1 fa2e 	bl	80005c8 <__aeabi_dmul>
 800f16c:	4602      	mov	r2, r0
 800f16e:	460b      	mov	r3, r1
 800f170:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f174:	f7f1 f872 	bl	800025c <__adddf3>
 800f178:	e9cd 0100 	strd	r0, r1, [sp]
 800f17c:	3601      	adds	r6, #1
 800f17e:	9b06      	ldr	r3, [sp, #24]
 800f180:	429e      	cmp	r6, r3
 800f182:	dded      	ble.n	800f160 <__kernel_rem_pio2+0xa4>
 800f184:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f188:	3701      	adds	r7, #1
 800f18a:	e8eb 2302 	strd	r2, r3, [fp], #8
 800f18e:	3508      	adds	r5, #8
 800f190:	e7c8      	b.n	800f124 <__kernel_rem_pio2+0x68>
 800f192:	9b02      	ldr	r3, [sp, #8]
 800f194:	f8dd b008 	ldr.w	fp, [sp, #8]
 800f198:	aa0c      	add	r2, sp, #48	@ 0x30
 800f19a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f19e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f1a0:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 800f1a2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f1a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f1a8:	ab98      	add	r3, sp, #608	@ 0x260
 800f1aa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f1ae:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 800f1b2:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f1b4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f1b8:	ae0c      	add	r6, sp, #48	@ 0x30
 800f1ba:	9307      	str	r3, [sp, #28]
 800f1bc:	4699      	mov	r9, r3
 800f1be:	46b0      	mov	r8, r6
 800f1c0:	465f      	mov	r7, fp
 800f1c2:	2f00      	cmp	r7, #0
 800f1c4:	dc71      	bgt.n	800f2aa <__kernel_rem_pio2+0x1ee>
 800f1c6:	4652      	mov	r2, sl
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	f000 fa94 	bl	800f6f8 <scalbn>
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800f1d6:	4604      	mov	r4, r0
 800f1d8:	460d      	mov	r5, r1
 800f1da:	f7f1 f9f5 	bl	80005c8 <__aeabi_dmul>
 800f1de:	f000 faff 	bl	800f7e0 <floor>
 800f1e2:	4b75      	ldr	r3, [pc, #468]	@ (800f3b8 <__kernel_rem_pio2+0x2fc>)
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	f7f1 f9ef 	bl	80005c8 <__aeabi_dmul>
 800f1ea:	4602      	mov	r2, r0
 800f1ec:	460b      	mov	r3, r1
 800f1ee:	4620      	mov	r0, r4
 800f1f0:	4629      	mov	r1, r5
 800f1f2:	f7f1 f831 	bl	8000258 <__aeabi_dsub>
 800f1f6:	460d      	mov	r5, r1
 800f1f8:	4604      	mov	r4, r0
 800f1fa:	f7f1 fc95 	bl	8000b28 <__aeabi_d2iz>
 800f1fe:	9005      	str	r0, [sp, #20]
 800f200:	f7f1 f978 	bl	80004f4 <__aeabi_i2d>
 800f204:	4602      	mov	r2, r0
 800f206:	460b      	mov	r3, r1
 800f208:	4620      	mov	r0, r4
 800f20a:	4629      	mov	r1, r5
 800f20c:	f7f1 f824 	bl	8000258 <__aeabi_dsub>
 800f210:	f1ba 0f00 	cmp.w	sl, #0
 800f214:	4680      	mov	r8, r0
 800f216:	4689      	mov	r9, r1
 800f218:	dd6d      	ble.n	800f2f6 <__kernel_rem_pio2+0x23a>
 800f21a:	f10b 31ff 	add.w	r1, fp, #4294967295
 800f21e:	ab0c      	add	r3, sp, #48	@ 0x30
 800f220:	9c05      	ldr	r4, [sp, #20]
 800f222:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f226:	f1ca 0018 	rsb	r0, sl, #24
 800f22a:	fa43 f200 	asr.w	r2, r3, r0
 800f22e:	4414      	add	r4, r2
 800f230:	4082      	lsls	r2, r0
 800f232:	1a9b      	subs	r3, r3, r2
 800f234:	aa0c      	add	r2, sp, #48	@ 0x30
 800f236:	9405      	str	r4, [sp, #20]
 800f238:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f23c:	f1ca 0217 	rsb	r2, sl, #23
 800f240:	4113      	asrs	r3, r2
 800f242:	9300      	str	r3, [sp, #0]
 800f244:	9b00      	ldr	r3, [sp, #0]
 800f246:	2b00      	cmp	r3, #0
 800f248:	dd64      	ble.n	800f314 <__kernel_rem_pio2+0x258>
 800f24a:	9b05      	ldr	r3, [sp, #20]
 800f24c:	2200      	movs	r2, #0
 800f24e:	3301      	adds	r3, #1
 800f250:	9305      	str	r3, [sp, #20]
 800f252:	4614      	mov	r4, r2
 800f254:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800f258:	4593      	cmp	fp, r2
 800f25a:	f300 809d 	bgt.w	800f398 <__kernel_rem_pio2+0x2dc>
 800f25e:	f1ba 0f00 	cmp.w	sl, #0
 800f262:	dd07      	ble.n	800f274 <__kernel_rem_pio2+0x1b8>
 800f264:	f1ba 0f01 	cmp.w	sl, #1
 800f268:	f000 80b2 	beq.w	800f3d0 <__kernel_rem_pio2+0x314>
 800f26c:	f1ba 0f02 	cmp.w	sl, #2
 800f270:	f000 80b9 	beq.w	800f3e6 <__kernel_rem_pio2+0x32a>
 800f274:	9b00      	ldr	r3, [sp, #0]
 800f276:	2b02      	cmp	r3, #2
 800f278:	d14c      	bne.n	800f314 <__kernel_rem_pio2+0x258>
 800f27a:	4642      	mov	r2, r8
 800f27c:	464b      	mov	r3, r9
 800f27e:	494f      	ldr	r1, [pc, #316]	@ (800f3bc <__kernel_rem_pio2+0x300>)
 800f280:	2000      	movs	r0, #0
 800f282:	f7f0 ffe9 	bl	8000258 <__aeabi_dsub>
 800f286:	4680      	mov	r8, r0
 800f288:	4689      	mov	r9, r1
 800f28a:	2c00      	cmp	r4, #0
 800f28c:	d042      	beq.n	800f314 <__kernel_rem_pio2+0x258>
 800f28e:	4652      	mov	r2, sl
 800f290:	494a      	ldr	r1, [pc, #296]	@ (800f3bc <__kernel_rem_pio2+0x300>)
 800f292:	2000      	movs	r0, #0
 800f294:	f000 fa30 	bl	800f6f8 <scalbn>
 800f298:	4602      	mov	r2, r0
 800f29a:	460b      	mov	r3, r1
 800f29c:	4640      	mov	r0, r8
 800f29e:	4649      	mov	r1, r9
 800f2a0:	f7f0 ffda 	bl	8000258 <__aeabi_dsub>
 800f2a4:	4680      	mov	r8, r0
 800f2a6:	4689      	mov	r9, r1
 800f2a8:	e034      	b.n	800f314 <__kernel_rem_pio2+0x258>
 800f2aa:	4b45      	ldr	r3, [pc, #276]	@ (800f3c0 <__kernel_rem_pio2+0x304>)
 800f2ac:	2200      	movs	r2, #0
 800f2ae:	4620      	mov	r0, r4
 800f2b0:	4629      	mov	r1, r5
 800f2b2:	f7f1 f989 	bl	80005c8 <__aeabi_dmul>
 800f2b6:	f7f1 fc37 	bl	8000b28 <__aeabi_d2iz>
 800f2ba:	f7f1 f91b 	bl	80004f4 <__aeabi_i2d>
 800f2be:	4602      	mov	r2, r0
 800f2c0:	460b      	mov	r3, r1
 800f2c2:	e9cd 2300 	strd	r2, r3, [sp]
 800f2c6:	4b3f      	ldr	r3, [pc, #252]	@ (800f3c4 <__kernel_rem_pio2+0x308>)
 800f2c8:	2200      	movs	r2, #0
 800f2ca:	f7f1 f97d 	bl	80005c8 <__aeabi_dmul>
 800f2ce:	4602      	mov	r2, r0
 800f2d0:	460b      	mov	r3, r1
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	4629      	mov	r1, r5
 800f2d6:	f7f0 ffbf 	bl	8000258 <__aeabi_dsub>
 800f2da:	f7f1 fc25 	bl	8000b28 <__aeabi_d2iz>
 800f2de:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 800f2e2:	f848 0b04 	str.w	r0, [r8], #4
 800f2e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f2ea:	f7f0 ffb7 	bl	800025c <__adddf3>
 800f2ee:	3f01      	subs	r7, #1
 800f2f0:	4604      	mov	r4, r0
 800f2f2:	460d      	mov	r5, r1
 800f2f4:	e765      	b.n	800f1c2 <__kernel_rem_pio2+0x106>
 800f2f6:	d106      	bne.n	800f306 <__kernel_rem_pio2+0x24a>
 800f2f8:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f2fc:	aa0c      	add	r2, sp, #48	@ 0x30
 800f2fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f302:	15db      	asrs	r3, r3, #23
 800f304:	e79d      	b.n	800f242 <__kernel_rem_pio2+0x186>
 800f306:	4b30      	ldr	r3, [pc, #192]	@ (800f3c8 <__kernel_rem_pio2+0x30c>)
 800f308:	2200      	movs	r2, #0
 800f30a:	f7f1 fbe3 	bl	8000ad4 <__aeabi_dcmpge>
 800f30e:	2800      	cmp	r0, #0
 800f310:	d13f      	bne.n	800f392 <__kernel_rem_pio2+0x2d6>
 800f312:	9000      	str	r0, [sp, #0]
 800f314:	2200      	movs	r2, #0
 800f316:	2300      	movs	r3, #0
 800f318:	4640      	mov	r0, r8
 800f31a:	4649      	mov	r1, r9
 800f31c:	f7f1 fbbc 	bl	8000a98 <__aeabi_dcmpeq>
 800f320:	2800      	cmp	r0, #0
 800f322:	f000 80af 	beq.w	800f484 <__kernel_rem_pio2+0x3c8>
 800f326:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f32a:	2200      	movs	r2, #0
 800f32c:	9902      	ldr	r1, [sp, #8]
 800f32e:	428b      	cmp	r3, r1
 800f330:	da61      	bge.n	800f3f6 <__kernel_rem_pio2+0x33a>
 800f332:	2a00      	cmp	r2, #0
 800f334:	d076      	beq.n	800f424 <__kernel_rem_pio2+0x368>
 800f336:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f33a:	ab0c      	add	r3, sp, #48	@ 0x30
 800f33c:	f1aa 0a18 	sub.w	sl, sl, #24
 800f340:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d0f6      	beq.n	800f336 <__kernel_rem_pio2+0x27a>
 800f348:	4652      	mov	r2, sl
 800f34a:	491c      	ldr	r1, [pc, #112]	@ (800f3bc <__kernel_rem_pio2+0x300>)
 800f34c:	f8df a070 	ldr.w	sl, [pc, #112]	@ 800f3c0 <__kernel_rem_pio2+0x304>
 800f350:	2000      	movs	r0, #0
 800f352:	f000 f9d1 	bl	800f6f8 <scalbn>
 800f356:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f358:	4606      	mov	r6, r0
 800f35a:	460f      	mov	r7, r1
 800f35c:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 800f360:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 800f364:	465d      	mov	r5, fp
 800f366:	f04f 0900 	mov.w	r9, #0
 800f36a:	2d00      	cmp	r5, #0
 800f36c:	f280 80c0 	bge.w	800f4f0 <__kernel_rem_pio2+0x434>
 800f370:	465d      	mov	r5, fp
 800f372:	2d00      	cmp	r5, #0
 800f374:	f2c0 80f0 	blt.w	800f558 <__kernel_rem_pio2+0x49c>
 800f378:	4b14      	ldr	r3, [pc, #80]	@ (800f3cc <__kernel_rem_pio2+0x310>)
 800f37a:	9306      	str	r3, [sp, #24]
 800f37c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f37e:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 800f382:	f04f 0900 	mov.w	r9, #0
 800f386:	f04f 0a00 	mov.w	sl, #0
 800f38a:	2700      	movs	r7, #0
 800f38c:	ebab 0605 	sub.w	r6, fp, r5
 800f390:	e0d6      	b.n	800f540 <__kernel_rem_pio2+0x484>
 800f392:	2302      	movs	r3, #2
 800f394:	9300      	str	r3, [sp, #0]
 800f396:	e758      	b.n	800f24a <__kernel_rem_pio2+0x18e>
 800f398:	f856 3b04 	ldr.w	r3, [r6], #4
 800f39c:	b944      	cbnz	r4, 800f3b0 <__kernel_rem_pio2+0x2f4>
 800f39e:	b123      	cbz	r3, 800f3aa <__kernel_rem_pio2+0x2ee>
 800f3a0:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800f3a4:	f846 3c04 	str.w	r3, [r6, #-4]
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	3201      	adds	r2, #1
 800f3ac:	461c      	mov	r4, r3
 800f3ae:	e753      	b.n	800f258 <__kernel_rem_pio2+0x19c>
 800f3b0:	1acb      	subs	r3, r1, r3
 800f3b2:	e7f7      	b.n	800f3a4 <__kernel_rem_pio2+0x2e8>
 800f3b4:	080103f8 	.word	0x080103f8
 800f3b8:	40200000 	.word	0x40200000
 800f3bc:	3ff00000 	.word	0x3ff00000
 800f3c0:	3e700000 	.word	0x3e700000
 800f3c4:	41700000 	.word	0x41700000
 800f3c8:	3fe00000 	.word	0x3fe00000
 800f3cc:	080103b8 	.word	0x080103b8
 800f3d0:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f3d4:	ab0c      	add	r3, sp, #48	@ 0x30
 800f3d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3da:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f3de:	a90c      	add	r1, sp, #48	@ 0x30
 800f3e0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f3e4:	e746      	b.n	800f274 <__kernel_rem_pio2+0x1b8>
 800f3e6:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f3ea:	ab0c      	add	r3, sp, #48	@ 0x30
 800f3ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3f0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f3f4:	e7f3      	b.n	800f3de <__kernel_rem_pio2+0x322>
 800f3f6:	a90c      	add	r1, sp, #48	@ 0x30
 800f3f8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f3fc:	3b01      	subs	r3, #1
 800f3fe:	430a      	orrs	r2, r1
 800f400:	e794      	b.n	800f32c <__kernel_rem_pio2+0x270>
 800f402:	3401      	adds	r4, #1
 800f404:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800f408:	2a00      	cmp	r2, #0
 800f40a:	d0fa      	beq.n	800f402 <__kernel_rem_pio2+0x346>
 800f40c:	9b08      	ldr	r3, [sp, #32]
 800f40e:	aa20      	add	r2, sp, #128	@ 0x80
 800f410:	445b      	add	r3, fp
 800f412:	f10b 0801 	add.w	r8, fp, #1
 800f416:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f41a:	445c      	add	r4, fp
 800f41c:	4544      	cmp	r4, r8
 800f41e:	da04      	bge.n	800f42a <__kernel_rem_pio2+0x36e>
 800f420:	46a3      	mov	fp, r4
 800f422:	e6c1      	b.n	800f1a8 <__kernel_rem_pio2+0xec>
 800f424:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f426:	2401      	movs	r4, #1
 800f428:	e7ec      	b.n	800f404 <__kernel_rem_pio2+0x348>
 800f42a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f42c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f430:	f7f1 f860 	bl	80004f4 <__aeabi_i2d>
 800f434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f436:	e9c5 0100 	strd	r0, r1, [r5]
 800f43a:	3b08      	subs	r3, #8
 800f43c:	9300      	str	r3, [sp, #0]
 800f43e:	46ab      	mov	fp, r5
 800f440:	f04f 0900 	mov.w	r9, #0
 800f444:	2600      	movs	r6, #0
 800f446:	2700      	movs	r7, #0
 800f448:	9b06      	ldr	r3, [sp, #24]
 800f44a:	4599      	cmp	r9, r3
 800f44c:	dd07      	ble.n	800f45e <__kernel_rem_pio2+0x3a2>
 800f44e:	9b07      	ldr	r3, [sp, #28]
 800f450:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 800f454:	f108 0801 	add.w	r8, r8, #1
 800f458:	9307      	str	r3, [sp, #28]
 800f45a:	3508      	adds	r5, #8
 800f45c:	e7de      	b.n	800f41c <__kernel_rem_pio2+0x360>
 800f45e:	9900      	ldr	r1, [sp, #0]
 800f460:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800f464:	9100      	str	r1, [sp, #0]
 800f466:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 800f46a:	f7f1 f8ad 	bl	80005c8 <__aeabi_dmul>
 800f46e:	4602      	mov	r2, r0
 800f470:	460b      	mov	r3, r1
 800f472:	4630      	mov	r0, r6
 800f474:	4639      	mov	r1, r7
 800f476:	f7f0 fef1 	bl	800025c <__adddf3>
 800f47a:	f109 0901 	add.w	r9, r9, #1
 800f47e:	4606      	mov	r6, r0
 800f480:	460f      	mov	r7, r1
 800f482:	e7e1      	b.n	800f448 <__kernel_rem_pio2+0x38c>
 800f484:	f1ca 0200 	rsb	r2, sl, #0
 800f488:	4640      	mov	r0, r8
 800f48a:	4649      	mov	r1, r9
 800f48c:	f000 f934 	bl	800f6f8 <scalbn>
 800f490:	4b97      	ldr	r3, [pc, #604]	@ (800f6f0 <__kernel_rem_pio2+0x634>)
 800f492:	2200      	movs	r2, #0
 800f494:	4604      	mov	r4, r0
 800f496:	460d      	mov	r5, r1
 800f498:	f7f1 fb1c 	bl	8000ad4 <__aeabi_dcmpge>
 800f49c:	b300      	cbz	r0, 800f4e0 <__kernel_rem_pio2+0x424>
 800f49e:	4b95      	ldr	r3, [pc, #596]	@ (800f6f4 <__kernel_rem_pio2+0x638>)
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	4629      	mov	r1, r5
 800f4a6:	f7f1 f88f 	bl	80005c8 <__aeabi_dmul>
 800f4aa:	f7f1 fb3d 	bl	8000b28 <__aeabi_d2iz>
 800f4ae:	4606      	mov	r6, r0
 800f4b0:	f7f1 f820 	bl	80004f4 <__aeabi_i2d>
 800f4b4:	4b8e      	ldr	r3, [pc, #568]	@ (800f6f0 <__kernel_rem_pio2+0x634>)
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f7f1 f886 	bl	80005c8 <__aeabi_dmul>
 800f4bc:	460b      	mov	r3, r1
 800f4be:	4602      	mov	r2, r0
 800f4c0:	4629      	mov	r1, r5
 800f4c2:	4620      	mov	r0, r4
 800f4c4:	f7f0 fec8 	bl	8000258 <__aeabi_dsub>
 800f4c8:	f7f1 fb2e 	bl	8000b28 <__aeabi_d2iz>
 800f4cc:	ab0c      	add	r3, sp, #48	@ 0x30
 800f4ce:	f10a 0a18 	add.w	sl, sl, #24
 800f4d2:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 800f4d6:	f10b 0b01 	add.w	fp, fp, #1
 800f4da:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 800f4de:	e733      	b.n	800f348 <__kernel_rem_pio2+0x28c>
 800f4e0:	4620      	mov	r0, r4
 800f4e2:	4629      	mov	r1, r5
 800f4e4:	f7f1 fb20 	bl	8000b28 <__aeabi_d2iz>
 800f4e8:	ab0c      	add	r3, sp, #48	@ 0x30
 800f4ea:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 800f4ee:	e72b      	b.n	800f348 <__kernel_rem_pio2+0x28c>
 800f4f0:	ab0c      	add	r3, sp, #48	@ 0x30
 800f4f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f4f6:	f7f0 fffd 	bl	80004f4 <__aeabi_i2d>
 800f4fa:	4632      	mov	r2, r6
 800f4fc:	463b      	mov	r3, r7
 800f4fe:	f7f1 f863 	bl	80005c8 <__aeabi_dmul>
 800f502:	464a      	mov	r2, r9
 800f504:	e868 0102 	strd	r0, r1, [r8], #-8
 800f508:	4653      	mov	r3, sl
 800f50a:	4630      	mov	r0, r6
 800f50c:	4639      	mov	r1, r7
 800f50e:	f7f1 f85b 	bl	80005c8 <__aeabi_dmul>
 800f512:	3d01      	subs	r5, #1
 800f514:	4606      	mov	r6, r0
 800f516:	460f      	mov	r7, r1
 800f518:	e727      	b.n	800f36a <__kernel_rem_pio2+0x2ae>
 800f51a:	f8dd c018 	ldr.w	ip, [sp, #24]
 800f51e:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800f522:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800f526:	f8cd c018 	str.w	ip, [sp, #24]
 800f52a:	f7f1 f84d 	bl	80005c8 <__aeabi_dmul>
 800f52e:	4602      	mov	r2, r0
 800f530:	460b      	mov	r3, r1
 800f532:	4648      	mov	r0, r9
 800f534:	4651      	mov	r1, sl
 800f536:	f7f0 fe91 	bl	800025c <__adddf3>
 800f53a:	3701      	adds	r7, #1
 800f53c:	4681      	mov	r9, r0
 800f53e:	468a      	mov	sl, r1
 800f540:	9b02      	ldr	r3, [sp, #8]
 800f542:	429f      	cmp	r7, r3
 800f544:	dc01      	bgt.n	800f54a <__kernel_rem_pio2+0x48e>
 800f546:	42b7      	cmp	r7, r6
 800f548:	dde7      	ble.n	800f51a <__kernel_rem_pio2+0x45e>
 800f54a:	ab48      	add	r3, sp, #288	@ 0x120
 800f54c:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800f550:	e9c6 9a00 	strd	r9, sl, [r6]
 800f554:	3d01      	subs	r5, #1
 800f556:	e70c      	b.n	800f372 <__kernel_rem_pio2+0x2b6>
 800f558:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 800f55a:	2b02      	cmp	r3, #2
 800f55c:	dc09      	bgt.n	800f572 <__kernel_rem_pio2+0x4b6>
 800f55e:	2b00      	cmp	r3, #0
 800f560:	dc2c      	bgt.n	800f5bc <__kernel_rem_pio2+0x500>
 800f562:	d04e      	beq.n	800f602 <__kernel_rem_pio2+0x546>
 800f564:	9b05      	ldr	r3, [sp, #20]
 800f566:	f003 0007 	and.w	r0, r3, #7
 800f56a:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800f56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f572:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 800f574:	2b03      	cmp	r3, #3
 800f576:	d1f5      	bne.n	800f564 <__kernel_rem_pio2+0x4a8>
 800f578:	ab48      	add	r3, sp, #288	@ 0x120
 800f57a:	441c      	add	r4, r3
 800f57c:	4625      	mov	r5, r4
 800f57e:	46da      	mov	sl, fp
 800f580:	f1ba 0f00 	cmp.w	sl, #0
 800f584:	dc63      	bgt.n	800f64e <__kernel_rem_pio2+0x592>
 800f586:	4625      	mov	r5, r4
 800f588:	46da      	mov	sl, fp
 800f58a:	f1ba 0f01 	cmp.w	sl, #1
 800f58e:	dc7b      	bgt.n	800f688 <__kernel_rem_pio2+0x5cc>
 800f590:	2000      	movs	r0, #0
 800f592:	2100      	movs	r1, #0
 800f594:	f1bb 0f01 	cmp.w	fp, #1
 800f598:	f300 8093 	bgt.w	800f6c2 <__kernel_rem_pio2+0x606>
 800f59c:	9b00      	ldr	r3, [sp, #0]
 800f59e:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800f5a2:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	f040 8092 	bne.w	800f6d0 <__kernel_rem_pio2+0x614>
 800f5ac:	9b04      	ldr	r3, [sp, #16]
 800f5ae:	e9c3 5600 	strd	r5, r6, [r3]
 800f5b2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f5b6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f5ba:	e7d3      	b.n	800f564 <__kernel_rem_pio2+0x4a8>
 800f5bc:	ab48      	add	r3, sp, #288	@ 0x120
 800f5be:	441c      	add	r4, r3
 800f5c0:	465d      	mov	r5, fp
 800f5c2:	2000      	movs	r0, #0
 800f5c4:	2100      	movs	r1, #0
 800f5c6:	2d00      	cmp	r5, #0
 800f5c8:	da32      	bge.n	800f630 <__kernel_rem_pio2+0x574>
 800f5ca:	9b00      	ldr	r3, [sp, #0]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d035      	beq.n	800f63c <__kernel_rem_pio2+0x580>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f5d6:	9c04      	ldr	r4, [sp, #16]
 800f5d8:	e9c4 2300 	strd	r2, r3, [r4]
 800f5dc:	4602      	mov	r2, r0
 800f5de:	460b      	mov	r3, r1
 800f5e0:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800f5e4:	f7f0 fe38 	bl	8000258 <__aeabi_dsub>
 800f5e8:	ac48      	add	r4, sp, #288	@ 0x120
 800f5ea:	2501      	movs	r5, #1
 800f5ec:	45ab      	cmp	fp, r5
 800f5ee:	da28      	bge.n	800f642 <__kernel_rem_pio2+0x586>
 800f5f0:	9b00      	ldr	r3, [sp, #0]
 800f5f2:	b113      	cbz	r3, 800f5fa <__kernel_rem_pio2+0x53e>
 800f5f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	9b04      	ldr	r3, [sp, #16]
 800f5fc:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f600:	e7b0      	b.n	800f564 <__kernel_rem_pio2+0x4a8>
 800f602:	ab48      	add	r3, sp, #288	@ 0x120
 800f604:	441c      	add	r4, r3
 800f606:	2000      	movs	r0, #0
 800f608:	2100      	movs	r1, #0
 800f60a:	f1bb 0f00 	cmp.w	fp, #0
 800f60e:	da08      	bge.n	800f622 <__kernel_rem_pio2+0x566>
 800f610:	9b00      	ldr	r3, [sp, #0]
 800f612:	b113      	cbz	r3, 800f61a <__kernel_rem_pio2+0x55e>
 800f614:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f618:	4619      	mov	r1, r3
 800f61a:	9b04      	ldr	r3, [sp, #16]
 800f61c:	e9c3 0100 	strd	r0, r1, [r3]
 800f620:	e7a0      	b.n	800f564 <__kernel_rem_pio2+0x4a8>
 800f622:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800f626:	f7f0 fe19 	bl	800025c <__adddf3>
 800f62a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f62e:	e7ec      	b.n	800f60a <__kernel_rem_pio2+0x54e>
 800f630:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800f634:	f7f0 fe12 	bl	800025c <__adddf3>
 800f638:	3d01      	subs	r5, #1
 800f63a:	e7c4      	b.n	800f5c6 <__kernel_rem_pio2+0x50a>
 800f63c:	4602      	mov	r2, r0
 800f63e:	460b      	mov	r3, r1
 800f640:	e7c9      	b.n	800f5d6 <__kernel_rem_pio2+0x51a>
 800f642:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 800f646:	f7f0 fe09 	bl	800025c <__adddf3>
 800f64a:	3501      	adds	r5, #1
 800f64c:	e7ce      	b.n	800f5ec <__kernel_rem_pio2+0x530>
 800f64e:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800f652:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f656:	4640      	mov	r0, r8
 800f658:	4649      	mov	r1, r9
 800f65a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f65e:	f7f0 fdfd 	bl	800025c <__adddf3>
 800f662:	4602      	mov	r2, r0
 800f664:	460b      	mov	r3, r1
 800f666:	4606      	mov	r6, r0
 800f668:	460f      	mov	r7, r1
 800f66a:	4640      	mov	r0, r8
 800f66c:	4649      	mov	r1, r9
 800f66e:	f7f0 fdf3 	bl	8000258 <__aeabi_dsub>
 800f672:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f676:	f7f0 fdf1 	bl	800025c <__adddf3>
 800f67a:	e865 0102 	strd	r0, r1, [r5], #-8
 800f67e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f682:	e9c5 6700 	strd	r6, r7, [r5]
 800f686:	e77b      	b.n	800f580 <__kernel_rem_pio2+0x4c4>
 800f688:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800f68c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f690:	4640      	mov	r0, r8
 800f692:	4649      	mov	r1, r9
 800f694:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f698:	f7f0 fde0 	bl	800025c <__adddf3>
 800f69c:	4602      	mov	r2, r0
 800f69e:	460b      	mov	r3, r1
 800f6a0:	4606      	mov	r6, r0
 800f6a2:	460f      	mov	r7, r1
 800f6a4:	4640      	mov	r0, r8
 800f6a6:	4649      	mov	r1, r9
 800f6a8:	f7f0 fdd6 	bl	8000258 <__aeabi_dsub>
 800f6ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f6b0:	f7f0 fdd4 	bl	800025c <__adddf3>
 800f6b4:	e865 0102 	strd	r0, r1, [r5], #-8
 800f6b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6bc:	e9c5 6700 	strd	r6, r7, [r5]
 800f6c0:	e763      	b.n	800f58a <__kernel_rem_pio2+0x4ce>
 800f6c2:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800f6c6:	f7f0 fdc9 	bl	800025c <__adddf3>
 800f6ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f6ce:	e761      	b.n	800f594 <__kernel_rem_pio2+0x4d8>
 800f6d0:	9b04      	ldr	r3, [sp, #16]
 800f6d2:	9a04      	ldr	r2, [sp, #16]
 800f6d4:	601d      	str	r5, [r3, #0]
 800f6d6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800f6da:	605c      	str	r4, [r3, #4]
 800f6dc:	609f      	str	r7, [r3, #8]
 800f6de:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800f6e2:	60d3      	str	r3, [r2, #12]
 800f6e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f6e8:	6110      	str	r0, [r2, #16]
 800f6ea:	6153      	str	r3, [r2, #20]
 800f6ec:	e73a      	b.n	800f564 <__kernel_rem_pio2+0x4a8>
 800f6ee:	bf00      	nop
 800f6f0:	41700000 	.word	0x41700000
 800f6f4:	3e700000 	.word	0x3e700000

0800f6f8 <scalbn>:
 800f6f8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800f6fc:	4616      	mov	r6, r2
 800f6fe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f702:	4683      	mov	fp, r0
 800f704:	468c      	mov	ip, r1
 800f706:	460b      	mov	r3, r1
 800f708:	b982      	cbnz	r2, 800f72c <scalbn+0x34>
 800f70a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f70e:	4303      	orrs	r3, r0
 800f710:	d035      	beq.n	800f77e <scalbn+0x86>
 800f712:	4b2d      	ldr	r3, [pc, #180]	@ (800f7c8 <scalbn+0xd0>)
 800f714:	2200      	movs	r2, #0
 800f716:	f7f0 ff57 	bl	80005c8 <__aeabi_dmul>
 800f71a:	4b2c      	ldr	r3, [pc, #176]	@ (800f7cc <scalbn+0xd4>)
 800f71c:	429e      	cmp	r6, r3
 800f71e:	4683      	mov	fp, r0
 800f720:	468c      	mov	ip, r1
 800f722:	da0d      	bge.n	800f740 <scalbn+0x48>
 800f724:	a324      	add	r3, pc, #144	@ (adr r3, 800f7b8 <scalbn+0xc0>)
 800f726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f72a:	e019      	b.n	800f760 <scalbn+0x68>
 800f72c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800f730:	42ba      	cmp	r2, r7
 800f732:	d109      	bne.n	800f748 <scalbn+0x50>
 800f734:	4602      	mov	r2, r0
 800f736:	f7f0 fd91 	bl	800025c <__adddf3>
 800f73a:	4683      	mov	fp, r0
 800f73c:	468c      	mov	ip, r1
 800f73e:	e01e      	b.n	800f77e <scalbn+0x86>
 800f740:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f744:	460b      	mov	r3, r1
 800f746:	3a36      	subs	r2, #54	@ 0x36
 800f748:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f74c:	428e      	cmp	r6, r1
 800f74e:	dd0a      	ble.n	800f766 <scalbn+0x6e>
 800f750:	a31b      	add	r3, pc, #108	@ (adr r3, 800f7c0 <scalbn+0xc8>)
 800f752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f756:	4665      	mov	r5, ip
 800f758:	f363 051e 	bfi	r5, r3, #0, #31
 800f75c:	481c      	ldr	r0, [pc, #112]	@ (800f7d0 <scalbn+0xd8>)
 800f75e:	4629      	mov	r1, r5
 800f760:	f7f0 ff32 	bl	80005c8 <__aeabi_dmul>
 800f764:	e7e9      	b.n	800f73a <scalbn+0x42>
 800f766:	4432      	add	r2, r6
 800f768:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f76c:	428a      	cmp	r2, r1
 800f76e:	dcef      	bgt.n	800f750 <scalbn+0x58>
 800f770:	2a00      	cmp	r2, #0
 800f772:	dd08      	ble.n	800f786 <scalbn+0x8e>
 800f774:	f36f 531e 	bfc	r3, #20, #11
 800f778:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f77c:	46ac      	mov	ip, r5
 800f77e:	4658      	mov	r0, fp
 800f780:	4661      	mov	r1, ip
 800f782:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800f786:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f78a:	da09      	bge.n	800f7a0 <scalbn+0xa8>
 800f78c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800f790:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800f794:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800f798:	480e      	ldr	r0, [pc, #56]	@ (800f7d4 <scalbn+0xdc>)
 800f79a:	f041 011f 	orr.w	r1, r1, #31
 800f79e:	e7c1      	b.n	800f724 <scalbn+0x2c>
 800f7a0:	3236      	adds	r2, #54	@ 0x36
 800f7a2:	f36f 531e 	bfc	r3, #20, #11
 800f7a6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f7aa:	4658      	mov	r0, fp
 800f7ac:	4b0a      	ldr	r3, [pc, #40]	@ (800f7d8 <scalbn+0xe0>)
 800f7ae:	4629      	mov	r1, r5
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	e7d5      	b.n	800f760 <scalbn+0x68>
 800f7b4:	f3af 8000 	nop.w
 800f7b8:	c2f8f359 	.word	0xc2f8f359
 800f7bc:	01a56e1f 	.word	0x01a56e1f
 800f7c0:	8800759c 	.word	0x8800759c
 800f7c4:	7e37e43c 	.word	0x7e37e43c
 800f7c8:	43500000 	.word	0x43500000
 800f7cc:	ffff3cb0 	.word	0xffff3cb0
 800f7d0:	8800759c 	.word	0x8800759c
 800f7d4:	c2f8f359 	.word	0xc2f8f359
 800f7d8:	3c900000 	.word	0x3c900000
 800f7dc:	00000000 	.word	0x00000000

0800f7e0 <floor>:
 800f7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800f7e8:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 800f7ec:	2e13      	cmp	r6, #19
 800f7ee:	4602      	mov	r2, r0
 800f7f0:	460b      	mov	r3, r1
 800f7f2:	460c      	mov	r4, r1
 800f7f4:	4605      	mov	r5, r0
 800f7f6:	4680      	mov	r8, r0
 800f7f8:	dc35      	bgt.n	800f866 <floor+0x86>
 800f7fa:	2e00      	cmp	r6, #0
 800f7fc:	da17      	bge.n	800f82e <floor+0x4e>
 800f7fe:	a334      	add	r3, pc, #208	@ (adr r3, 800f8d0 <floor+0xf0>)
 800f800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f804:	f7f0 fd2a 	bl	800025c <__adddf3>
 800f808:	2200      	movs	r2, #0
 800f80a:	2300      	movs	r3, #0
 800f80c:	f7f1 f96c 	bl	8000ae8 <__aeabi_dcmpgt>
 800f810:	b150      	cbz	r0, 800f828 <floor+0x48>
 800f812:	2c00      	cmp	r4, #0
 800f814:	da57      	bge.n	800f8c6 <floor+0xe6>
 800f816:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f81a:	432c      	orrs	r4, r5
 800f81c:	2500      	movs	r5, #0
 800f81e:	42ac      	cmp	r4, r5
 800f820:	4c2d      	ldr	r4, [pc, #180]	@ (800f8d8 <floor+0xf8>)
 800f822:	bf08      	it	eq
 800f824:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f828:	4623      	mov	r3, r4
 800f82a:	462a      	mov	r2, r5
 800f82c:	e024      	b.n	800f878 <floor+0x98>
 800f82e:	4f2b      	ldr	r7, [pc, #172]	@ (800f8dc <floor+0xfc>)
 800f830:	4137      	asrs	r7, r6
 800f832:	ea01 0c07 	and.w	ip, r1, r7
 800f836:	ea5c 0c00 	orrs.w	ip, ip, r0
 800f83a:	d01d      	beq.n	800f878 <floor+0x98>
 800f83c:	a324      	add	r3, pc, #144	@ (adr r3, 800f8d0 <floor+0xf0>)
 800f83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f842:	f7f0 fd0b 	bl	800025c <__adddf3>
 800f846:	2200      	movs	r2, #0
 800f848:	2300      	movs	r3, #0
 800f84a:	f7f1 f94d 	bl	8000ae8 <__aeabi_dcmpgt>
 800f84e:	2800      	cmp	r0, #0
 800f850:	d0ea      	beq.n	800f828 <floor+0x48>
 800f852:	2c00      	cmp	r4, #0
 800f854:	bfbe      	ittt	lt
 800f856:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f85a:	4133      	asrlt	r3, r6
 800f85c:	18e4      	addlt	r4, r4, r3
 800f85e:	ea24 0407 	bic.w	r4, r4, r7
 800f862:	2500      	movs	r5, #0
 800f864:	e7e0      	b.n	800f828 <floor+0x48>
 800f866:	2e33      	cmp	r6, #51	@ 0x33
 800f868:	dd0a      	ble.n	800f880 <floor+0xa0>
 800f86a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f86e:	d103      	bne.n	800f878 <floor+0x98>
 800f870:	f7f0 fcf4 	bl	800025c <__adddf3>
 800f874:	4602      	mov	r2, r0
 800f876:	460b      	mov	r3, r1
 800f878:	4610      	mov	r0, r2
 800f87a:	4619      	mov	r1, r3
 800f87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f880:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800f884:	f04f 3cff 	mov.w	ip, #4294967295
 800f888:	fa2c f707 	lsr.w	r7, ip, r7
 800f88c:	4207      	tst	r7, r0
 800f88e:	d0f3      	beq.n	800f878 <floor+0x98>
 800f890:	a30f      	add	r3, pc, #60	@ (adr r3, 800f8d0 <floor+0xf0>)
 800f892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f896:	f7f0 fce1 	bl	800025c <__adddf3>
 800f89a:	2200      	movs	r2, #0
 800f89c:	2300      	movs	r3, #0
 800f89e:	f7f1 f923 	bl	8000ae8 <__aeabi_dcmpgt>
 800f8a2:	2800      	cmp	r0, #0
 800f8a4:	d0c0      	beq.n	800f828 <floor+0x48>
 800f8a6:	2c00      	cmp	r4, #0
 800f8a8:	da0a      	bge.n	800f8c0 <floor+0xe0>
 800f8aa:	2e14      	cmp	r6, #20
 800f8ac:	d101      	bne.n	800f8b2 <floor+0xd2>
 800f8ae:	3401      	adds	r4, #1
 800f8b0:	e006      	b.n	800f8c0 <floor+0xe0>
 800f8b2:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f8b6:	2301      	movs	r3, #1
 800f8b8:	40b3      	lsls	r3, r6
 800f8ba:	441d      	add	r5, r3
 800f8bc:	4545      	cmp	r5, r8
 800f8be:	d3f6      	bcc.n	800f8ae <floor+0xce>
 800f8c0:	ea25 0507 	bic.w	r5, r5, r7
 800f8c4:	e7b0      	b.n	800f828 <floor+0x48>
 800f8c6:	2500      	movs	r5, #0
 800f8c8:	462c      	mov	r4, r5
 800f8ca:	e7ad      	b.n	800f828 <floor+0x48>
 800f8cc:	f3af 8000 	nop.w
 800f8d0:	8800759c 	.word	0x8800759c
 800f8d4:	7e37e43c 	.word	0x7e37e43c
 800f8d8:	bff00000 	.word	0xbff00000
 800f8dc:	000fffff 	.word	0x000fffff

0800f8e0 <_init>:
 800f8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8e2:	bf00      	nop
 800f8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8e6:	bc08      	pop	{r3}
 800f8e8:	469e      	mov	lr, r3
 800f8ea:	4770      	bx	lr

0800f8ec <_fini>:
 800f8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ee:	bf00      	nop
 800f8f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8f2:	bc08      	pop	{r3}
 800f8f4:	469e      	mov	lr, r3
 800f8f6:	4770      	bx	lr
