proc SCHEMATIC_proj_dff_1x {} {
make output -name Q -origin {2350 440}
make proj_inv1x -name xi4 -origin {400 410}
make input -name D -origin {250 410}
make input -name clk -origin {340 130}
make input -name reset_b -origin {340 180}
make output -name Q_b -origin {2340 640}
make pmos -orient R90 -name M0 -origin {590 380}
make nmos -orient R270 -name M1 -origin {590 450}
make proj_inv1x -name xi0 -origin {490 130}
make name_net -name clk_b -origin {620 130}
make name_net -name clk -origin {360 130}
make name_net -name clk -origin {590 320}
make name_net -orient RXY -name clk_b -origin {590 510}
make proj_inv1x -name xi1 -origin {1030 420}
make pmos -orient R90 -name M2 -origin {890 660}
make nmos -orient R270 -name M3 -origin {890 730}
make proj_nand1x -orient RX -name xi2 -origin {1090 690}
make name_net -name reset_b -origin {1200 670}
make name_net -name clk_b -origin {890 600}
make name_net -orient RXY -name clk -origin {890 790}
make name_net -name clk_b -origin {1400 330}
make name_net -orient RXY -name clk -origin {1400 520}
make pmos -orient R90 -name M4 -origin {1400 390}
make nmos -orient R270 -name M5 -origin {1400 460}
make name_net -name clk -origin {1820 580}
make name_net -orient RXY -name clk_b -origin {1820 770}
make pmos -orient R90 -name M6 -origin {1820 640}
make nmos -orient R270 -name M7 -origin {1820 710}
make proj_inv1x -orient RX -name xi3 -origin {1630 680}
make proj_nand1x -name xi5 -origin {1710 440}
make name_net -name reset_b -origin {1580 450}
make proj_inv1x -name xi6 -origin {2070 440}
make proj_inv1x -name xi7 -origin {2250 640}
  make_wire 250 410 320 410
  make_wire 550 410 460 410
  make_wire 550 130 620 130
  make_wire 360 130 340 130
  make_wire 360 130 410 130
  make_wire 630 380 630 420
  make_wire 630 420 630 450
  make_wire 1090 420 1240 420
  make_wire 1160 670 1200 670
  make_wire 750 690 750 420
  make_wire 750 420 630 420
  make_wire 750 420 950 420
  make_wire 1240 420 1360 420
  make_wire 1360 420 1360 390
  make_wire 1360 420 1360 460
  make_wire 550 380 550 410
  make_wire 550 410 550 450
  make_wire 1780 680 1710 680
  make_wire 1780 640 1780 680
  make_wire 1780 680 1780 710
  make_wire 1440 420 1440 460
  make_wire 1440 420 1440 390
  make_wire 1640 450 1580 450
  make_wire 1490 420 1490 680
  make_wire 1490 680 1570 680
  make_wire 1490 420 1640 420
  make_wire 1490 420 1440 420
  make_wire 1950 670 1860 670
  make_wire 1860 640 1860 670
  make_wire 1860 670 1860 710
  make_wire 1950 440 1800 440
  make_wire 1950 440 1990 440
  make_wire 1950 440 1950 670
  make_wire 2140 640 2170 640
  make_wire 2140 440 2130 440
  make_wire 2140 440 2350 440
  make_wire 2310 640 2340 640
  make_wire 2140 440 2140 640
  make_wire 930 730 930 660
  make_wire 1160 700 1240 700
  make_wire 1240 700 1240 420
  make_wire 1000 690 930 690
  make_wire 750 690 850 690
  make_wire 850 690 850 660
  make_wire 850 690 850 730
}

proc ICON_proj_dff_1x args {

  icon_setup $args {{origin {0 0}} {orient R0} {name x}}
icon_term -type input -origin {-100 -20} -name D
icon_term -type input -origin {-100 20} -name clk
icon_term -type output -origin {100 -20} -name Q
icon_term -type output -origin {100 0} -name Q_b
icon_term -type input -origin {30 -60} -orient R90 -name reset_b
icon_property -origin {-90 -20} -label D
icon_property -origin {-90 20} -label clk
icon_property -origin {30 -50} -label reset_b
icon_property -origin {90 -20} -anchor e -label Q
icon_property -origin {90 0} -anchor e -label Q_b
icon_property -origin {-90 -70} -label {$name}
icon_property -origin {-90 -50} -label proj_dff_1x
  icon_line -100 -60 100 -60 100 60 -100 60 -100 -60
  icon_property -origin {-90 70} -type user -name name -default x
  icon_line -100 10 -90 20 -100 30

}

