
RTOS_DRS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071c0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08007280  08007280  00017280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073ec  080073ec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080073ec  080073ec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073ec  080073ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073ec  080073ec  000173ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073f0  080073f0  000173f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080073f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b00  2000000c  08007400  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b0c  08007400  00021b0c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015cea  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002dfb  00000000  00000000  00035d1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001480  00000000  00000000  00038b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001318  00000000  00000000  00039fa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002bf3  00000000  00000000  0003b2b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f727  00000000  00000000  0003deab  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b1d6  00000000  00000000  0004d5d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d87a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bd0  00000000  00000000  000d8824  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007268 	.word	0x08007268

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08007268 	.word	0x08007268

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_f2uiz>:
 8000220:	219e      	movs	r1, #158	; 0x9e
 8000222:	b510      	push	{r4, lr}
 8000224:	05c9      	lsls	r1, r1, #23
 8000226:	1c04      	adds	r4, r0, #0
 8000228:	f001 f872 	bl	8001310 <__aeabi_fcmpge>
 800022c:	2800      	cmp	r0, #0
 800022e:	d103      	bne.n	8000238 <__aeabi_f2uiz+0x18>
 8000230:	1c20      	adds	r0, r4, #0
 8000232:	f000 f9d1 	bl	80005d8 <__aeabi_f2iz>
 8000236:	bd10      	pop	{r4, pc}
 8000238:	219e      	movs	r1, #158	; 0x9e
 800023a:	1c20      	adds	r0, r4, #0
 800023c:	05c9      	lsls	r1, r1, #23
 800023e:	f000 f807 	bl	8000250 <__aeabi_fsub>
 8000242:	f000 f9c9 	bl	80005d8 <__aeabi_f2iz>
 8000246:	2380      	movs	r3, #128	; 0x80
 8000248:	061b      	lsls	r3, r3, #24
 800024a:	469c      	mov	ip, r3
 800024c:	4460      	add	r0, ip
 800024e:	e7f2      	b.n	8000236 <__aeabi_f2uiz+0x16>

08000250 <__aeabi_fsub>:
 8000250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000252:	4647      	mov	r7, r8
 8000254:	46ce      	mov	lr, r9
 8000256:	0044      	lsls	r4, r0, #1
 8000258:	0fc2      	lsrs	r2, r0, #31
 800025a:	b580      	push	{r7, lr}
 800025c:	0247      	lsls	r7, r0, #9
 800025e:	0248      	lsls	r0, r1, #9
 8000260:	0a40      	lsrs	r0, r0, #9
 8000262:	4684      	mov	ip, r0
 8000264:	4666      	mov	r6, ip
 8000266:	0048      	lsls	r0, r1, #1
 8000268:	0a7f      	lsrs	r7, r7, #9
 800026a:	0e24      	lsrs	r4, r4, #24
 800026c:	00f6      	lsls	r6, r6, #3
 800026e:	0025      	movs	r5, r4
 8000270:	4690      	mov	r8, r2
 8000272:	00fb      	lsls	r3, r7, #3
 8000274:	0e00      	lsrs	r0, r0, #24
 8000276:	0fc9      	lsrs	r1, r1, #31
 8000278:	46b1      	mov	r9, r6
 800027a:	28ff      	cmp	r0, #255	; 0xff
 800027c:	d100      	bne.n	8000280 <__aeabi_fsub+0x30>
 800027e:	e085      	b.n	800038c <__aeabi_fsub+0x13c>
 8000280:	2601      	movs	r6, #1
 8000282:	4071      	eors	r1, r6
 8000284:	1a26      	subs	r6, r4, r0
 8000286:	4291      	cmp	r1, r2
 8000288:	d057      	beq.n	800033a <__aeabi_fsub+0xea>
 800028a:	2e00      	cmp	r6, #0
 800028c:	dd43      	ble.n	8000316 <__aeabi_fsub+0xc6>
 800028e:	2800      	cmp	r0, #0
 8000290:	d000      	beq.n	8000294 <__aeabi_fsub+0x44>
 8000292:	e07f      	b.n	8000394 <__aeabi_fsub+0x144>
 8000294:	4649      	mov	r1, r9
 8000296:	2900      	cmp	r1, #0
 8000298:	d100      	bne.n	800029c <__aeabi_fsub+0x4c>
 800029a:	e0aa      	b.n	80003f2 <__aeabi_fsub+0x1a2>
 800029c:	3e01      	subs	r6, #1
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d000      	beq.n	80002a4 <__aeabi_fsub+0x54>
 80002a2:	e0f7      	b.n	8000494 <__aeabi_fsub+0x244>
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	015a      	lsls	r2, r3, #5
 80002a8:	d400      	bmi.n	80002ac <__aeabi_fsub+0x5c>
 80002aa:	e08b      	b.n	80003c4 <__aeabi_fsub+0x174>
 80002ac:	019b      	lsls	r3, r3, #6
 80002ae:	099c      	lsrs	r4, r3, #6
 80002b0:	0020      	movs	r0, r4
 80002b2:	f001 f837 	bl	8001324 <__clzsi2>
 80002b6:	3805      	subs	r0, #5
 80002b8:	4084      	lsls	r4, r0
 80002ba:	4285      	cmp	r5, r0
 80002bc:	dd00      	ble.n	80002c0 <__aeabi_fsub+0x70>
 80002be:	e0d3      	b.n	8000468 <__aeabi_fsub+0x218>
 80002c0:	1b45      	subs	r5, r0, r5
 80002c2:	0023      	movs	r3, r4
 80002c4:	2020      	movs	r0, #32
 80002c6:	3501      	adds	r5, #1
 80002c8:	40eb      	lsrs	r3, r5
 80002ca:	1b45      	subs	r5, r0, r5
 80002cc:	40ac      	lsls	r4, r5
 80002ce:	1e62      	subs	r2, r4, #1
 80002d0:	4194      	sbcs	r4, r2
 80002d2:	4323      	orrs	r3, r4
 80002d4:	2407      	movs	r4, #7
 80002d6:	2500      	movs	r5, #0
 80002d8:	401c      	ands	r4, r3
 80002da:	2201      	movs	r2, #1
 80002dc:	4641      	mov	r1, r8
 80002de:	400a      	ands	r2, r1
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d004      	beq.n	80002ee <__aeabi_fsub+0x9e>
 80002e4:	210f      	movs	r1, #15
 80002e6:	4019      	ands	r1, r3
 80002e8:	2904      	cmp	r1, #4
 80002ea:	d000      	beq.n	80002ee <__aeabi_fsub+0x9e>
 80002ec:	3304      	adds	r3, #4
 80002ee:	0159      	lsls	r1, r3, #5
 80002f0:	d400      	bmi.n	80002f4 <__aeabi_fsub+0xa4>
 80002f2:	e080      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80002f4:	3501      	adds	r5, #1
 80002f6:	b2ec      	uxtb	r4, r5
 80002f8:	2dff      	cmp	r5, #255	; 0xff
 80002fa:	d000      	beq.n	80002fe <__aeabi_fsub+0xae>
 80002fc:	e0a3      	b.n	8000446 <__aeabi_fsub+0x1f6>
 80002fe:	24ff      	movs	r4, #255	; 0xff
 8000300:	2300      	movs	r3, #0
 8000302:	025b      	lsls	r3, r3, #9
 8000304:	05e4      	lsls	r4, r4, #23
 8000306:	0a58      	lsrs	r0, r3, #9
 8000308:	07d2      	lsls	r2, r2, #31
 800030a:	4320      	orrs	r0, r4
 800030c:	4310      	orrs	r0, r2
 800030e:	bc0c      	pop	{r2, r3}
 8000310:	4690      	mov	r8, r2
 8000312:	4699      	mov	r9, r3
 8000314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000316:	2e00      	cmp	r6, #0
 8000318:	d174      	bne.n	8000404 <__aeabi_fsub+0x1b4>
 800031a:	1c60      	adds	r0, r4, #1
 800031c:	b2c0      	uxtb	r0, r0
 800031e:	2801      	cmp	r0, #1
 8000320:	dc00      	bgt.n	8000324 <__aeabi_fsub+0xd4>
 8000322:	e0a7      	b.n	8000474 <__aeabi_fsub+0x224>
 8000324:	464a      	mov	r2, r9
 8000326:	1a9c      	subs	r4, r3, r2
 8000328:	0162      	lsls	r2, r4, #5
 800032a:	d500      	bpl.n	800032e <__aeabi_fsub+0xde>
 800032c:	e0b6      	b.n	800049c <__aeabi_fsub+0x24c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	d1be      	bne.n	80002b0 <__aeabi_fsub+0x60>
 8000332:	2200      	movs	r2, #0
 8000334:	2400      	movs	r4, #0
 8000336:	2300      	movs	r3, #0
 8000338:	e7e3      	b.n	8000302 <__aeabi_fsub+0xb2>
 800033a:	2e00      	cmp	r6, #0
 800033c:	dc00      	bgt.n	8000340 <__aeabi_fsub+0xf0>
 800033e:	e085      	b.n	800044c <__aeabi_fsub+0x1fc>
 8000340:	2800      	cmp	r0, #0
 8000342:	d046      	beq.n	80003d2 <__aeabi_fsub+0x182>
 8000344:	2cff      	cmp	r4, #255	; 0xff
 8000346:	d049      	beq.n	80003dc <__aeabi_fsub+0x18c>
 8000348:	2280      	movs	r2, #128	; 0x80
 800034a:	4648      	mov	r0, r9
 800034c:	04d2      	lsls	r2, r2, #19
 800034e:	4310      	orrs	r0, r2
 8000350:	4681      	mov	r9, r0
 8000352:	2201      	movs	r2, #1
 8000354:	2e1b      	cmp	r6, #27
 8000356:	dc09      	bgt.n	800036c <__aeabi_fsub+0x11c>
 8000358:	2020      	movs	r0, #32
 800035a:	464c      	mov	r4, r9
 800035c:	1b80      	subs	r0, r0, r6
 800035e:	4084      	lsls	r4, r0
 8000360:	464a      	mov	r2, r9
 8000362:	0020      	movs	r0, r4
 8000364:	40f2      	lsrs	r2, r6
 8000366:	1e44      	subs	r4, r0, #1
 8000368:	41a0      	sbcs	r0, r4
 800036a:	4302      	orrs	r2, r0
 800036c:	189b      	adds	r3, r3, r2
 800036e:	015a      	lsls	r2, r3, #5
 8000370:	d528      	bpl.n	80003c4 <__aeabi_fsub+0x174>
 8000372:	3501      	adds	r5, #1
 8000374:	2dff      	cmp	r5, #255	; 0xff
 8000376:	d100      	bne.n	800037a <__aeabi_fsub+0x12a>
 8000378:	e0a8      	b.n	80004cc <__aeabi_fsub+0x27c>
 800037a:	2201      	movs	r2, #1
 800037c:	2407      	movs	r4, #7
 800037e:	4994      	ldr	r1, [pc, #592]	; (80005d0 <__aeabi_fsub+0x380>)
 8000380:	401a      	ands	r2, r3
 8000382:	085b      	lsrs	r3, r3, #1
 8000384:	400b      	ands	r3, r1
 8000386:	4313      	orrs	r3, r2
 8000388:	401c      	ands	r4, r3
 800038a:	e7a6      	b.n	80002da <__aeabi_fsub+0x8a>
 800038c:	2e00      	cmp	r6, #0
 800038e:	d000      	beq.n	8000392 <__aeabi_fsub+0x142>
 8000390:	e778      	b.n	8000284 <__aeabi_fsub+0x34>
 8000392:	e775      	b.n	8000280 <__aeabi_fsub+0x30>
 8000394:	2cff      	cmp	r4, #255	; 0xff
 8000396:	d054      	beq.n	8000442 <__aeabi_fsub+0x1f2>
 8000398:	2280      	movs	r2, #128	; 0x80
 800039a:	4649      	mov	r1, r9
 800039c:	04d2      	lsls	r2, r2, #19
 800039e:	4311      	orrs	r1, r2
 80003a0:	4689      	mov	r9, r1
 80003a2:	2201      	movs	r2, #1
 80003a4:	2e1b      	cmp	r6, #27
 80003a6:	dc09      	bgt.n	80003bc <__aeabi_fsub+0x16c>
 80003a8:	2120      	movs	r1, #32
 80003aa:	4648      	mov	r0, r9
 80003ac:	1b89      	subs	r1, r1, r6
 80003ae:	4088      	lsls	r0, r1
 80003b0:	464a      	mov	r2, r9
 80003b2:	0001      	movs	r1, r0
 80003b4:	40f2      	lsrs	r2, r6
 80003b6:	1e48      	subs	r0, r1, #1
 80003b8:	4181      	sbcs	r1, r0
 80003ba:	430a      	orrs	r2, r1
 80003bc:	1a9b      	subs	r3, r3, r2
 80003be:	015a      	lsls	r2, r3, #5
 80003c0:	d500      	bpl.n	80003c4 <__aeabi_fsub+0x174>
 80003c2:	e773      	b.n	80002ac <__aeabi_fsub+0x5c>
 80003c4:	2201      	movs	r2, #1
 80003c6:	4641      	mov	r1, r8
 80003c8:	400a      	ands	r2, r1
 80003ca:	0759      	lsls	r1, r3, #29
 80003cc:	d000      	beq.n	80003d0 <__aeabi_fsub+0x180>
 80003ce:	e789      	b.n	80002e4 <__aeabi_fsub+0x94>
 80003d0:	e011      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80003d2:	4648      	mov	r0, r9
 80003d4:	2800      	cmp	r0, #0
 80003d6:	d158      	bne.n	800048a <__aeabi_fsub+0x23a>
 80003d8:	2cff      	cmp	r4, #255	; 0xff
 80003da:	d10c      	bne.n	80003f6 <__aeabi_fsub+0x1a6>
 80003dc:	08db      	lsrs	r3, r3, #3
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fsub+0x194>
 80003e2:	e78c      	b.n	80002fe <__aeabi_fsub+0xae>
 80003e4:	2080      	movs	r0, #128	; 0x80
 80003e6:	03c0      	lsls	r0, r0, #15
 80003e8:	4303      	orrs	r3, r0
 80003ea:	025b      	lsls	r3, r3, #9
 80003ec:	0a5b      	lsrs	r3, r3, #9
 80003ee:	24ff      	movs	r4, #255	; 0xff
 80003f0:	e787      	b.n	8000302 <__aeabi_fsub+0xb2>
 80003f2:	2cff      	cmp	r4, #255	; 0xff
 80003f4:	d025      	beq.n	8000442 <__aeabi_fsub+0x1f2>
 80003f6:	08db      	lsrs	r3, r3, #3
 80003f8:	2dff      	cmp	r5, #255	; 0xff
 80003fa:	d0f0      	beq.n	80003de <__aeabi_fsub+0x18e>
 80003fc:	025b      	lsls	r3, r3, #9
 80003fe:	0a5b      	lsrs	r3, r3, #9
 8000400:	b2ec      	uxtb	r4, r5
 8000402:	e77e      	b.n	8000302 <__aeabi_fsub+0xb2>
 8000404:	2c00      	cmp	r4, #0
 8000406:	d04d      	beq.n	80004a4 <__aeabi_fsub+0x254>
 8000408:	28ff      	cmp	r0, #255	; 0xff
 800040a:	d018      	beq.n	800043e <__aeabi_fsub+0x1ee>
 800040c:	2480      	movs	r4, #128	; 0x80
 800040e:	04e4      	lsls	r4, r4, #19
 8000410:	4272      	negs	r2, r6
 8000412:	4323      	orrs	r3, r4
 8000414:	2a1b      	cmp	r2, #27
 8000416:	dd00      	ble.n	800041a <__aeabi_fsub+0x1ca>
 8000418:	e0c4      	b.n	80005a4 <__aeabi_fsub+0x354>
 800041a:	001c      	movs	r4, r3
 800041c:	2520      	movs	r5, #32
 800041e:	40d4      	lsrs	r4, r2
 8000420:	1aaa      	subs	r2, r5, r2
 8000422:	4093      	lsls	r3, r2
 8000424:	1e5a      	subs	r2, r3, #1
 8000426:	4193      	sbcs	r3, r2
 8000428:	4323      	orrs	r3, r4
 800042a:	464a      	mov	r2, r9
 800042c:	0005      	movs	r5, r0
 800042e:	1ad3      	subs	r3, r2, r3
 8000430:	4688      	mov	r8, r1
 8000432:	e738      	b.n	80002a6 <__aeabi_fsub+0x56>
 8000434:	1c72      	adds	r2, r6, #1
 8000436:	d0f8      	beq.n	800042a <__aeabi_fsub+0x1da>
 8000438:	43f2      	mvns	r2, r6
 800043a:	28ff      	cmp	r0, #255	; 0xff
 800043c:	d1ea      	bne.n	8000414 <__aeabi_fsub+0x1c4>
 800043e:	000a      	movs	r2, r1
 8000440:	464b      	mov	r3, r9
 8000442:	25ff      	movs	r5, #255	; 0xff
 8000444:	e7d7      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 8000446:	019b      	lsls	r3, r3, #6
 8000448:	0a5b      	lsrs	r3, r3, #9
 800044a:	e75a      	b.n	8000302 <__aeabi_fsub+0xb2>
 800044c:	2e00      	cmp	r6, #0
 800044e:	d141      	bne.n	80004d4 <__aeabi_fsub+0x284>
 8000450:	1c65      	adds	r5, r4, #1
 8000452:	b2e9      	uxtb	r1, r5
 8000454:	2901      	cmp	r1, #1
 8000456:	dd45      	ble.n	80004e4 <__aeabi_fsub+0x294>
 8000458:	2dff      	cmp	r5, #255	; 0xff
 800045a:	d100      	bne.n	800045e <__aeabi_fsub+0x20e>
 800045c:	e74f      	b.n	80002fe <__aeabi_fsub+0xae>
 800045e:	2407      	movs	r4, #7
 8000460:	444b      	add	r3, r9
 8000462:	085b      	lsrs	r3, r3, #1
 8000464:	401c      	ands	r4, r3
 8000466:	e738      	b.n	80002da <__aeabi_fsub+0x8a>
 8000468:	2207      	movs	r2, #7
 800046a:	4b5a      	ldr	r3, [pc, #360]	; (80005d4 <__aeabi_fsub+0x384>)
 800046c:	1a2d      	subs	r5, r5, r0
 800046e:	4023      	ands	r3, r4
 8000470:	4014      	ands	r4, r2
 8000472:	e732      	b.n	80002da <__aeabi_fsub+0x8a>
 8000474:	2c00      	cmp	r4, #0
 8000476:	d11d      	bne.n	80004b4 <__aeabi_fsub+0x264>
 8000478:	2b00      	cmp	r3, #0
 800047a:	d17a      	bne.n	8000572 <__aeabi_fsub+0x322>
 800047c:	464b      	mov	r3, r9
 800047e:	2b00      	cmp	r3, #0
 8000480:	d100      	bne.n	8000484 <__aeabi_fsub+0x234>
 8000482:	e091      	b.n	80005a8 <__aeabi_fsub+0x358>
 8000484:	000a      	movs	r2, r1
 8000486:	2500      	movs	r5, #0
 8000488:	e7b5      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 800048a:	3e01      	subs	r6, #1
 800048c:	2e00      	cmp	r6, #0
 800048e:	d119      	bne.n	80004c4 <__aeabi_fsub+0x274>
 8000490:	444b      	add	r3, r9
 8000492:	e76c      	b.n	800036e <__aeabi_fsub+0x11e>
 8000494:	2cff      	cmp	r4, #255	; 0xff
 8000496:	d184      	bne.n	80003a2 <__aeabi_fsub+0x152>
 8000498:	25ff      	movs	r5, #255	; 0xff
 800049a:	e7ac      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 800049c:	464a      	mov	r2, r9
 800049e:	4688      	mov	r8, r1
 80004a0:	1ad4      	subs	r4, r2, r3
 80004a2:	e705      	b.n	80002b0 <__aeabi_fsub+0x60>
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d1c5      	bne.n	8000434 <__aeabi_fsub+0x1e4>
 80004a8:	000a      	movs	r2, r1
 80004aa:	28ff      	cmp	r0, #255	; 0xff
 80004ac:	d0c8      	beq.n	8000440 <__aeabi_fsub+0x1f0>
 80004ae:	0005      	movs	r5, r0
 80004b0:	464b      	mov	r3, r9
 80004b2:	e7a0      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d149      	bne.n	800054c <__aeabi_fsub+0x2fc>
 80004b8:	464b      	mov	r3, r9
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d077      	beq.n	80005ae <__aeabi_fsub+0x35e>
 80004be:	000a      	movs	r2, r1
 80004c0:	25ff      	movs	r5, #255	; 0xff
 80004c2:	e798      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80004c4:	2cff      	cmp	r4, #255	; 0xff
 80004c6:	d000      	beq.n	80004ca <__aeabi_fsub+0x27a>
 80004c8:	e743      	b.n	8000352 <__aeabi_fsub+0x102>
 80004ca:	e787      	b.n	80003dc <__aeabi_fsub+0x18c>
 80004cc:	000a      	movs	r2, r1
 80004ce:	24ff      	movs	r4, #255	; 0xff
 80004d0:	2300      	movs	r3, #0
 80004d2:	e716      	b.n	8000302 <__aeabi_fsub+0xb2>
 80004d4:	2c00      	cmp	r4, #0
 80004d6:	d115      	bne.n	8000504 <__aeabi_fsub+0x2b4>
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d157      	bne.n	800058c <__aeabi_fsub+0x33c>
 80004dc:	28ff      	cmp	r0, #255	; 0xff
 80004de:	d1e6      	bne.n	80004ae <__aeabi_fsub+0x25e>
 80004e0:	464b      	mov	r3, r9
 80004e2:	e77b      	b.n	80003dc <__aeabi_fsub+0x18c>
 80004e4:	2c00      	cmp	r4, #0
 80004e6:	d120      	bne.n	800052a <__aeabi_fsub+0x2da>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d057      	beq.n	800059c <__aeabi_fsub+0x34c>
 80004ec:	4649      	mov	r1, r9
 80004ee:	2900      	cmp	r1, #0
 80004f0:	d053      	beq.n	800059a <__aeabi_fsub+0x34a>
 80004f2:	444b      	add	r3, r9
 80004f4:	015a      	lsls	r2, r3, #5
 80004f6:	d568      	bpl.n	80005ca <__aeabi_fsub+0x37a>
 80004f8:	2407      	movs	r4, #7
 80004fa:	4a36      	ldr	r2, [pc, #216]	; (80005d4 <__aeabi_fsub+0x384>)
 80004fc:	401c      	ands	r4, r3
 80004fe:	2501      	movs	r5, #1
 8000500:	4013      	ands	r3, r2
 8000502:	e6ea      	b.n	80002da <__aeabi_fsub+0x8a>
 8000504:	28ff      	cmp	r0, #255	; 0xff
 8000506:	d0eb      	beq.n	80004e0 <__aeabi_fsub+0x290>
 8000508:	2280      	movs	r2, #128	; 0x80
 800050a:	04d2      	lsls	r2, r2, #19
 800050c:	4276      	negs	r6, r6
 800050e:	4313      	orrs	r3, r2
 8000510:	2e1b      	cmp	r6, #27
 8000512:	dc53      	bgt.n	80005bc <__aeabi_fsub+0x36c>
 8000514:	2520      	movs	r5, #32
 8000516:	1bad      	subs	r5, r5, r6
 8000518:	001a      	movs	r2, r3
 800051a:	40ab      	lsls	r3, r5
 800051c:	40f2      	lsrs	r2, r6
 800051e:	1e5c      	subs	r4, r3, #1
 8000520:	41a3      	sbcs	r3, r4
 8000522:	4313      	orrs	r3, r2
 8000524:	444b      	add	r3, r9
 8000526:	0005      	movs	r5, r0
 8000528:	e721      	b.n	800036e <__aeabi_fsub+0x11e>
 800052a:	2b00      	cmp	r3, #0
 800052c:	d0d8      	beq.n	80004e0 <__aeabi_fsub+0x290>
 800052e:	4649      	mov	r1, r9
 8000530:	2900      	cmp	r1, #0
 8000532:	d100      	bne.n	8000536 <__aeabi_fsub+0x2e6>
 8000534:	e752      	b.n	80003dc <__aeabi_fsub+0x18c>
 8000536:	2180      	movs	r1, #128	; 0x80
 8000538:	03c9      	lsls	r1, r1, #15
 800053a:	420f      	tst	r7, r1
 800053c:	d100      	bne.n	8000540 <__aeabi_fsub+0x2f0>
 800053e:	e74d      	b.n	80003dc <__aeabi_fsub+0x18c>
 8000540:	4660      	mov	r0, ip
 8000542:	4208      	tst	r0, r1
 8000544:	d000      	beq.n	8000548 <__aeabi_fsub+0x2f8>
 8000546:	e749      	b.n	80003dc <__aeabi_fsub+0x18c>
 8000548:	464b      	mov	r3, r9
 800054a:	e747      	b.n	80003dc <__aeabi_fsub+0x18c>
 800054c:	4648      	mov	r0, r9
 800054e:	25ff      	movs	r5, #255	; 0xff
 8000550:	2800      	cmp	r0, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_fsub+0x306>
 8000554:	e74f      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 8000556:	2280      	movs	r2, #128	; 0x80
 8000558:	03d2      	lsls	r2, r2, #15
 800055a:	4217      	tst	r7, r2
 800055c:	d004      	beq.n	8000568 <__aeabi_fsub+0x318>
 800055e:	4660      	mov	r0, ip
 8000560:	4210      	tst	r0, r2
 8000562:	d101      	bne.n	8000568 <__aeabi_fsub+0x318>
 8000564:	464b      	mov	r3, r9
 8000566:	4688      	mov	r8, r1
 8000568:	2201      	movs	r2, #1
 800056a:	4641      	mov	r1, r8
 800056c:	25ff      	movs	r5, #255	; 0xff
 800056e:	400a      	ands	r2, r1
 8000570:	e741      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 8000572:	4648      	mov	r0, r9
 8000574:	2800      	cmp	r0, #0
 8000576:	d01f      	beq.n	80005b8 <__aeabi_fsub+0x368>
 8000578:	1a1a      	subs	r2, r3, r0
 800057a:	0150      	lsls	r0, r2, #5
 800057c:	d520      	bpl.n	80005c0 <__aeabi_fsub+0x370>
 800057e:	464a      	mov	r2, r9
 8000580:	2407      	movs	r4, #7
 8000582:	1ad3      	subs	r3, r2, r3
 8000584:	401c      	ands	r4, r3
 8000586:	4688      	mov	r8, r1
 8000588:	2500      	movs	r5, #0
 800058a:	e6a6      	b.n	80002da <__aeabi_fsub+0x8a>
 800058c:	1c74      	adds	r4, r6, #1
 800058e:	d0c9      	beq.n	8000524 <__aeabi_fsub+0x2d4>
 8000590:	43f6      	mvns	r6, r6
 8000592:	28ff      	cmp	r0, #255	; 0xff
 8000594:	d1bc      	bne.n	8000510 <__aeabi_fsub+0x2c0>
 8000596:	464b      	mov	r3, r9
 8000598:	e720      	b.n	80003dc <__aeabi_fsub+0x18c>
 800059a:	4699      	mov	r9, r3
 800059c:	464b      	mov	r3, r9
 800059e:	2500      	movs	r5, #0
 80005a0:	08db      	lsrs	r3, r3, #3
 80005a2:	e72b      	b.n	80003fc <__aeabi_fsub+0x1ac>
 80005a4:	2301      	movs	r3, #1
 80005a6:	e740      	b.n	800042a <__aeabi_fsub+0x1da>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	e6a9      	b.n	8000302 <__aeabi_fsub+0xb2>
 80005ae:	2380      	movs	r3, #128	; 0x80
 80005b0:	2200      	movs	r2, #0
 80005b2:	03db      	lsls	r3, r3, #15
 80005b4:	24ff      	movs	r4, #255	; 0xff
 80005b6:	e6a4      	b.n	8000302 <__aeabi_fsub+0xb2>
 80005b8:	2500      	movs	r5, #0
 80005ba:	e71c      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80005bc:	2301      	movs	r3, #1
 80005be:	e7b1      	b.n	8000524 <__aeabi_fsub+0x2d4>
 80005c0:	2a00      	cmp	r2, #0
 80005c2:	d0f1      	beq.n	80005a8 <__aeabi_fsub+0x358>
 80005c4:	0013      	movs	r3, r2
 80005c6:	2500      	movs	r5, #0
 80005c8:	e6fc      	b.n	80003c4 <__aeabi_fsub+0x174>
 80005ca:	2500      	movs	r5, #0
 80005cc:	e6fa      	b.n	80003c4 <__aeabi_fsub+0x174>
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	7dffffff 	.word	0x7dffffff
 80005d4:	fbffffff 	.word	0xfbffffff

080005d8 <__aeabi_f2iz>:
 80005d8:	0241      	lsls	r1, r0, #9
 80005da:	0042      	lsls	r2, r0, #1
 80005dc:	0fc3      	lsrs	r3, r0, #31
 80005de:	0a49      	lsrs	r1, r1, #9
 80005e0:	0e12      	lsrs	r2, r2, #24
 80005e2:	2000      	movs	r0, #0
 80005e4:	2a7e      	cmp	r2, #126	; 0x7e
 80005e6:	d90d      	bls.n	8000604 <__aeabi_f2iz+0x2c>
 80005e8:	2a9d      	cmp	r2, #157	; 0x9d
 80005ea:	d80c      	bhi.n	8000606 <__aeabi_f2iz+0x2e>
 80005ec:	2080      	movs	r0, #128	; 0x80
 80005ee:	0400      	lsls	r0, r0, #16
 80005f0:	4301      	orrs	r1, r0
 80005f2:	2a95      	cmp	r2, #149	; 0x95
 80005f4:	dc0a      	bgt.n	800060c <__aeabi_f2iz+0x34>
 80005f6:	2096      	movs	r0, #150	; 0x96
 80005f8:	1a82      	subs	r2, r0, r2
 80005fa:	40d1      	lsrs	r1, r2
 80005fc:	4248      	negs	r0, r1
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d100      	bne.n	8000604 <__aeabi_f2iz+0x2c>
 8000602:	0008      	movs	r0, r1
 8000604:	4770      	bx	lr
 8000606:	4a03      	ldr	r2, [pc, #12]	; (8000614 <__aeabi_f2iz+0x3c>)
 8000608:	1898      	adds	r0, r3, r2
 800060a:	e7fb      	b.n	8000604 <__aeabi_f2iz+0x2c>
 800060c:	3a96      	subs	r2, #150	; 0x96
 800060e:	4091      	lsls	r1, r2
 8000610:	e7f4      	b.n	80005fc <__aeabi_f2iz+0x24>
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	7fffffff 	.word	0x7fffffff

08000618 <__aeabi_dadd>:
 8000618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061a:	464f      	mov	r7, r9
 800061c:	4646      	mov	r6, r8
 800061e:	46d6      	mov	lr, sl
 8000620:	000c      	movs	r4, r1
 8000622:	0309      	lsls	r1, r1, #12
 8000624:	b5c0      	push	{r6, r7, lr}
 8000626:	0a49      	lsrs	r1, r1, #9
 8000628:	0f47      	lsrs	r7, r0, #29
 800062a:	005e      	lsls	r6, r3, #1
 800062c:	4339      	orrs	r1, r7
 800062e:	031f      	lsls	r7, r3, #12
 8000630:	0fdb      	lsrs	r3, r3, #31
 8000632:	469c      	mov	ip, r3
 8000634:	0065      	lsls	r5, r4, #1
 8000636:	0a7b      	lsrs	r3, r7, #9
 8000638:	0f57      	lsrs	r7, r2, #29
 800063a:	431f      	orrs	r7, r3
 800063c:	0d6d      	lsrs	r5, r5, #21
 800063e:	0fe4      	lsrs	r4, r4, #31
 8000640:	0d76      	lsrs	r6, r6, #21
 8000642:	46a1      	mov	r9, r4
 8000644:	00c0      	lsls	r0, r0, #3
 8000646:	46b8      	mov	r8, r7
 8000648:	00d2      	lsls	r2, r2, #3
 800064a:	1bab      	subs	r3, r5, r6
 800064c:	4564      	cmp	r4, ip
 800064e:	d07b      	beq.n	8000748 <__aeabi_dadd+0x130>
 8000650:	2b00      	cmp	r3, #0
 8000652:	dd5f      	ble.n	8000714 <__aeabi_dadd+0xfc>
 8000654:	2e00      	cmp	r6, #0
 8000656:	d000      	beq.n	800065a <__aeabi_dadd+0x42>
 8000658:	e0a4      	b.n	80007a4 <__aeabi_dadd+0x18c>
 800065a:	003e      	movs	r6, r7
 800065c:	4316      	orrs	r6, r2
 800065e:	d100      	bne.n	8000662 <__aeabi_dadd+0x4a>
 8000660:	e112      	b.n	8000888 <__aeabi_dadd+0x270>
 8000662:	1e5e      	subs	r6, r3, #1
 8000664:	2e00      	cmp	r6, #0
 8000666:	d000      	beq.n	800066a <__aeabi_dadd+0x52>
 8000668:	e19e      	b.n	80009a8 <__aeabi_dadd+0x390>
 800066a:	1a87      	subs	r7, r0, r2
 800066c:	4643      	mov	r3, r8
 800066e:	42b8      	cmp	r0, r7
 8000670:	4180      	sbcs	r0, r0
 8000672:	2501      	movs	r5, #1
 8000674:	1ac9      	subs	r1, r1, r3
 8000676:	4240      	negs	r0, r0
 8000678:	1a09      	subs	r1, r1, r0
 800067a:	020b      	lsls	r3, r1, #8
 800067c:	d400      	bmi.n	8000680 <__aeabi_dadd+0x68>
 800067e:	e131      	b.n	80008e4 <__aeabi_dadd+0x2cc>
 8000680:	0249      	lsls	r1, r1, #9
 8000682:	0a4e      	lsrs	r6, r1, #9
 8000684:	2e00      	cmp	r6, #0
 8000686:	d100      	bne.n	800068a <__aeabi_dadd+0x72>
 8000688:	e16e      	b.n	8000968 <__aeabi_dadd+0x350>
 800068a:	0030      	movs	r0, r6
 800068c:	f000 fe4a 	bl	8001324 <__clzsi2>
 8000690:	0003      	movs	r3, r0
 8000692:	3b08      	subs	r3, #8
 8000694:	2b1f      	cmp	r3, #31
 8000696:	dd00      	ble.n	800069a <__aeabi_dadd+0x82>
 8000698:	e161      	b.n	800095e <__aeabi_dadd+0x346>
 800069a:	2220      	movs	r2, #32
 800069c:	0039      	movs	r1, r7
 800069e:	1ad2      	subs	r2, r2, r3
 80006a0:	409e      	lsls	r6, r3
 80006a2:	40d1      	lsrs	r1, r2
 80006a4:	409f      	lsls	r7, r3
 80006a6:	430e      	orrs	r6, r1
 80006a8:	429d      	cmp	r5, r3
 80006aa:	dd00      	ble.n	80006ae <__aeabi_dadd+0x96>
 80006ac:	e151      	b.n	8000952 <__aeabi_dadd+0x33a>
 80006ae:	1b5d      	subs	r5, r3, r5
 80006b0:	1c6b      	adds	r3, r5, #1
 80006b2:	2b1f      	cmp	r3, #31
 80006b4:	dd00      	ble.n	80006b8 <__aeabi_dadd+0xa0>
 80006b6:	e17c      	b.n	80009b2 <__aeabi_dadd+0x39a>
 80006b8:	2120      	movs	r1, #32
 80006ba:	1ac9      	subs	r1, r1, r3
 80006bc:	003d      	movs	r5, r7
 80006be:	0030      	movs	r0, r6
 80006c0:	408f      	lsls	r7, r1
 80006c2:	4088      	lsls	r0, r1
 80006c4:	40dd      	lsrs	r5, r3
 80006c6:	1e79      	subs	r1, r7, #1
 80006c8:	418f      	sbcs	r7, r1
 80006ca:	0031      	movs	r1, r6
 80006cc:	2207      	movs	r2, #7
 80006ce:	4328      	orrs	r0, r5
 80006d0:	40d9      	lsrs	r1, r3
 80006d2:	2500      	movs	r5, #0
 80006d4:	4307      	orrs	r7, r0
 80006d6:	403a      	ands	r2, r7
 80006d8:	2a00      	cmp	r2, #0
 80006da:	d009      	beq.n	80006f0 <__aeabi_dadd+0xd8>
 80006dc:	230f      	movs	r3, #15
 80006de:	403b      	ands	r3, r7
 80006e0:	2b04      	cmp	r3, #4
 80006e2:	d005      	beq.n	80006f0 <__aeabi_dadd+0xd8>
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	42bb      	cmp	r3, r7
 80006e8:	41bf      	sbcs	r7, r7
 80006ea:	427f      	negs	r7, r7
 80006ec:	19c9      	adds	r1, r1, r7
 80006ee:	001f      	movs	r7, r3
 80006f0:	020b      	lsls	r3, r1, #8
 80006f2:	d400      	bmi.n	80006f6 <__aeabi_dadd+0xde>
 80006f4:	e226      	b.n	8000b44 <__aeabi_dadd+0x52c>
 80006f6:	1c6a      	adds	r2, r5, #1
 80006f8:	4bc6      	ldr	r3, [pc, #792]	; (8000a14 <__aeabi_dadd+0x3fc>)
 80006fa:	0555      	lsls	r5, r2, #21
 80006fc:	0d6d      	lsrs	r5, r5, #21
 80006fe:	429a      	cmp	r2, r3
 8000700:	d100      	bne.n	8000704 <__aeabi_dadd+0xec>
 8000702:	e106      	b.n	8000912 <__aeabi_dadd+0x2fa>
 8000704:	4ac4      	ldr	r2, [pc, #784]	; (8000a18 <__aeabi_dadd+0x400>)
 8000706:	08ff      	lsrs	r7, r7, #3
 8000708:	400a      	ands	r2, r1
 800070a:	0753      	lsls	r3, r2, #29
 800070c:	0252      	lsls	r2, r2, #9
 800070e:	433b      	orrs	r3, r7
 8000710:	0b12      	lsrs	r2, r2, #12
 8000712:	e08e      	b.n	8000832 <__aeabi_dadd+0x21a>
 8000714:	2b00      	cmp	r3, #0
 8000716:	d000      	beq.n	800071a <__aeabi_dadd+0x102>
 8000718:	e0b8      	b.n	800088c <__aeabi_dadd+0x274>
 800071a:	1c6b      	adds	r3, r5, #1
 800071c:	055b      	lsls	r3, r3, #21
 800071e:	0d5b      	lsrs	r3, r3, #21
 8000720:	2b01      	cmp	r3, #1
 8000722:	dc00      	bgt.n	8000726 <__aeabi_dadd+0x10e>
 8000724:	e130      	b.n	8000988 <__aeabi_dadd+0x370>
 8000726:	1a87      	subs	r7, r0, r2
 8000728:	4643      	mov	r3, r8
 800072a:	42b8      	cmp	r0, r7
 800072c:	41b6      	sbcs	r6, r6
 800072e:	1acb      	subs	r3, r1, r3
 8000730:	4276      	negs	r6, r6
 8000732:	1b9e      	subs	r6, r3, r6
 8000734:	0233      	lsls	r3, r6, #8
 8000736:	d500      	bpl.n	800073a <__aeabi_dadd+0x122>
 8000738:	e14c      	b.n	80009d4 <__aeabi_dadd+0x3bc>
 800073a:	003b      	movs	r3, r7
 800073c:	4333      	orrs	r3, r6
 800073e:	d1a1      	bne.n	8000684 <__aeabi_dadd+0x6c>
 8000740:	2200      	movs	r2, #0
 8000742:	2400      	movs	r4, #0
 8000744:	2500      	movs	r5, #0
 8000746:	e070      	b.n	800082a <__aeabi_dadd+0x212>
 8000748:	2b00      	cmp	r3, #0
 800074a:	dc00      	bgt.n	800074e <__aeabi_dadd+0x136>
 800074c:	e0e5      	b.n	800091a <__aeabi_dadd+0x302>
 800074e:	2e00      	cmp	r6, #0
 8000750:	d100      	bne.n	8000754 <__aeabi_dadd+0x13c>
 8000752:	e083      	b.n	800085c <__aeabi_dadd+0x244>
 8000754:	4eaf      	ldr	r6, [pc, #700]	; (8000a14 <__aeabi_dadd+0x3fc>)
 8000756:	42b5      	cmp	r5, r6
 8000758:	d060      	beq.n	800081c <__aeabi_dadd+0x204>
 800075a:	2680      	movs	r6, #128	; 0x80
 800075c:	0436      	lsls	r6, r6, #16
 800075e:	4337      	orrs	r7, r6
 8000760:	46b8      	mov	r8, r7
 8000762:	2b38      	cmp	r3, #56	; 0x38
 8000764:	dc00      	bgt.n	8000768 <__aeabi_dadd+0x150>
 8000766:	e13e      	b.n	80009e6 <__aeabi_dadd+0x3ce>
 8000768:	4643      	mov	r3, r8
 800076a:	4313      	orrs	r3, r2
 800076c:	001f      	movs	r7, r3
 800076e:	1e7a      	subs	r2, r7, #1
 8000770:	4197      	sbcs	r7, r2
 8000772:	183f      	adds	r7, r7, r0
 8000774:	4287      	cmp	r7, r0
 8000776:	4180      	sbcs	r0, r0
 8000778:	4240      	negs	r0, r0
 800077a:	1809      	adds	r1, r1, r0
 800077c:	020b      	lsls	r3, r1, #8
 800077e:	d400      	bmi.n	8000782 <__aeabi_dadd+0x16a>
 8000780:	e0b0      	b.n	80008e4 <__aeabi_dadd+0x2cc>
 8000782:	4ba4      	ldr	r3, [pc, #656]	; (8000a14 <__aeabi_dadd+0x3fc>)
 8000784:	3501      	adds	r5, #1
 8000786:	429d      	cmp	r5, r3
 8000788:	d100      	bne.n	800078c <__aeabi_dadd+0x174>
 800078a:	e0c3      	b.n	8000914 <__aeabi_dadd+0x2fc>
 800078c:	4aa2      	ldr	r2, [pc, #648]	; (8000a18 <__aeabi_dadd+0x400>)
 800078e:	087b      	lsrs	r3, r7, #1
 8000790:	400a      	ands	r2, r1
 8000792:	2101      	movs	r1, #1
 8000794:	400f      	ands	r7, r1
 8000796:	431f      	orrs	r7, r3
 8000798:	0851      	lsrs	r1, r2, #1
 800079a:	07d3      	lsls	r3, r2, #31
 800079c:	2207      	movs	r2, #7
 800079e:	431f      	orrs	r7, r3
 80007a0:	403a      	ands	r2, r7
 80007a2:	e799      	b.n	80006d8 <__aeabi_dadd+0xc0>
 80007a4:	4e9b      	ldr	r6, [pc, #620]	; (8000a14 <__aeabi_dadd+0x3fc>)
 80007a6:	42b5      	cmp	r5, r6
 80007a8:	d038      	beq.n	800081c <__aeabi_dadd+0x204>
 80007aa:	2680      	movs	r6, #128	; 0x80
 80007ac:	0436      	lsls	r6, r6, #16
 80007ae:	4337      	orrs	r7, r6
 80007b0:	46b8      	mov	r8, r7
 80007b2:	2b38      	cmp	r3, #56	; 0x38
 80007b4:	dd00      	ble.n	80007b8 <__aeabi_dadd+0x1a0>
 80007b6:	e0dc      	b.n	8000972 <__aeabi_dadd+0x35a>
 80007b8:	2b1f      	cmp	r3, #31
 80007ba:	dc00      	bgt.n	80007be <__aeabi_dadd+0x1a6>
 80007bc:	e130      	b.n	8000a20 <__aeabi_dadd+0x408>
 80007be:	001e      	movs	r6, r3
 80007c0:	4647      	mov	r7, r8
 80007c2:	3e20      	subs	r6, #32
 80007c4:	40f7      	lsrs	r7, r6
 80007c6:	46bc      	mov	ip, r7
 80007c8:	2b20      	cmp	r3, #32
 80007ca:	d004      	beq.n	80007d6 <__aeabi_dadd+0x1be>
 80007cc:	2640      	movs	r6, #64	; 0x40
 80007ce:	1af3      	subs	r3, r6, r3
 80007d0:	4646      	mov	r6, r8
 80007d2:	409e      	lsls	r6, r3
 80007d4:	4332      	orrs	r2, r6
 80007d6:	0017      	movs	r7, r2
 80007d8:	4663      	mov	r3, ip
 80007da:	1e7a      	subs	r2, r7, #1
 80007dc:	4197      	sbcs	r7, r2
 80007de:	431f      	orrs	r7, r3
 80007e0:	e0cc      	b.n	800097c <__aeabi_dadd+0x364>
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d100      	bne.n	80007e8 <__aeabi_dadd+0x1d0>
 80007e6:	e204      	b.n	8000bf2 <__aeabi_dadd+0x5da>
 80007e8:	4643      	mov	r3, r8
 80007ea:	4313      	orrs	r3, r2
 80007ec:	d100      	bne.n	80007f0 <__aeabi_dadd+0x1d8>
 80007ee:	e159      	b.n	8000aa4 <__aeabi_dadd+0x48c>
 80007f0:	074b      	lsls	r3, r1, #29
 80007f2:	08c0      	lsrs	r0, r0, #3
 80007f4:	4318      	orrs	r0, r3
 80007f6:	2380      	movs	r3, #128	; 0x80
 80007f8:	08c9      	lsrs	r1, r1, #3
 80007fa:	031b      	lsls	r3, r3, #12
 80007fc:	4219      	tst	r1, r3
 80007fe:	d008      	beq.n	8000812 <__aeabi_dadd+0x1fa>
 8000800:	4645      	mov	r5, r8
 8000802:	08ed      	lsrs	r5, r5, #3
 8000804:	421d      	tst	r5, r3
 8000806:	d104      	bne.n	8000812 <__aeabi_dadd+0x1fa>
 8000808:	4643      	mov	r3, r8
 800080a:	08d0      	lsrs	r0, r2, #3
 800080c:	0759      	lsls	r1, r3, #29
 800080e:	4308      	orrs	r0, r1
 8000810:	0029      	movs	r1, r5
 8000812:	0f42      	lsrs	r2, r0, #29
 8000814:	00c9      	lsls	r1, r1, #3
 8000816:	4d7f      	ldr	r5, [pc, #508]	; (8000a14 <__aeabi_dadd+0x3fc>)
 8000818:	4311      	orrs	r1, r2
 800081a:	00c0      	lsls	r0, r0, #3
 800081c:	074b      	lsls	r3, r1, #29
 800081e:	08ca      	lsrs	r2, r1, #3
 8000820:	497c      	ldr	r1, [pc, #496]	; (8000a14 <__aeabi_dadd+0x3fc>)
 8000822:	08c0      	lsrs	r0, r0, #3
 8000824:	4303      	orrs	r3, r0
 8000826:	428d      	cmp	r5, r1
 8000828:	d068      	beq.n	80008fc <__aeabi_dadd+0x2e4>
 800082a:	0312      	lsls	r2, r2, #12
 800082c:	056d      	lsls	r5, r5, #21
 800082e:	0b12      	lsrs	r2, r2, #12
 8000830:	0d6d      	lsrs	r5, r5, #21
 8000832:	2100      	movs	r1, #0
 8000834:	0312      	lsls	r2, r2, #12
 8000836:	0018      	movs	r0, r3
 8000838:	0b13      	lsrs	r3, r2, #12
 800083a:	0d0a      	lsrs	r2, r1, #20
 800083c:	0512      	lsls	r2, r2, #20
 800083e:	431a      	orrs	r2, r3
 8000840:	4b76      	ldr	r3, [pc, #472]	; (8000a1c <__aeabi_dadd+0x404>)
 8000842:	052d      	lsls	r5, r5, #20
 8000844:	4013      	ands	r3, r2
 8000846:	432b      	orrs	r3, r5
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	07e4      	lsls	r4, r4, #31
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	4323      	orrs	r3, r4
 8000850:	0019      	movs	r1, r3
 8000852:	bc1c      	pop	{r2, r3, r4}
 8000854:	4690      	mov	r8, r2
 8000856:	4699      	mov	r9, r3
 8000858:	46a2      	mov	sl, r4
 800085a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800085c:	003e      	movs	r6, r7
 800085e:	4316      	orrs	r6, r2
 8000860:	d012      	beq.n	8000888 <__aeabi_dadd+0x270>
 8000862:	1e5e      	subs	r6, r3, #1
 8000864:	2e00      	cmp	r6, #0
 8000866:	d000      	beq.n	800086a <__aeabi_dadd+0x252>
 8000868:	e100      	b.n	8000a6c <__aeabi_dadd+0x454>
 800086a:	1887      	adds	r7, r0, r2
 800086c:	4287      	cmp	r7, r0
 800086e:	4180      	sbcs	r0, r0
 8000870:	4441      	add	r1, r8
 8000872:	4240      	negs	r0, r0
 8000874:	1809      	adds	r1, r1, r0
 8000876:	2501      	movs	r5, #1
 8000878:	020b      	lsls	r3, r1, #8
 800087a:	d533      	bpl.n	80008e4 <__aeabi_dadd+0x2cc>
 800087c:	2502      	movs	r5, #2
 800087e:	e785      	b.n	800078c <__aeabi_dadd+0x174>
 8000880:	4664      	mov	r4, ip
 8000882:	0033      	movs	r3, r6
 8000884:	4641      	mov	r1, r8
 8000886:	0010      	movs	r0, r2
 8000888:	001d      	movs	r5, r3
 800088a:	e7c7      	b.n	800081c <__aeabi_dadd+0x204>
 800088c:	2d00      	cmp	r5, #0
 800088e:	d000      	beq.n	8000892 <__aeabi_dadd+0x27a>
 8000890:	e0da      	b.n	8000a48 <__aeabi_dadd+0x430>
 8000892:	000c      	movs	r4, r1
 8000894:	4304      	orrs	r4, r0
 8000896:	d0f3      	beq.n	8000880 <__aeabi_dadd+0x268>
 8000898:	1c5c      	adds	r4, r3, #1
 800089a:	d100      	bne.n	800089e <__aeabi_dadd+0x286>
 800089c:	e19f      	b.n	8000bde <__aeabi_dadd+0x5c6>
 800089e:	4c5d      	ldr	r4, [pc, #372]	; (8000a14 <__aeabi_dadd+0x3fc>)
 80008a0:	42a6      	cmp	r6, r4
 80008a2:	d100      	bne.n	80008a6 <__aeabi_dadd+0x28e>
 80008a4:	e12f      	b.n	8000b06 <__aeabi_dadd+0x4ee>
 80008a6:	43db      	mvns	r3, r3
 80008a8:	2b38      	cmp	r3, #56	; 0x38
 80008aa:	dd00      	ble.n	80008ae <__aeabi_dadd+0x296>
 80008ac:	e166      	b.n	8000b7c <__aeabi_dadd+0x564>
 80008ae:	2b1f      	cmp	r3, #31
 80008b0:	dd00      	ble.n	80008b4 <__aeabi_dadd+0x29c>
 80008b2:	e183      	b.n	8000bbc <__aeabi_dadd+0x5a4>
 80008b4:	2420      	movs	r4, #32
 80008b6:	0005      	movs	r5, r0
 80008b8:	1ae4      	subs	r4, r4, r3
 80008ba:	000f      	movs	r7, r1
 80008bc:	40dd      	lsrs	r5, r3
 80008be:	40d9      	lsrs	r1, r3
 80008c0:	40a0      	lsls	r0, r4
 80008c2:	4643      	mov	r3, r8
 80008c4:	40a7      	lsls	r7, r4
 80008c6:	1a5b      	subs	r3, r3, r1
 80008c8:	1e44      	subs	r4, r0, #1
 80008ca:	41a0      	sbcs	r0, r4
 80008cc:	4698      	mov	r8, r3
 80008ce:	432f      	orrs	r7, r5
 80008d0:	4338      	orrs	r0, r7
 80008d2:	1a17      	subs	r7, r2, r0
 80008d4:	42ba      	cmp	r2, r7
 80008d6:	4192      	sbcs	r2, r2
 80008d8:	4643      	mov	r3, r8
 80008da:	4252      	negs	r2, r2
 80008dc:	1a99      	subs	r1, r3, r2
 80008de:	4664      	mov	r4, ip
 80008e0:	0035      	movs	r5, r6
 80008e2:	e6ca      	b.n	800067a <__aeabi_dadd+0x62>
 80008e4:	2207      	movs	r2, #7
 80008e6:	403a      	ands	r2, r7
 80008e8:	2a00      	cmp	r2, #0
 80008ea:	d000      	beq.n	80008ee <__aeabi_dadd+0x2d6>
 80008ec:	e6f6      	b.n	80006dc <__aeabi_dadd+0xc4>
 80008ee:	074b      	lsls	r3, r1, #29
 80008f0:	08ca      	lsrs	r2, r1, #3
 80008f2:	4948      	ldr	r1, [pc, #288]	; (8000a14 <__aeabi_dadd+0x3fc>)
 80008f4:	08ff      	lsrs	r7, r7, #3
 80008f6:	433b      	orrs	r3, r7
 80008f8:	428d      	cmp	r5, r1
 80008fa:	d196      	bne.n	800082a <__aeabi_dadd+0x212>
 80008fc:	0019      	movs	r1, r3
 80008fe:	4311      	orrs	r1, r2
 8000900:	d100      	bne.n	8000904 <__aeabi_dadd+0x2ec>
 8000902:	e19e      	b.n	8000c42 <__aeabi_dadd+0x62a>
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	0309      	lsls	r1, r1, #12
 8000908:	430a      	orrs	r2, r1
 800090a:	0312      	lsls	r2, r2, #12
 800090c:	0b12      	lsrs	r2, r2, #12
 800090e:	4d41      	ldr	r5, [pc, #260]	; (8000a14 <__aeabi_dadd+0x3fc>)
 8000910:	e78f      	b.n	8000832 <__aeabi_dadd+0x21a>
 8000912:	0015      	movs	r5, r2
 8000914:	2200      	movs	r2, #0
 8000916:	2300      	movs	r3, #0
 8000918:	e78b      	b.n	8000832 <__aeabi_dadd+0x21a>
 800091a:	2b00      	cmp	r3, #0
 800091c:	d000      	beq.n	8000920 <__aeabi_dadd+0x308>
 800091e:	e0c7      	b.n	8000ab0 <__aeabi_dadd+0x498>
 8000920:	1c6b      	adds	r3, r5, #1
 8000922:	055f      	lsls	r7, r3, #21
 8000924:	0d7f      	lsrs	r7, r7, #21
 8000926:	2f01      	cmp	r7, #1
 8000928:	dc00      	bgt.n	800092c <__aeabi_dadd+0x314>
 800092a:	e0f1      	b.n	8000b10 <__aeabi_dadd+0x4f8>
 800092c:	4d39      	ldr	r5, [pc, #228]	; (8000a14 <__aeabi_dadd+0x3fc>)
 800092e:	42ab      	cmp	r3, r5
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x31c>
 8000932:	e0b9      	b.n	8000aa8 <__aeabi_dadd+0x490>
 8000934:	1885      	adds	r5, r0, r2
 8000936:	000a      	movs	r2, r1
 8000938:	4285      	cmp	r5, r0
 800093a:	4189      	sbcs	r1, r1
 800093c:	4442      	add	r2, r8
 800093e:	4249      	negs	r1, r1
 8000940:	1851      	adds	r1, r2, r1
 8000942:	2207      	movs	r2, #7
 8000944:	07cf      	lsls	r7, r1, #31
 8000946:	086d      	lsrs	r5, r5, #1
 8000948:	432f      	orrs	r7, r5
 800094a:	0849      	lsrs	r1, r1, #1
 800094c:	403a      	ands	r2, r7
 800094e:	001d      	movs	r5, r3
 8000950:	e6c2      	b.n	80006d8 <__aeabi_dadd+0xc0>
 8000952:	2207      	movs	r2, #7
 8000954:	4930      	ldr	r1, [pc, #192]	; (8000a18 <__aeabi_dadd+0x400>)
 8000956:	1aed      	subs	r5, r5, r3
 8000958:	4031      	ands	r1, r6
 800095a:	403a      	ands	r2, r7
 800095c:	e6bc      	b.n	80006d8 <__aeabi_dadd+0xc0>
 800095e:	003e      	movs	r6, r7
 8000960:	3828      	subs	r0, #40	; 0x28
 8000962:	4086      	lsls	r6, r0
 8000964:	2700      	movs	r7, #0
 8000966:	e69f      	b.n	80006a8 <__aeabi_dadd+0x90>
 8000968:	0038      	movs	r0, r7
 800096a:	f000 fcdb 	bl	8001324 <__clzsi2>
 800096e:	3020      	adds	r0, #32
 8000970:	e68e      	b.n	8000690 <__aeabi_dadd+0x78>
 8000972:	4643      	mov	r3, r8
 8000974:	4313      	orrs	r3, r2
 8000976:	001f      	movs	r7, r3
 8000978:	1e7a      	subs	r2, r7, #1
 800097a:	4197      	sbcs	r7, r2
 800097c:	1bc7      	subs	r7, r0, r7
 800097e:	42b8      	cmp	r0, r7
 8000980:	4180      	sbcs	r0, r0
 8000982:	4240      	negs	r0, r0
 8000984:	1a09      	subs	r1, r1, r0
 8000986:	e678      	b.n	800067a <__aeabi_dadd+0x62>
 8000988:	000e      	movs	r6, r1
 800098a:	003b      	movs	r3, r7
 800098c:	4306      	orrs	r6, r0
 800098e:	4313      	orrs	r3, r2
 8000990:	2d00      	cmp	r5, #0
 8000992:	d161      	bne.n	8000a58 <__aeabi_dadd+0x440>
 8000994:	2e00      	cmp	r6, #0
 8000996:	d000      	beq.n	800099a <__aeabi_dadd+0x382>
 8000998:	e0f4      	b.n	8000b84 <__aeabi_dadd+0x56c>
 800099a:	2b00      	cmp	r3, #0
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x388>
 800099e:	e11b      	b.n	8000bd8 <__aeabi_dadd+0x5c0>
 80009a0:	4664      	mov	r4, ip
 80009a2:	0039      	movs	r1, r7
 80009a4:	0010      	movs	r0, r2
 80009a6:	e739      	b.n	800081c <__aeabi_dadd+0x204>
 80009a8:	4f1a      	ldr	r7, [pc, #104]	; (8000a14 <__aeabi_dadd+0x3fc>)
 80009aa:	42bb      	cmp	r3, r7
 80009ac:	d07a      	beq.n	8000aa4 <__aeabi_dadd+0x48c>
 80009ae:	0033      	movs	r3, r6
 80009b0:	e6ff      	b.n	80007b2 <__aeabi_dadd+0x19a>
 80009b2:	0030      	movs	r0, r6
 80009b4:	3d1f      	subs	r5, #31
 80009b6:	40e8      	lsrs	r0, r5
 80009b8:	2b20      	cmp	r3, #32
 80009ba:	d003      	beq.n	80009c4 <__aeabi_dadd+0x3ac>
 80009bc:	2140      	movs	r1, #64	; 0x40
 80009be:	1acb      	subs	r3, r1, r3
 80009c0:	409e      	lsls	r6, r3
 80009c2:	4337      	orrs	r7, r6
 80009c4:	1e7b      	subs	r3, r7, #1
 80009c6:	419f      	sbcs	r7, r3
 80009c8:	2207      	movs	r2, #7
 80009ca:	4307      	orrs	r7, r0
 80009cc:	403a      	ands	r2, r7
 80009ce:	2100      	movs	r1, #0
 80009d0:	2500      	movs	r5, #0
 80009d2:	e789      	b.n	80008e8 <__aeabi_dadd+0x2d0>
 80009d4:	1a17      	subs	r7, r2, r0
 80009d6:	4643      	mov	r3, r8
 80009d8:	42ba      	cmp	r2, r7
 80009da:	41b6      	sbcs	r6, r6
 80009dc:	1a59      	subs	r1, r3, r1
 80009de:	4276      	negs	r6, r6
 80009e0:	1b8e      	subs	r6, r1, r6
 80009e2:	4664      	mov	r4, ip
 80009e4:	e64e      	b.n	8000684 <__aeabi_dadd+0x6c>
 80009e6:	2b1f      	cmp	r3, #31
 80009e8:	dd00      	ble.n	80009ec <__aeabi_dadd+0x3d4>
 80009ea:	e0ad      	b.n	8000b48 <__aeabi_dadd+0x530>
 80009ec:	2620      	movs	r6, #32
 80009ee:	4647      	mov	r7, r8
 80009f0:	1af6      	subs	r6, r6, r3
 80009f2:	40b7      	lsls	r7, r6
 80009f4:	46b9      	mov	r9, r7
 80009f6:	0017      	movs	r7, r2
 80009f8:	46b2      	mov	sl, r6
 80009fa:	40df      	lsrs	r7, r3
 80009fc:	464e      	mov	r6, r9
 80009fe:	433e      	orrs	r6, r7
 8000a00:	0037      	movs	r7, r6
 8000a02:	4656      	mov	r6, sl
 8000a04:	40b2      	lsls	r2, r6
 8000a06:	1e56      	subs	r6, r2, #1
 8000a08:	41b2      	sbcs	r2, r6
 8000a0a:	4317      	orrs	r7, r2
 8000a0c:	4642      	mov	r2, r8
 8000a0e:	40da      	lsrs	r2, r3
 8000a10:	1889      	adds	r1, r1, r2
 8000a12:	e6ae      	b.n	8000772 <__aeabi_dadd+0x15a>
 8000a14:	000007ff 	.word	0x000007ff
 8000a18:	ff7fffff 	.word	0xff7fffff
 8000a1c:	800fffff 	.word	0x800fffff
 8000a20:	2620      	movs	r6, #32
 8000a22:	4647      	mov	r7, r8
 8000a24:	1af6      	subs	r6, r6, r3
 8000a26:	40b7      	lsls	r7, r6
 8000a28:	46b9      	mov	r9, r7
 8000a2a:	0017      	movs	r7, r2
 8000a2c:	46b2      	mov	sl, r6
 8000a2e:	40df      	lsrs	r7, r3
 8000a30:	464e      	mov	r6, r9
 8000a32:	433e      	orrs	r6, r7
 8000a34:	0037      	movs	r7, r6
 8000a36:	4656      	mov	r6, sl
 8000a38:	40b2      	lsls	r2, r6
 8000a3a:	1e56      	subs	r6, r2, #1
 8000a3c:	41b2      	sbcs	r2, r6
 8000a3e:	4317      	orrs	r7, r2
 8000a40:	4642      	mov	r2, r8
 8000a42:	40da      	lsrs	r2, r3
 8000a44:	1a89      	subs	r1, r1, r2
 8000a46:	e799      	b.n	800097c <__aeabi_dadd+0x364>
 8000a48:	4c7f      	ldr	r4, [pc, #508]	; (8000c48 <__aeabi_dadd+0x630>)
 8000a4a:	42a6      	cmp	r6, r4
 8000a4c:	d05b      	beq.n	8000b06 <__aeabi_dadd+0x4ee>
 8000a4e:	2480      	movs	r4, #128	; 0x80
 8000a50:	0424      	lsls	r4, r4, #16
 8000a52:	425b      	negs	r3, r3
 8000a54:	4321      	orrs	r1, r4
 8000a56:	e727      	b.n	80008a8 <__aeabi_dadd+0x290>
 8000a58:	2e00      	cmp	r6, #0
 8000a5a:	d10c      	bne.n	8000a76 <__aeabi_dadd+0x45e>
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x44a>
 8000a60:	e0cb      	b.n	8000bfa <__aeabi_dadd+0x5e2>
 8000a62:	4664      	mov	r4, ip
 8000a64:	0039      	movs	r1, r7
 8000a66:	0010      	movs	r0, r2
 8000a68:	4d77      	ldr	r5, [pc, #476]	; (8000c48 <__aeabi_dadd+0x630>)
 8000a6a:	e6d7      	b.n	800081c <__aeabi_dadd+0x204>
 8000a6c:	4f76      	ldr	r7, [pc, #472]	; (8000c48 <__aeabi_dadd+0x630>)
 8000a6e:	42bb      	cmp	r3, r7
 8000a70:	d018      	beq.n	8000aa4 <__aeabi_dadd+0x48c>
 8000a72:	0033      	movs	r3, r6
 8000a74:	e675      	b.n	8000762 <__aeabi_dadd+0x14a>
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d014      	beq.n	8000aa4 <__aeabi_dadd+0x48c>
 8000a7a:	074b      	lsls	r3, r1, #29
 8000a7c:	08c0      	lsrs	r0, r0, #3
 8000a7e:	4318      	orrs	r0, r3
 8000a80:	2380      	movs	r3, #128	; 0x80
 8000a82:	08c9      	lsrs	r1, r1, #3
 8000a84:	031b      	lsls	r3, r3, #12
 8000a86:	4219      	tst	r1, r3
 8000a88:	d007      	beq.n	8000a9a <__aeabi_dadd+0x482>
 8000a8a:	08fc      	lsrs	r4, r7, #3
 8000a8c:	421c      	tst	r4, r3
 8000a8e:	d104      	bne.n	8000a9a <__aeabi_dadd+0x482>
 8000a90:	0779      	lsls	r1, r7, #29
 8000a92:	08d0      	lsrs	r0, r2, #3
 8000a94:	4308      	orrs	r0, r1
 8000a96:	46e1      	mov	r9, ip
 8000a98:	0021      	movs	r1, r4
 8000a9a:	464c      	mov	r4, r9
 8000a9c:	0f42      	lsrs	r2, r0, #29
 8000a9e:	00c9      	lsls	r1, r1, #3
 8000aa0:	4311      	orrs	r1, r2
 8000aa2:	00c0      	lsls	r0, r0, #3
 8000aa4:	4d68      	ldr	r5, [pc, #416]	; (8000c48 <__aeabi_dadd+0x630>)
 8000aa6:	e6b9      	b.n	800081c <__aeabi_dadd+0x204>
 8000aa8:	001d      	movs	r5, r3
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2300      	movs	r3, #0
 8000aae:	e6c0      	b.n	8000832 <__aeabi_dadd+0x21a>
 8000ab0:	2d00      	cmp	r5, #0
 8000ab2:	d15b      	bne.n	8000b6c <__aeabi_dadd+0x554>
 8000ab4:	000d      	movs	r5, r1
 8000ab6:	4305      	orrs	r5, r0
 8000ab8:	d100      	bne.n	8000abc <__aeabi_dadd+0x4a4>
 8000aba:	e6e2      	b.n	8000882 <__aeabi_dadd+0x26a>
 8000abc:	1c5d      	adds	r5, r3, #1
 8000abe:	d100      	bne.n	8000ac2 <__aeabi_dadd+0x4aa>
 8000ac0:	e0b0      	b.n	8000c24 <__aeabi_dadd+0x60c>
 8000ac2:	4d61      	ldr	r5, [pc, #388]	; (8000c48 <__aeabi_dadd+0x630>)
 8000ac4:	42ae      	cmp	r6, r5
 8000ac6:	d01f      	beq.n	8000b08 <__aeabi_dadd+0x4f0>
 8000ac8:	43db      	mvns	r3, r3
 8000aca:	2b38      	cmp	r3, #56	; 0x38
 8000acc:	dc71      	bgt.n	8000bb2 <__aeabi_dadd+0x59a>
 8000ace:	2b1f      	cmp	r3, #31
 8000ad0:	dd00      	ble.n	8000ad4 <__aeabi_dadd+0x4bc>
 8000ad2:	e096      	b.n	8000c02 <__aeabi_dadd+0x5ea>
 8000ad4:	2520      	movs	r5, #32
 8000ad6:	000f      	movs	r7, r1
 8000ad8:	1aed      	subs	r5, r5, r3
 8000ada:	40af      	lsls	r7, r5
 8000adc:	46b9      	mov	r9, r7
 8000ade:	0007      	movs	r7, r0
 8000ae0:	46aa      	mov	sl, r5
 8000ae2:	40df      	lsrs	r7, r3
 8000ae4:	464d      	mov	r5, r9
 8000ae6:	433d      	orrs	r5, r7
 8000ae8:	002f      	movs	r7, r5
 8000aea:	4655      	mov	r5, sl
 8000aec:	40a8      	lsls	r0, r5
 8000aee:	40d9      	lsrs	r1, r3
 8000af0:	1e45      	subs	r5, r0, #1
 8000af2:	41a8      	sbcs	r0, r5
 8000af4:	4488      	add	r8, r1
 8000af6:	4307      	orrs	r7, r0
 8000af8:	18bf      	adds	r7, r7, r2
 8000afa:	4297      	cmp	r7, r2
 8000afc:	4192      	sbcs	r2, r2
 8000afe:	4251      	negs	r1, r2
 8000b00:	4441      	add	r1, r8
 8000b02:	0035      	movs	r5, r6
 8000b04:	e63a      	b.n	800077c <__aeabi_dadd+0x164>
 8000b06:	4664      	mov	r4, ip
 8000b08:	0035      	movs	r5, r6
 8000b0a:	4641      	mov	r1, r8
 8000b0c:	0010      	movs	r0, r2
 8000b0e:	e685      	b.n	800081c <__aeabi_dadd+0x204>
 8000b10:	000b      	movs	r3, r1
 8000b12:	4303      	orrs	r3, r0
 8000b14:	2d00      	cmp	r5, #0
 8000b16:	d000      	beq.n	8000b1a <__aeabi_dadd+0x502>
 8000b18:	e663      	b.n	80007e2 <__aeabi_dadd+0x1ca>
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d0f5      	beq.n	8000b0a <__aeabi_dadd+0x4f2>
 8000b1e:	4643      	mov	r3, r8
 8000b20:	4313      	orrs	r3, r2
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dadd+0x50e>
 8000b24:	e67a      	b.n	800081c <__aeabi_dadd+0x204>
 8000b26:	1887      	adds	r7, r0, r2
 8000b28:	4287      	cmp	r7, r0
 8000b2a:	4180      	sbcs	r0, r0
 8000b2c:	2207      	movs	r2, #7
 8000b2e:	4441      	add	r1, r8
 8000b30:	4240      	negs	r0, r0
 8000b32:	1809      	adds	r1, r1, r0
 8000b34:	403a      	ands	r2, r7
 8000b36:	020b      	lsls	r3, r1, #8
 8000b38:	d400      	bmi.n	8000b3c <__aeabi_dadd+0x524>
 8000b3a:	e6d5      	b.n	80008e8 <__aeabi_dadd+0x2d0>
 8000b3c:	4b43      	ldr	r3, [pc, #268]	; (8000c4c <__aeabi_dadd+0x634>)
 8000b3e:	3501      	adds	r5, #1
 8000b40:	4019      	ands	r1, r3
 8000b42:	e5c9      	b.n	80006d8 <__aeabi_dadd+0xc0>
 8000b44:	0038      	movs	r0, r7
 8000b46:	e669      	b.n	800081c <__aeabi_dadd+0x204>
 8000b48:	001e      	movs	r6, r3
 8000b4a:	4647      	mov	r7, r8
 8000b4c:	3e20      	subs	r6, #32
 8000b4e:	40f7      	lsrs	r7, r6
 8000b50:	46bc      	mov	ip, r7
 8000b52:	2b20      	cmp	r3, #32
 8000b54:	d004      	beq.n	8000b60 <__aeabi_dadd+0x548>
 8000b56:	2640      	movs	r6, #64	; 0x40
 8000b58:	1af3      	subs	r3, r6, r3
 8000b5a:	4646      	mov	r6, r8
 8000b5c:	409e      	lsls	r6, r3
 8000b5e:	4332      	orrs	r2, r6
 8000b60:	0017      	movs	r7, r2
 8000b62:	4663      	mov	r3, ip
 8000b64:	1e7a      	subs	r2, r7, #1
 8000b66:	4197      	sbcs	r7, r2
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	e602      	b.n	8000772 <__aeabi_dadd+0x15a>
 8000b6c:	4d36      	ldr	r5, [pc, #216]	; (8000c48 <__aeabi_dadd+0x630>)
 8000b6e:	42ae      	cmp	r6, r5
 8000b70:	d0ca      	beq.n	8000b08 <__aeabi_dadd+0x4f0>
 8000b72:	2580      	movs	r5, #128	; 0x80
 8000b74:	042d      	lsls	r5, r5, #16
 8000b76:	425b      	negs	r3, r3
 8000b78:	4329      	orrs	r1, r5
 8000b7a:	e7a6      	b.n	8000aca <__aeabi_dadd+0x4b2>
 8000b7c:	4308      	orrs	r0, r1
 8000b7e:	1e41      	subs	r1, r0, #1
 8000b80:	4188      	sbcs	r0, r1
 8000b82:	e6a6      	b.n	80008d2 <__aeabi_dadd+0x2ba>
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d100      	bne.n	8000b8a <__aeabi_dadd+0x572>
 8000b88:	e648      	b.n	800081c <__aeabi_dadd+0x204>
 8000b8a:	1a87      	subs	r7, r0, r2
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	42b8      	cmp	r0, r7
 8000b90:	41b6      	sbcs	r6, r6
 8000b92:	1acb      	subs	r3, r1, r3
 8000b94:	4276      	negs	r6, r6
 8000b96:	1b9e      	subs	r6, r3, r6
 8000b98:	0233      	lsls	r3, r6, #8
 8000b9a:	d54b      	bpl.n	8000c34 <__aeabi_dadd+0x61c>
 8000b9c:	1a17      	subs	r7, r2, r0
 8000b9e:	4643      	mov	r3, r8
 8000ba0:	42ba      	cmp	r2, r7
 8000ba2:	4192      	sbcs	r2, r2
 8000ba4:	1a59      	subs	r1, r3, r1
 8000ba6:	4252      	negs	r2, r2
 8000ba8:	1a89      	subs	r1, r1, r2
 8000baa:	2207      	movs	r2, #7
 8000bac:	4664      	mov	r4, ip
 8000bae:	403a      	ands	r2, r7
 8000bb0:	e592      	b.n	80006d8 <__aeabi_dadd+0xc0>
 8000bb2:	4301      	orrs	r1, r0
 8000bb4:	000f      	movs	r7, r1
 8000bb6:	1e79      	subs	r1, r7, #1
 8000bb8:	418f      	sbcs	r7, r1
 8000bba:	e79d      	b.n	8000af8 <__aeabi_dadd+0x4e0>
 8000bbc:	001c      	movs	r4, r3
 8000bbe:	000f      	movs	r7, r1
 8000bc0:	3c20      	subs	r4, #32
 8000bc2:	40e7      	lsrs	r7, r4
 8000bc4:	2b20      	cmp	r3, #32
 8000bc6:	d003      	beq.n	8000bd0 <__aeabi_dadd+0x5b8>
 8000bc8:	2440      	movs	r4, #64	; 0x40
 8000bca:	1ae3      	subs	r3, r4, r3
 8000bcc:	4099      	lsls	r1, r3
 8000bce:	4308      	orrs	r0, r1
 8000bd0:	1e41      	subs	r1, r0, #1
 8000bd2:	4188      	sbcs	r0, r1
 8000bd4:	4338      	orrs	r0, r7
 8000bd6:	e67c      	b.n	80008d2 <__aeabi_dadd+0x2ba>
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2400      	movs	r4, #0
 8000bdc:	e625      	b.n	800082a <__aeabi_dadd+0x212>
 8000bde:	1a17      	subs	r7, r2, r0
 8000be0:	4643      	mov	r3, r8
 8000be2:	42ba      	cmp	r2, r7
 8000be4:	4192      	sbcs	r2, r2
 8000be6:	1a59      	subs	r1, r3, r1
 8000be8:	4252      	negs	r2, r2
 8000bea:	1a89      	subs	r1, r1, r2
 8000bec:	4664      	mov	r4, ip
 8000bee:	0035      	movs	r5, r6
 8000bf0:	e543      	b.n	800067a <__aeabi_dadd+0x62>
 8000bf2:	4641      	mov	r1, r8
 8000bf4:	0010      	movs	r0, r2
 8000bf6:	4d14      	ldr	r5, [pc, #80]	; (8000c48 <__aeabi_dadd+0x630>)
 8000bf8:	e610      	b.n	800081c <__aeabi_dadd+0x204>
 8000bfa:	2280      	movs	r2, #128	; 0x80
 8000bfc:	2400      	movs	r4, #0
 8000bfe:	0312      	lsls	r2, r2, #12
 8000c00:	e680      	b.n	8000904 <__aeabi_dadd+0x2ec>
 8000c02:	001d      	movs	r5, r3
 8000c04:	000f      	movs	r7, r1
 8000c06:	3d20      	subs	r5, #32
 8000c08:	40ef      	lsrs	r7, r5
 8000c0a:	46bc      	mov	ip, r7
 8000c0c:	2b20      	cmp	r3, #32
 8000c0e:	d003      	beq.n	8000c18 <__aeabi_dadd+0x600>
 8000c10:	2540      	movs	r5, #64	; 0x40
 8000c12:	1aeb      	subs	r3, r5, r3
 8000c14:	4099      	lsls	r1, r3
 8000c16:	4308      	orrs	r0, r1
 8000c18:	0007      	movs	r7, r0
 8000c1a:	4663      	mov	r3, ip
 8000c1c:	1e78      	subs	r0, r7, #1
 8000c1e:	4187      	sbcs	r7, r0
 8000c20:	431f      	orrs	r7, r3
 8000c22:	e769      	b.n	8000af8 <__aeabi_dadd+0x4e0>
 8000c24:	1887      	adds	r7, r0, r2
 8000c26:	4297      	cmp	r7, r2
 8000c28:	419b      	sbcs	r3, r3
 8000c2a:	4441      	add	r1, r8
 8000c2c:	425b      	negs	r3, r3
 8000c2e:	18c9      	adds	r1, r1, r3
 8000c30:	0035      	movs	r5, r6
 8000c32:	e5a3      	b.n	800077c <__aeabi_dadd+0x164>
 8000c34:	003b      	movs	r3, r7
 8000c36:	4333      	orrs	r3, r6
 8000c38:	d0ce      	beq.n	8000bd8 <__aeabi_dadd+0x5c0>
 8000c3a:	2207      	movs	r2, #7
 8000c3c:	0031      	movs	r1, r6
 8000c3e:	403a      	ands	r2, r7
 8000c40:	e652      	b.n	80008e8 <__aeabi_dadd+0x2d0>
 8000c42:	2300      	movs	r3, #0
 8000c44:	001a      	movs	r2, r3
 8000c46:	e5f4      	b.n	8000832 <__aeabi_dadd+0x21a>
 8000c48:	000007ff 	.word	0x000007ff
 8000c4c:	ff7fffff 	.word	0xff7fffff

08000c50 <__aeabi_dmul>:
 8000c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c52:	4657      	mov	r7, sl
 8000c54:	46de      	mov	lr, fp
 8000c56:	464e      	mov	r6, r9
 8000c58:	4645      	mov	r5, r8
 8000c5a:	b5e0      	push	{r5, r6, r7, lr}
 8000c5c:	4683      	mov	fp, r0
 8000c5e:	0006      	movs	r6, r0
 8000c60:	030f      	lsls	r7, r1, #12
 8000c62:	0048      	lsls	r0, r1, #1
 8000c64:	b087      	sub	sp, #28
 8000c66:	4692      	mov	sl, r2
 8000c68:	001d      	movs	r5, r3
 8000c6a:	0b3f      	lsrs	r7, r7, #12
 8000c6c:	0d40      	lsrs	r0, r0, #21
 8000c6e:	0fcc      	lsrs	r4, r1, #31
 8000c70:	2800      	cmp	r0, #0
 8000c72:	d100      	bne.n	8000c76 <__aeabi_dmul+0x26>
 8000c74:	e06f      	b.n	8000d56 <__aeabi_dmul+0x106>
 8000c76:	4bde      	ldr	r3, [pc, #888]	; (8000ff0 <__aeabi_dmul+0x3a0>)
 8000c78:	4298      	cmp	r0, r3
 8000c7a:	d038      	beq.n	8000cee <__aeabi_dmul+0x9e>
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	00ff      	lsls	r7, r7, #3
 8000c80:	041b      	lsls	r3, r3, #16
 8000c82:	431f      	orrs	r7, r3
 8000c84:	0f73      	lsrs	r3, r6, #29
 8000c86:	433b      	orrs	r3, r7
 8000c88:	9301      	str	r3, [sp, #4]
 8000c8a:	4bda      	ldr	r3, [pc, #872]	; (8000ff4 <__aeabi_dmul+0x3a4>)
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	4699      	mov	r9, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	469b      	mov	fp, r3
 8000c94:	00f6      	lsls	r6, r6, #3
 8000c96:	4481      	add	r9, r0
 8000c98:	032b      	lsls	r3, r5, #12
 8000c9a:	0069      	lsls	r1, r5, #1
 8000c9c:	0b1b      	lsrs	r3, r3, #12
 8000c9e:	4652      	mov	r2, sl
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	0d49      	lsrs	r1, r1, #21
 8000ca4:	0fed      	lsrs	r5, r5, #31
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d100      	bne.n	8000cac <__aeabi_dmul+0x5c>
 8000caa:	e085      	b.n	8000db8 <__aeabi_dmul+0x168>
 8000cac:	4bd0      	ldr	r3, [pc, #832]	; (8000ff0 <__aeabi_dmul+0x3a0>)
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_dmul+0x64>
 8000cb2:	e073      	b.n	8000d9c <__aeabi_dmul+0x14c>
 8000cb4:	4643      	mov	r3, r8
 8000cb6:	00da      	lsls	r2, r3, #3
 8000cb8:	2380      	movs	r3, #128	; 0x80
 8000cba:	041b      	lsls	r3, r3, #16
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	4652      	mov	r2, sl
 8000cc0:	48cc      	ldr	r0, [pc, #816]	; (8000ff4 <__aeabi_dmul+0x3a4>)
 8000cc2:	0f52      	lsrs	r2, r2, #29
 8000cc4:	4684      	mov	ip, r0
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	4652      	mov	r2, sl
 8000cca:	2000      	movs	r0, #0
 8000ccc:	4461      	add	r1, ip
 8000cce:	00d2      	lsls	r2, r2, #3
 8000cd0:	4489      	add	r9, r1
 8000cd2:	0021      	movs	r1, r4
 8000cd4:	4069      	eors	r1, r5
 8000cd6:	9100      	str	r1, [sp, #0]
 8000cd8:	468c      	mov	ip, r1
 8000cda:	2101      	movs	r1, #1
 8000cdc:	4449      	add	r1, r9
 8000cde:	468a      	mov	sl, r1
 8000ce0:	2f0f      	cmp	r7, #15
 8000ce2:	d900      	bls.n	8000ce6 <__aeabi_dmul+0x96>
 8000ce4:	e090      	b.n	8000e08 <__aeabi_dmul+0x1b8>
 8000ce6:	49c4      	ldr	r1, [pc, #784]	; (8000ff8 <__aeabi_dmul+0x3a8>)
 8000ce8:	00bf      	lsls	r7, r7, #2
 8000cea:	59cf      	ldr	r7, [r1, r7]
 8000cec:	46bf      	mov	pc, r7
 8000cee:	465b      	mov	r3, fp
 8000cf0:	433b      	orrs	r3, r7
 8000cf2:	9301      	str	r3, [sp, #4]
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_dmul+0xa8>
 8000cf6:	e16a      	b.n	8000fce <__aeabi_dmul+0x37e>
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	2708      	movs	r7, #8
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	4681      	mov	r9, r0
 8000d00:	469b      	mov	fp, r3
 8000d02:	e7c9      	b.n	8000c98 <__aeabi_dmul+0x48>
 8000d04:	0032      	movs	r2, r6
 8000d06:	4658      	mov	r0, fp
 8000d08:	9b01      	ldr	r3, [sp, #4]
 8000d0a:	4661      	mov	r1, ip
 8000d0c:	9100      	str	r1, [sp, #0]
 8000d0e:	2802      	cmp	r0, #2
 8000d10:	d100      	bne.n	8000d14 <__aeabi_dmul+0xc4>
 8000d12:	e075      	b.n	8000e00 <__aeabi_dmul+0x1b0>
 8000d14:	2803      	cmp	r0, #3
 8000d16:	d100      	bne.n	8000d1a <__aeabi_dmul+0xca>
 8000d18:	e1fe      	b.n	8001118 <__aeabi_dmul+0x4c8>
 8000d1a:	2801      	cmp	r0, #1
 8000d1c:	d000      	beq.n	8000d20 <__aeabi_dmul+0xd0>
 8000d1e:	e12c      	b.n	8000f7a <__aeabi_dmul+0x32a>
 8000d20:	2300      	movs	r3, #0
 8000d22:	2700      	movs	r7, #0
 8000d24:	2600      	movs	r6, #0
 8000d26:	2500      	movs	r5, #0
 8000d28:	033f      	lsls	r7, r7, #12
 8000d2a:	0d2a      	lsrs	r2, r5, #20
 8000d2c:	0b3f      	lsrs	r7, r7, #12
 8000d2e:	48b3      	ldr	r0, [pc, #716]	; (8000ffc <__aeabi_dmul+0x3ac>)
 8000d30:	0512      	lsls	r2, r2, #20
 8000d32:	433a      	orrs	r2, r7
 8000d34:	4002      	ands	r2, r0
 8000d36:	051b      	lsls	r3, r3, #20
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	9a00      	ldr	r2, [sp, #0]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	07d1      	lsls	r1, r2, #31
 8000d40:	085b      	lsrs	r3, r3, #1
 8000d42:	430b      	orrs	r3, r1
 8000d44:	0030      	movs	r0, r6
 8000d46:	0019      	movs	r1, r3
 8000d48:	b007      	add	sp, #28
 8000d4a:	bc3c      	pop	{r2, r3, r4, r5}
 8000d4c:	4690      	mov	r8, r2
 8000d4e:	4699      	mov	r9, r3
 8000d50:	46a2      	mov	sl, r4
 8000d52:	46ab      	mov	fp, r5
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d56:	465b      	mov	r3, fp
 8000d58:	433b      	orrs	r3, r7
 8000d5a:	9301      	str	r3, [sp, #4]
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dmul+0x110>
 8000d5e:	e12f      	b.n	8000fc0 <__aeabi_dmul+0x370>
 8000d60:	2f00      	cmp	r7, #0
 8000d62:	d100      	bne.n	8000d66 <__aeabi_dmul+0x116>
 8000d64:	e1a5      	b.n	80010b2 <__aeabi_dmul+0x462>
 8000d66:	0038      	movs	r0, r7
 8000d68:	f000 fadc 	bl	8001324 <__clzsi2>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	3b0b      	subs	r3, #11
 8000d70:	2b1c      	cmp	r3, #28
 8000d72:	dd00      	ble.n	8000d76 <__aeabi_dmul+0x126>
 8000d74:	e196      	b.n	80010a4 <__aeabi_dmul+0x454>
 8000d76:	221d      	movs	r2, #29
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	465a      	mov	r2, fp
 8000d7c:	0001      	movs	r1, r0
 8000d7e:	40da      	lsrs	r2, r3
 8000d80:	465e      	mov	r6, fp
 8000d82:	3908      	subs	r1, #8
 8000d84:	408f      	lsls	r7, r1
 8000d86:	0013      	movs	r3, r2
 8000d88:	408e      	lsls	r6, r1
 8000d8a:	433b      	orrs	r3, r7
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	4b9c      	ldr	r3, [pc, #624]	; (8001000 <__aeabi_dmul+0x3b0>)
 8000d90:	2700      	movs	r7, #0
 8000d92:	1a1b      	subs	r3, r3, r0
 8000d94:	4699      	mov	r9, r3
 8000d96:	2300      	movs	r3, #0
 8000d98:	469b      	mov	fp, r3
 8000d9a:	e77d      	b.n	8000c98 <__aeabi_dmul+0x48>
 8000d9c:	4641      	mov	r1, r8
 8000d9e:	4653      	mov	r3, sl
 8000da0:	430b      	orrs	r3, r1
 8000da2:	4993      	ldr	r1, [pc, #588]	; (8000ff0 <__aeabi_dmul+0x3a0>)
 8000da4:	468c      	mov	ip, r1
 8000da6:	44e1      	add	r9, ip
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d000      	beq.n	8000dae <__aeabi_dmul+0x15e>
 8000dac:	e11a      	b.n	8000fe4 <__aeabi_dmul+0x394>
 8000dae:	2202      	movs	r2, #2
 8000db0:	2002      	movs	r0, #2
 8000db2:	4317      	orrs	r7, r2
 8000db4:	2200      	movs	r2, #0
 8000db6:	e78c      	b.n	8000cd2 <__aeabi_dmul+0x82>
 8000db8:	4313      	orrs	r3, r2
 8000dba:	d100      	bne.n	8000dbe <__aeabi_dmul+0x16e>
 8000dbc:	e10d      	b.n	8000fda <__aeabi_dmul+0x38a>
 8000dbe:	4643      	mov	r3, r8
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d100      	bne.n	8000dc6 <__aeabi_dmul+0x176>
 8000dc4:	e181      	b.n	80010ca <__aeabi_dmul+0x47a>
 8000dc6:	4640      	mov	r0, r8
 8000dc8:	f000 faac 	bl	8001324 <__clzsi2>
 8000dcc:	0002      	movs	r2, r0
 8000dce:	3a0b      	subs	r2, #11
 8000dd0:	2a1c      	cmp	r2, #28
 8000dd2:	dd00      	ble.n	8000dd6 <__aeabi_dmul+0x186>
 8000dd4:	e172      	b.n	80010bc <__aeabi_dmul+0x46c>
 8000dd6:	0001      	movs	r1, r0
 8000dd8:	4643      	mov	r3, r8
 8000dda:	3908      	subs	r1, #8
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	4698      	mov	r8, r3
 8000de0:	231d      	movs	r3, #29
 8000de2:	1a9a      	subs	r2, r3, r2
 8000de4:	4653      	mov	r3, sl
 8000de6:	40d3      	lsrs	r3, r2
 8000de8:	001a      	movs	r2, r3
 8000dea:	4643      	mov	r3, r8
 8000dec:	4313      	orrs	r3, r2
 8000dee:	4652      	mov	r2, sl
 8000df0:	408a      	lsls	r2, r1
 8000df2:	4649      	mov	r1, r9
 8000df4:	1a08      	subs	r0, r1, r0
 8000df6:	4982      	ldr	r1, [pc, #520]	; (8001000 <__aeabi_dmul+0x3b0>)
 8000df8:	4689      	mov	r9, r1
 8000dfa:	4481      	add	r9, r0
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	e768      	b.n	8000cd2 <__aeabi_dmul+0x82>
 8000e00:	4b7b      	ldr	r3, [pc, #492]	; (8000ff0 <__aeabi_dmul+0x3a0>)
 8000e02:	2700      	movs	r7, #0
 8000e04:	2600      	movs	r6, #0
 8000e06:	e78e      	b.n	8000d26 <__aeabi_dmul+0xd6>
 8000e08:	0c14      	lsrs	r4, r2, #16
 8000e0a:	0412      	lsls	r2, r2, #16
 8000e0c:	0c12      	lsrs	r2, r2, #16
 8000e0e:	0011      	movs	r1, r2
 8000e10:	0c37      	lsrs	r7, r6, #16
 8000e12:	0436      	lsls	r6, r6, #16
 8000e14:	0c35      	lsrs	r5, r6, #16
 8000e16:	4379      	muls	r1, r7
 8000e18:	0028      	movs	r0, r5
 8000e1a:	468c      	mov	ip, r1
 8000e1c:	002e      	movs	r6, r5
 8000e1e:	4360      	muls	r0, r4
 8000e20:	4460      	add	r0, ip
 8000e22:	4683      	mov	fp, r0
 8000e24:	4356      	muls	r6, r2
 8000e26:	0021      	movs	r1, r4
 8000e28:	0c30      	lsrs	r0, r6, #16
 8000e2a:	4680      	mov	r8, r0
 8000e2c:	4658      	mov	r0, fp
 8000e2e:	4379      	muls	r1, r7
 8000e30:	4440      	add	r0, r8
 8000e32:	9102      	str	r1, [sp, #8]
 8000e34:	4584      	cmp	ip, r0
 8000e36:	d906      	bls.n	8000e46 <__aeabi_dmul+0x1f6>
 8000e38:	4688      	mov	r8, r1
 8000e3a:	2180      	movs	r1, #128	; 0x80
 8000e3c:	0249      	lsls	r1, r1, #9
 8000e3e:	468c      	mov	ip, r1
 8000e40:	44e0      	add	r8, ip
 8000e42:	4641      	mov	r1, r8
 8000e44:	9102      	str	r1, [sp, #8]
 8000e46:	0436      	lsls	r6, r6, #16
 8000e48:	0c01      	lsrs	r1, r0, #16
 8000e4a:	0c36      	lsrs	r6, r6, #16
 8000e4c:	0400      	lsls	r0, r0, #16
 8000e4e:	468b      	mov	fp, r1
 8000e50:	1981      	adds	r1, r0, r6
 8000e52:	0c1e      	lsrs	r6, r3, #16
 8000e54:	041b      	lsls	r3, r3, #16
 8000e56:	0c1b      	lsrs	r3, r3, #16
 8000e58:	9103      	str	r1, [sp, #12]
 8000e5a:	0019      	movs	r1, r3
 8000e5c:	4379      	muls	r1, r7
 8000e5e:	468c      	mov	ip, r1
 8000e60:	0028      	movs	r0, r5
 8000e62:	4375      	muls	r5, r6
 8000e64:	4465      	add	r5, ip
 8000e66:	46a8      	mov	r8, r5
 8000e68:	4358      	muls	r0, r3
 8000e6a:	0c05      	lsrs	r5, r0, #16
 8000e6c:	4445      	add	r5, r8
 8000e6e:	4377      	muls	r7, r6
 8000e70:	42a9      	cmp	r1, r5
 8000e72:	d903      	bls.n	8000e7c <__aeabi_dmul+0x22c>
 8000e74:	2180      	movs	r1, #128	; 0x80
 8000e76:	0249      	lsls	r1, r1, #9
 8000e78:	468c      	mov	ip, r1
 8000e7a:	4467      	add	r7, ip
 8000e7c:	0c29      	lsrs	r1, r5, #16
 8000e7e:	468c      	mov	ip, r1
 8000e80:	0039      	movs	r1, r7
 8000e82:	0400      	lsls	r0, r0, #16
 8000e84:	0c00      	lsrs	r0, r0, #16
 8000e86:	042d      	lsls	r5, r5, #16
 8000e88:	182d      	adds	r5, r5, r0
 8000e8a:	4461      	add	r1, ip
 8000e8c:	44ab      	add	fp, r5
 8000e8e:	9105      	str	r1, [sp, #20]
 8000e90:	4659      	mov	r1, fp
 8000e92:	9104      	str	r1, [sp, #16]
 8000e94:	9901      	ldr	r1, [sp, #4]
 8000e96:	040f      	lsls	r7, r1, #16
 8000e98:	0c3f      	lsrs	r7, r7, #16
 8000e9a:	0c08      	lsrs	r0, r1, #16
 8000e9c:	0039      	movs	r1, r7
 8000e9e:	4351      	muls	r1, r2
 8000ea0:	4342      	muls	r2, r0
 8000ea2:	4690      	mov	r8, r2
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	468c      	mov	ip, r1
 8000ea8:	0c09      	lsrs	r1, r1, #16
 8000eaa:	468b      	mov	fp, r1
 8000eac:	4362      	muls	r2, r4
 8000eae:	437c      	muls	r4, r7
 8000eb0:	4444      	add	r4, r8
 8000eb2:	445c      	add	r4, fp
 8000eb4:	45a0      	cmp	r8, r4
 8000eb6:	d903      	bls.n	8000ec0 <__aeabi_dmul+0x270>
 8000eb8:	2180      	movs	r1, #128	; 0x80
 8000eba:	0249      	lsls	r1, r1, #9
 8000ebc:	4688      	mov	r8, r1
 8000ebe:	4442      	add	r2, r8
 8000ec0:	0c21      	lsrs	r1, r4, #16
 8000ec2:	4688      	mov	r8, r1
 8000ec4:	4661      	mov	r1, ip
 8000ec6:	0409      	lsls	r1, r1, #16
 8000ec8:	0c09      	lsrs	r1, r1, #16
 8000eca:	468c      	mov	ip, r1
 8000ecc:	0039      	movs	r1, r7
 8000ece:	4359      	muls	r1, r3
 8000ed0:	4343      	muls	r3, r0
 8000ed2:	4370      	muls	r0, r6
 8000ed4:	437e      	muls	r6, r7
 8000ed6:	0c0f      	lsrs	r7, r1, #16
 8000ed8:	18f6      	adds	r6, r6, r3
 8000eda:	0424      	lsls	r4, r4, #16
 8000edc:	19be      	adds	r6, r7, r6
 8000ede:	4464      	add	r4, ip
 8000ee0:	4442      	add	r2, r8
 8000ee2:	468c      	mov	ip, r1
 8000ee4:	42b3      	cmp	r3, r6
 8000ee6:	d903      	bls.n	8000ef0 <__aeabi_dmul+0x2a0>
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	025b      	lsls	r3, r3, #9
 8000eec:	4698      	mov	r8, r3
 8000eee:	4440      	add	r0, r8
 8000ef0:	9b02      	ldr	r3, [sp, #8]
 8000ef2:	4661      	mov	r1, ip
 8000ef4:	4698      	mov	r8, r3
 8000ef6:	9b04      	ldr	r3, [sp, #16]
 8000ef8:	0437      	lsls	r7, r6, #16
 8000efa:	4443      	add	r3, r8
 8000efc:	469b      	mov	fp, r3
 8000efe:	45ab      	cmp	fp, r5
 8000f00:	41ad      	sbcs	r5, r5
 8000f02:	426b      	negs	r3, r5
 8000f04:	040d      	lsls	r5, r1, #16
 8000f06:	9905      	ldr	r1, [sp, #20]
 8000f08:	0c2d      	lsrs	r5, r5, #16
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	197f      	adds	r7, r7, r5
 8000f0e:	4467      	add	r7, ip
 8000f10:	18fd      	adds	r5, r7, r3
 8000f12:	46a8      	mov	r8, r5
 8000f14:	465d      	mov	r5, fp
 8000f16:	192d      	adds	r5, r5, r4
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	41a4      	sbcs	r4, r4
 8000f1c:	4693      	mov	fp, r2
 8000f1e:	4264      	negs	r4, r4
 8000f20:	46a4      	mov	ip, r4
 8000f22:	44c3      	add	fp, r8
 8000f24:	44dc      	add	ip, fp
 8000f26:	428f      	cmp	r7, r1
 8000f28:	41bf      	sbcs	r7, r7
 8000f2a:	4598      	cmp	r8, r3
 8000f2c:	419b      	sbcs	r3, r3
 8000f2e:	4593      	cmp	fp, r2
 8000f30:	4192      	sbcs	r2, r2
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	41a4      	sbcs	r4, r4
 8000f36:	425b      	negs	r3, r3
 8000f38:	427f      	negs	r7, r7
 8000f3a:	431f      	orrs	r7, r3
 8000f3c:	0c36      	lsrs	r6, r6, #16
 8000f3e:	4252      	negs	r2, r2
 8000f40:	4264      	negs	r4, r4
 8000f42:	19bf      	adds	r7, r7, r6
 8000f44:	4322      	orrs	r2, r4
 8000f46:	18bf      	adds	r7, r7, r2
 8000f48:	4662      	mov	r2, ip
 8000f4a:	1838      	adds	r0, r7, r0
 8000f4c:	0243      	lsls	r3, r0, #9
 8000f4e:	0dd2      	lsrs	r2, r2, #23
 8000f50:	9903      	ldr	r1, [sp, #12]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	026a      	lsls	r2, r5, #9
 8000f56:	430a      	orrs	r2, r1
 8000f58:	1e50      	subs	r0, r2, #1
 8000f5a:	4182      	sbcs	r2, r0
 8000f5c:	4661      	mov	r1, ip
 8000f5e:	0ded      	lsrs	r5, r5, #23
 8000f60:	432a      	orrs	r2, r5
 8000f62:	024e      	lsls	r6, r1, #9
 8000f64:	4332      	orrs	r2, r6
 8000f66:	01d9      	lsls	r1, r3, #7
 8000f68:	d400      	bmi.n	8000f6c <__aeabi_dmul+0x31c>
 8000f6a:	e0b3      	b.n	80010d4 <__aeabi_dmul+0x484>
 8000f6c:	2601      	movs	r6, #1
 8000f6e:	0850      	lsrs	r0, r2, #1
 8000f70:	4032      	ands	r2, r6
 8000f72:	4302      	orrs	r2, r0
 8000f74:	07de      	lsls	r6, r3, #31
 8000f76:	4332      	orrs	r2, r6
 8000f78:	085b      	lsrs	r3, r3, #1
 8000f7a:	4c22      	ldr	r4, [pc, #136]	; (8001004 <__aeabi_dmul+0x3b4>)
 8000f7c:	4454      	add	r4, sl
 8000f7e:	2c00      	cmp	r4, #0
 8000f80:	dd62      	ble.n	8001048 <__aeabi_dmul+0x3f8>
 8000f82:	0751      	lsls	r1, r2, #29
 8000f84:	d009      	beq.n	8000f9a <__aeabi_dmul+0x34a>
 8000f86:	200f      	movs	r0, #15
 8000f88:	4010      	ands	r0, r2
 8000f8a:	2804      	cmp	r0, #4
 8000f8c:	d005      	beq.n	8000f9a <__aeabi_dmul+0x34a>
 8000f8e:	1d10      	adds	r0, r2, #4
 8000f90:	4290      	cmp	r0, r2
 8000f92:	4192      	sbcs	r2, r2
 8000f94:	4252      	negs	r2, r2
 8000f96:	189b      	adds	r3, r3, r2
 8000f98:	0002      	movs	r2, r0
 8000f9a:	01d9      	lsls	r1, r3, #7
 8000f9c:	d504      	bpl.n	8000fa8 <__aeabi_dmul+0x358>
 8000f9e:	2480      	movs	r4, #128	; 0x80
 8000fa0:	4819      	ldr	r0, [pc, #100]	; (8001008 <__aeabi_dmul+0x3b8>)
 8000fa2:	00e4      	lsls	r4, r4, #3
 8000fa4:	4003      	ands	r3, r0
 8000fa6:	4454      	add	r4, sl
 8000fa8:	4818      	ldr	r0, [pc, #96]	; (800100c <__aeabi_dmul+0x3bc>)
 8000faa:	4284      	cmp	r4, r0
 8000fac:	dd00      	ble.n	8000fb0 <__aeabi_dmul+0x360>
 8000fae:	e727      	b.n	8000e00 <__aeabi_dmul+0x1b0>
 8000fb0:	075e      	lsls	r6, r3, #29
 8000fb2:	025b      	lsls	r3, r3, #9
 8000fb4:	08d2      	lsrs	r2, r2, #3
 8000fb6:	0b1f      	lsrs	r7, r3, #12
 8000fb8:	0563      	lsls	r3, r4, #21
 8000fba:	4316      	orrs	r6, r2
 8000fbc:	0d5b      	lsrs	r3, r3, #21
 8000fbe:	e6b2      	b.n	8000d26 <__aeabi_dmul+0xd6>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	4699      	mov	r9, r3
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	2704      	movs	r7, #4
 8000fc8:	2600      	movs	r6, #0
 8000fca:	469b      	mov	fp, r3
 8000fcc:	e664      	b.n	8000c98 <__aeabi_dmul+0x48>
 8000fce:	2303      	movs	r3, #3
 8000fd0:	9701      	str	r7, [sp, #4]
 8000fd2:	4681      	mov	r9, r0
 8000fd4:	270c      	movs	r7, #12
 8000fd6:	469b      	mov	fp, r3
 8000fd8:	e65e      	b.n	8000c98 <__aeabi_dmul+0x48>
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2001      	movs	r0, #1
 8000fde:	4317      	orrs	r7, r2
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	e676      	b.n	8000cd2 <__aeabi_dmul+0x82>
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	2003      	movs	r0, #3
 8000fe8:	431f      	orrs	r7, r3
 8000fea:	4643      	mov	r3, r8
 8000fec:	e671      	b.n	8000cd2 <__aeabi_dmul+0x82>
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	000007ff 	.word	0x000007ff
 8000ff4:	fffffc01 	.word	0xfffffc01
 8000ff8:	080072dc 	.word	0x080072dc
 8000ffc:	800fffff 	.word	0x800fffff
 8001000:	fffffc0d 	.word	0xfffffc0d
 8001004:	000003ff 	.word	0x000003ff
 8001008:	feffffff 	.word	0xfeffffff
 800100c:	000007fe 	.word	0x000007fe
 8001010:	2300      	movs	r3, #0
 8001012:	2780      	movs	r7, #128	; 0x80
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	033f      	lsls	r7, r7, #12
 8001018:	2600      	movs	r6, #0
 800101a:	4b43      	ldr	r3, [pc, #268]	; (8001128 <__aeabi_dmul+0x4d8>)
 800101c:	e683      	b.n	8000d26 <__aeabi_dmul+0xd6>
 800101e:	9b01      	ldr	r3, [sp, #4]
 8001020:	0032      	movs	r2, r6
 8001022:	46a4      	mov	ip, r4
 8001024:	4658      	mov	r0, fp
 8001026:	e670      	b.n	8000d0a <__aeabi_dmul+0xba>
 8001028:	46ac      	mov	ip, r5
 800102a:	e66e      	b.n	8000d0a <__aeabi_dmul+0xba>
 800102c:	2780      	movs	r7, #128	; 0x80
 800102e:	9901      	ldr	r1, [sp, #4]
 8001030:	033f      	lsls	r7, r7, #12
 8001032:	4239      	tst	r1, r7
 8001034:	d02d      	beq.n	8001092 <__aeabi_dmul+0x442>
 8001036:	423b      	tst	r3, r7
 8001038:	d12b      	bne.n	8001092 <__aeabi_dmul+0x442>
 800103a:	431f      	orrs	r7, r3
 800103c:	033f      	lsls	r7, r7, #12
 800103e:	0b3f      	lsrs	r7, r7, #12
 8001040:	9500      	str	r5, [sp, #0]
 8001042:	0016      	movs	r6, r2
 8001044:	4b38      	ldr	r3, [pc, #224]	; (8001128 <__aeabi_dmul+0x4d8>)
 8001046:	e66e      	b.n	8000d26 <__aeabi_dmul+0xd6>
 8001048:	2501      	movs	r5, #1
 800104a:	1b2d      	subs	r5, r5, r4
 800104c:	2d38      	cmp	r5, #56	; 0x38
 800104e:	dd00      	ble.n	8001052 <__aeabi_dmul+0x402>
 8001050:	e666      	b.n	8000d20 <__aeabi_dmul+0xd0>
 8001052:	2d1f      	cmp	r5, #31
 8001054:	dc40      	bgt.n	80010d8 <__aeabi_dmul+0x488>
 8001056:	4835      	ldr	r0, [pc, #212]	; (800112c <__aeabi_dmul+0x4dc>)
 8001058:	001c      	movs	r4, r3
 800105a:	4450      	add	r0, sl
 800105c:	0016      	movs	r6, r2
 800105e:	4082      	lsls	r2, r0
 8001060:	4084      	lsls	r4, r0
 8001062:	40ee      	lsrs	r6, r5
 8001064:	1e50      	subs	r0, r2, #1
 8001066:	4182      	sbcs	r2, r0
 8001068:	4334      	orrs	r4, r6
 800106a:	4314      	orrs	r4, r2
 800106c:	40eb      	lsrs	r3, r5
 800106e:	0762      	lsls	r2, r4, #29
 8001070:	d009      	beq.n	8001086 <__aeabi_dmul+0x436>
 8001072:	220f      	movs	r2, #15
 8001074:	4022      	ands	r2, r4
 8001076:	2a04      	cmp	r2, #4
 8001078:	d005      	beq.n	8001086 <__aeabi_dmul+0x436>
 800107a:	0022      	movs	r2, r4
 800107c:	1d14      	adds	r4, r2, #4
 800107e:	4294      	cmp	r4, r2
 8001080:	4180      	sbcs	r0, r0
 8001082:	4240      	negs	r0, r0
 8001084:	181b      	adds	r3, r3, r0
 8001086:	021a      	lsls	r2, r3, #8
 8001088:	d53e      	bpl.n	8001108 <__aeabi_dmul+0x4b8>
 800108a:	2301      	movs	r3, #1
 800108c:	2700      	movs	r7, #0
 800108e:	2600      	movs	r6, #0
 8001090:	e649      	b.n	8000d26 <__aeabi_dmul+0xd6>
 8001092:	2780      	movs	r7, #128	; 0x80
 8001094:	9b01      	ldr	r3, [sp, #4]
 8001096:	033f      	lsls	r7, r7, #12
 8001098:	431f      	orrs	r7, r3
 800109a:	033f      	lsls	r7, r7, #12
 800109c:	0b3f      	lsrs	r7, r7, #12
 800109e:	9400      	str	r4, [sp, #0]
 80010a0:	4b21      	ldr	r3, [pc, #132]	; (8001128 <__aeabi_dmul+0x4d8>)
 80010a2:	e640      	b.n	8000d26 <__aeabi_dmul+0xd6>
 80010a4:	0003      	movs	r3, r0
 80010a6:	465a      	mov	r2, fp
 80010a8:	3b28      	subs	r3, #40	; 0x28
 80010aa:	409a      	lsls	r2, r3
 80010ac:	2600      	movs	r6, #0
 80010ae:	9201      	str	r2, [sp, #4]
 80010b0:	e66d      	b.n	8000d8e <__aeabi_dmul+0x13e>
 80010b2:	4658      	mov	r0, fp
 80010b4:	f000 f936 	bl	8001324 <__clzsi2>
 80010b8:	3020      	adds	r0, #32
 80010ba:	e657      	b.n	8000d6c <__aeabi_dmul+0x11c>
 80010bc:	0003      	movs	r3, r0
 80010be:	4652      	mov	r2, sl
 80010c0:	3b28      	subs	r3, #40	; 0x28
 80010c2:	409a      	lsls	r2, r3
 80010c4:	0013      	movs	r3, r2
 80010c6:	2200      	movs	r2, #0
 80010c8:	e693      	b.n	8000df2 <__aeabi_dmul+0x1a2>
 80010ca:	4650      	mov	r0, sl
 80010cc:	f000 f92a 	bl	8001324 <__clzsi2>
 80010d0:	3020      	adds	r0, #32
 80010d2:	e67b      	b.n	8000dcc <__aeabi_dmul+0x17c>
 80010d4:	46ca      	mov	sl, r9
 80010d6:	e750      	b.n	8000f7a <__aeabi_dmul+0x32a>
 80010d8:	201f      	movs	r0, #31
 80010da:	001e      	movs	r6, r3
 80010dc:	4240      	negs	r0, r0
 80010de:	1b04      	subs	r4, r0, r4
 80010e0:	40e6      	lsrs	r6, r4
 80010e2:	2d20      	cmp	r5, #32
 80010e4:	d003      	beq.n	80010ee <__aeabi_dmul+0x49e>
 80010e6:	4c12      	ldr	r4, [pc, #72]	; (8001130 <__aeabi_dmul+0x4e0>)
 80010e8:	4454      	add	r4, sl
 80010ea:	40a3      	lsls	r3, r4
 80010ec:	431a      	orrs	r2, r3
 80010ee:	1e50      	subs	r0, r2, #1
 80010f0:	4182      	sbcs	r2, r0
 80010f2:	4332      	orrs	r2, r6
 80010f4:	2607      	movs	r6, #7
 80010f6:	2700      	movs	r7, #0
 80010f8:	4016      	ands	r6, r2
 80010fa:	d009      	beq.n	8001110 <__aeabi_dmul+0x4c0>
 80010fc:	200f      	movs	r0, #15
 80010fe:	2300      	movs	r3, #0
 8001100:	4010      	ands	r0, r2
 8001102:	0014      	movs	r4, r2
 8001104:	2804      	cmp	r0, #4
 8001106:	d1b9      	bne.n	800107c <__aeabi_dmul+0x42c>
 8001108:	0022      	movs	r2, r4
 800110a:	075e      	lsls	r6, r3, #29
 800110c:	025b      	lsls	r3, r3, #9
 800110e:	0b1f      	lsrs	r7, r3, #12
 8001110:	08d2      	lsrs	r2, r2, #3
 8001112:	4316      	orrs	r6, r2
 8001114:	2300      	movs	r3, #0
 8001116:	e606      	b.n	8000d26 <__aeabi_dmul+0xd6>
 8001118:	2780      	movs	r7, #128	; 0x80
 800111a:	033f      	lsls	r7, r7, #12
 800111c:	431f      	orrs	r7, r3
 800111e:	033f      	lsls	r7, r7, #12
 8001120:	0b3f      	lsrs	r7, r7, #12
 8001122:	0016      	movs	r6, r2
 8001124:	4b00      	ldr	r3, [pc, #0]	; (8001128 <__aeabi_dmul+0x4d8>)
 8001126:	e5fe      	b.n	8000d26 <__aeabi_dmul+0xd6>
 8001128:	000007ff 	.word	0x000007ff
 800112c:	0000041e 	.word	0x0000041e
 8001130:	0000043e 	.word	0x0000043e

08001134 <__aeabi_i2d>:
 8001134:	b570      	push	{r4, r5, r6, lr}
 8001136:	2800      	cmp	r0, #0
 8001138:	d02d      	beq.n	8001196 <__aeabi_i2d+0x62>
 800113a:	17c3      	asrs	r3, r0, #31
 800113c:	18c5      	adds	r5, r0, r3
 800113e:	405d      	eors	r5, r3
 8001140:	0fc4      	lsrs	r4, r0, #31
 8001142:	0028      	movs	r0, r5
 8001144:	f000 f8ee 	bl	8001324 <__clzsi2>
 8001148:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <__aeabi_i2d+0x6c>)
 800114a:	1a1b      	subs	r3, r3, r0
 800114c:	055b      	lsls	r3, r3, #21
 800114e:	0d5b      	lsrs	r3, r3, #21
 8001150:	280a      	cmp	r0, #10
 8001152:	dd15      	ble.n	8001180 <__aeabi_i2d+0x4c>
 8001154:	380b      	subs	r0, #11
 8001156:	4085      	lsls	r5, r0
 8001158:	2200      	movs	r2, #0
 800115a:	032d      	lsls	r5, r5, #12
 800115c:	0b2d      	lsrs	r5, r5, #12
 800115e:	2100      	movs	r1, #0
 8001160:	0010      	movs	r0, r2
 8001162:	032d      	lsls	r5, r5, #12
 8001164:	0d0a      	lsrs	r2, r1, #20
 8001166:	0b2d      	lsrs	r5, r5, #12
 8001168:	0512      	lsls	r2, r2, #20
 800116a:	432a      	orrs	r2, r5
 800116c:	4d0d      	ldr	r5, [pc, #52]	; (80011a4 <__aeabi_i2d+0x70>)
 800116e:	051b      	lsls	r3, r3, #20
 8001170:	402a      	ands	r2, r5
 8001172:	4313      	orrs	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	07e4      	lsls	r4, r4, #31
 8001178:	085b      	lsrs	r3, r3, #1
 800117a:	4323      	orrs	r3, r4
 800117c:	0019      	movs	r1, r3
 800117e:	bd70      	pop	{r4, r5, r6, pc}
 8001180:	0002      	movs	r2, r0
 8001182:	0029      	movs	r1, r5
 8001184:	3215      	adds	r2, #21
 8001186:	4091      	lsls	r1, r2
 8001188:	000a      	movs	r2, r1
 800118a:	210b      	movs	r1, #11
 800118c:	1a08      	subs	r0, r1, r0
 800118e:	40c5      	lsrs	r5, r0
 8001190:	032d      	lsls	r5, r5, #12
 8001192:	0b2d      	lsrs	r5, r5, #12
 8001194:	e7e3      	b.n	800115e <__aeabi_i2d+0x2a>
 8001196:	2400      	movs	r4, #0
 8001198:	2300      	movs	r3, #0
 800119a:	2500      	movs	r5, #0
 800119c:	2200      	movs	r2, #0
 800119e:	e7de      	b.n	800115e <__aeabi_i2d+0x2a>
 80011a0:	0000041e 	.word	0x0000041e
 80011a4:	800fffff 	.word	0x800fffff

080011a8 <__aeabi_d2f>:
 80011a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011aa:	004c      	lsls	r4, r1, #1
 80011ac:	0d64      	lsrs	r4, r4, #21
 80011ae:	030b      	lsls	r3, r1, #12
 80011b0:	1c62      	adds	r2, r4, #1
 80011b2:	0a5b      	lsrs	r3, r3, #9
 80011b4:	0f46      	lsrs	r6, r0, #29
 80011b6:	0552      	lsls	r2, r2, #21
 80011b8:	0fc9      	lsrs	r1, r1, #31
 80011ba:	431e      	orrs	r6, r3
 80011bc:	00c5      	lsls	r5, r0, #3
 80011be:	0d52      	lsrs	r2, r2, #21
 80011c0:	2a01      	cmp	r2, #1
 80011c2:	dd29      	ble.n	8001218 <__aeabi_d2f+0x70>
 80011c4:	4b37      	ldr	r3, [pc, #220]	; (80012a4 <__aeabi_d2f+0xfc>)
 80011c6:	18e7      	adds	r7, r4, r3
 80011c8:	2ffe      	cmp	r7, #254	; 0xfe
 80011ca:	dc1c      	bgt.n	8001206 <__aeabi_d2f+0x5e>
 80011cc:	2f00      	cmp	r7, #0
 80011ce:	dd3b      	ble.n	8001248 <__aeabi_d2f+0xa0>
 80011d0:	0180      	lsls	r0, r0, #6
 80011d2:	1e43      	subs	r3, r0, #1
 80011d4:	4198      	sbcs	r0, r3
 80011d6:	2207      	movs	r2, #7
 80011d8:	00f3      	lsls	r3, r6, #3
 80011da:	0f6d      	lsrs	r5, r5, #29
 80011dc:	4303      	orrs	r3, r0
 80011de:	432b      	orrs	r3, r5
 80011e0:	401a      	ands	r2, r3
 80011e2:	2a00      	cmp	r2, #0
 80011e4:	d004      	beq.n	80011f0 <__aeabi_d2f+0x48>
 80011e6:	220f      	movs	r2, #15
 80011e8:	401a      	ands	r2, r3
 80011ea:	2a04      	cmp	r2, #4
 80011ec:	d000      	beq.n	80011f0 <__aeabi_d2f+0x48>
 80011ee:	3304      	adds	r3, #4
 80011f0:	2280      	movs	r2, #128	; 0x80
 80011f2:	04d2      	lsls	r2, r2, #19
 80011f4:	401a      	ands	r2, r3
 80011f6:	d024      	beq.n	8001242 <__aeabi_d2f+0x9a>
 80011f8:	3701      	adds	r7, #1
 80011fa:	b2fa      	uxtb	r2, r7
 80011fc:	2fff      	cmp	r7, #255	; 0xff
 80011fe:	d002      	beq.n	8001206 <__aeabi_d2f+0x5e>
 8001200:	019b      	lsls	r3, r3, #6
 8001202:	0a58      	lsrs	r0, r3, #9
 8001204:	e001      	b.n	800120a <__aeabi_d2f+0x62>
 8001206:	22ff      	movs	r2, #255	; 0xff
 8001208:	2000      	movs	r0, #0
 800120a:	0240      	lsls	r0, r0, #9
 800120c:	05d2      	lsls	r2, r2, #23
 800120e:	0a40      	lsrs	r0, r0, #9
 8001210:	07c9      	lsls	r1, r1, #31
 8001212:	4310      	orrs	r0, r2
 8001214:	4308      	orrs	r0, r1
 8001216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001218:	4335      	orrs	r5, r6
 800121a:	2c00      	cmp	r4, #0
 800121c:	d104      	bne.n	8001228 <__aeabi_d2f+0x80>
 800121e:	2d00      	cmp	r5, #0
 8001220:	d10a      	bne.n	8001238 <__aeabi_d2f+0x90>
 8001222:	2200      	movs	r2, #0
 8001224:	2000      	movs	r0, #0
 8001226:	e7f0      	b.n	800120a <__aeabi_d2f+0x62>
 8001228:	2d00      	cmp	r5, #0
 800122a:	d0ec      	beq.n	8001206 <__aeabi_d2f+0x5e>
 800122c:	2080      	movs	r0, #128	; 0x80
 800122e:	03c0      	lsls	r0, r0, #15
 8001230:	4330      	orrs	r0, r6
 8001232:	22ff      	movs	r2, #255	; 0xff
 8001234:	e7e9      	b.n	800120a <__aeabi_d2f+0x62>
 8001236:	2400      	movs	r4, #0
 8001238:	2300      	movs	r3, #0
 800123a:	025b      	lsls	r3, r3, #9
 800123c:	0a58      	lsrs	r0, r3, #9
 800123e:	b2e2      	uxtb	r2, r4
 8001240:	e7e3      	b.n	800120a <__aeabi_d2f+0x62>
 8001242:	08db      	lsrs	r3, r3, #3
 8001244:	003c      	movs	r4, r7
 8001246:	e7f8      	b.n	800123a <__aeabi_d2f+0x92>
 8001248:	003b      	movs	r3, r7
 800124a:	3317      	adds	r3, #23
 800124c:	dbf3      	blt.n	8001236 <__aeabi_d2f+0x8e>
 800124e:	2380      	movs	r3, #128	; 0x80
 8001250:	041b      	lsls	r3, r3, #16
 8001252:	4333      	orrs	r3, r6
 8001254:	261e      	movs	r6, #30
 8001256:	1bf6      	subs	r6, r6, r7
 8001258:	2e1f      	cmp	r6, #31
 800125a:	dd14      	ble.n	8001286 <__aeabi_d2f+0xde>
 800125c:	2202      	movs	r2, #2
 800125e:	4252      	negs	r2, r2
 8001260:	1bd7      	subs	r7, r2, r7
 8001262:	001a      	movs	r2, r3
 8001264:	40fa      	lsrs	r2, r7
 8001266:	0017      	movs	r7, r2
 8001268:	2e20      	cmp	r6, #32
 800126a:	d004      	beq.n	8001276 <__aeabi_d2f+0xce>
 800126c:	4a0e      	ldr	r2, [pc, #56]	; (80012a8 <__aeabi_d2f+0x100>)
 800126e:	4694      	mov	ip, r2
 8001270:	4464      	add	r4, ip
 8001272:	40a3      	lsls	r3, r4
 8001274:	431d      	orrs	r5, r3
 8001276:	002b      	movs	r3, r5
 8001278:	1e5d      	subs	r5, r3, #1
 800127a:	41ab      	sbcs	r3, r5
 800127c:	2207      	movs	r2, #7
 800127e:	433b      	orrs	r3, r7
 8001280:	401a      	ands	r2, r3
 8001282:	2700      	movs	r7, #0
 8001284:	e7ad      	b.n	80011e2 <__aeabi_d2f+0x3a>
 8001286:	4a09      	ldr	r2, [pc, #36]	; (80012ac <__aeabi_d2f+0x104>)
 8001288:	0028      	movs	r0, r5
 800128a:	18a2      	adds	r2, r4, r2
 800128c:	4095      	lsls	r5, r2
 800128e:	4093      	lsls	r3, r2
 8001290:	1e6c      	subs	r4, r5, #1
 8001292:	41a5      	sbcs	r5, r4
 8001294:	40f0      	lsrs	r0, r6
 8001296:	2207      	movs	r2, #7
 8001298:	432b      	orrs	r3, r5
 800129a:	4303      	orrs	r3, r0
 800129c:	401a      	ands	r2, r3
 800129e:	2700      	movs	r7, #0
 80012a0:	e79f      	b.n	80011e2 <__aeabi_d2f+0x3a>
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	fffffc80 	.word	0xfffffc80
 80012a8:	fffffca2 	.word	0xfffffca2
 80012ac:	fffffc82 	.word	0xfffffc82

080012b0 <__aeabi_cfrcmple>:
 80012b0:	4684      	mov	ip, r0
 80012b2:	1c08      	adds	r0, r1, #0
 80012b4:	4661      	mov	r1, ip
 80012b6:	e7ff      	b.n	80012b8 <__aeabi_cfcmpeq>

080012b8 <__aeabi_cfcmpeq>:
 80012b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80012ba:	f000 f8c7 	bl	800144c <__lesf2>
 80012be:	2800      	cmp	r0, #0
 80012c0:	d401      	bmi.n	80012c6 <__aeabi_cfcmpeq+0xe>
 80012c2:	2100      	movs	r1, #0
 80012c4:	42c8      	cmn	r0, r1
 80012c6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080012c8 <__aeabi_fcmpeq>:
 80012c8:	b510      	push	{r4, lr}
 80012ca:	f000 f849 	bl	8001360 <__eqsf2>
 80012ce:	4240      	negs	r0, r0
 80012d0:	3001      	adds	r0, #1
 80012d2:	bd10      	pop	{r4, pc}

080012d4 <__aeabi_fcmplt>:
 80012d4:	b510      	push	{r4, lr}
 80012d6:	f000 f8b9 	bl	800144c <__lesf2>
 80012da:	2800      	cmp	r0, #0
 80012dc:	db01      	blt.n	80012e2 <__aeabi_fcmplt+0xe>
 80012de:	2000      	movs	r0, #0
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	2001      	movs	r0, #1
 80012e4:	bd10      	pop	{r4, pc}
 80012e6:	46c0      	nop			; (mov r8, r8)

080012e8 <__aeabi_fcmple>:
 80012e8:	b510      	push	{r4, lr}
 80012ea:	f000 f8af 	bl	800144c <__lesf2>
 80012ee:	2800      	cmp	r0, #0
 80012f0:	dd01      	ble.n	80012f6 <__aeabi_fcmple+0xe>
 80012f2:	2000      	movs	r0, #0
 80012f4:	bd10      	pop	{r4, pc}
 80012f6:	2001      	movs	r0, #1
 80012f8:	bd10      	pop	{r4, pc}
 80012fa:	46c0      	nop			; (mov r8, r8)

080012fc <__aeabi_fcmpgt>:
 80012fc:	b510      	push	{r4, lr}
 80012fe:	f000 f857 	bl	80013b0 <__gesf2>
 8001302:	2800      	cmp	r0, #0
 8001304:	dc01      	bgt.n	800130a <__aeabi_fcmpgt+0xe>
 8001306:	2000      	movs	r0, #0
 8001308:	bd10      	pop	{r4, pc}
 800130a:	2001      	movs	r0, #1
 800130c:	bd10      	pop	{r4, pc}
 800130e:	46c0      	nop			; (mov r8, r8)

08001310 <__aeabi_fcmpge>:
 8001310:	b510      	push	{r4, lr}
 8001312:	f000 f84d 	bl	80013b0 <__gesf2>
 8001316:	2800      	cmp	r0, #0
 8001318:	da01      	bge.n	800131e <__aeabi_fcmpge+0xe>
 800131a:	2000      	movs	r0, #0
 800131c:	bd10      	pop	{r4, pc}
 800131e:	2001      	movs	r0, #1
 8001320:	bd10      	pop	{r4, pc}
 8001322:	46c0      	nop			; (mov r8, r8)

08001324 <__clzsi2>:
 8001324:	211c      	movs	r1, #28
 8001326:	2301      	movs	r3, #1
 8001328:	041b      	lsls	r3, r3, #16
 800132a:	4298      	cmp	r0, r3
 800132c:	d301      	bcc.n	8001332 <__clzsi2+0xe>
 800132e:	0c00      	lsrs	r0, r0, #16
 8001330:	3910      	subs	r1, #16
 8001332:	0a1b      	lsrs	r3, r3, #8
 8001334:	4298      	cmp	r0, r3
 8001336:	d301      	bcc.n	800133c <__clzsi2+0x18>
 8001338:	0a00      	lsrs	r0, r0, #8
 800133a:	3908      	subs	r1, #8
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	4298      	cmp	r0, r3
 8001340:	d301      	bcc.n	8001346 <__clzsi2+0x22>
 8001342:	0900      	lsrs	r0, r0, #4
 8001344:	3904      	subs	r1, #4
 8001346:	a202      	add	r2, pc, #8	; (adr r2, 8001350 <__clzsi2+0x2c>)
 8001348:	5c10      	ldrb	r0, [r2, r0]
 800134a:	1840      	adds	r0, r0, r1
 800134c:	4770      	bx	lr
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	02020304 	.word	0x02020304
 8001354:	01010101 	.word	0x01010101
	...

08001360 <__eqsf2>:
 8001360:	b570      	push	{r4, r5, r6, lr}
 8001362:	0042      	lsls	r2, r0, #1
 8001364:	024e      	lsls	r6, r1, #9
 8001366:	004c      	lsls	r4, r1, #1
 8001368:	0245      	lsls	r5, r0, #9
 800136a:	0a6d      	lsrs	r5, r5, #9
 800136c:	0e12      	lsrs	r2, r2, #24
 800136e:	0fc3      	lsrs	r3, r0, #31
 8001370:	0a76      	lsrs	r6, r6, #9
 8001372:	0e24      	lsrs	r4, r4, #24
 8001374:	0fc9      	lsrs	r1, r1, #31
 8001376:	2aff      	cmp	r2, #255	; 0xff
 8001378:	d00f      	beq.n	800139a <__eqsf2+0x3a>
 800137a:	2cff      	cmp	r4, #255	; 0xff
 800137c:	d011      	beq.n	80013a2 <__eqsf2+0x42>
 800137e:	2001      	movs	r0, #1
 8001380:	42a2      	cmp	r2, r4
 8001382:	d000      	beq.n	8001386 <__eqsf2+0x26>
 8001384:	bd70      	pop	{r4, r5, r6, pc}
 8001386:	42b5      	cmp	r5, r6
 8001388:	d1fc      	bne.n	8001384 <__eqsf2+0x24>
 800138a:	428b      	cmp	r3, r1
 800138c:	d00d      	beq.n	80013aa <__eqsf2+0x4a>
 800138e:	2a00      	cmp	r2, #0
 8001390:	d1f8      	bne.n	8001384 <__eqsf2+0x24>
 8001392:	0028      	movs	r0, r5
 8001394:	1e45      	subs	r5, r0, #1
 8001396:	41a8      	sbcs	r0, r5
 8001398:	e7f4      	b.n	8001384 <__eqsf2+0x24>
 800139a:	2001      	movs	r0, #1
 800139c:	2d00      	cmp	r5, #0
 800139e:	d1f1      	bne.n	8001384 <__eqsf2+0x24>
 80013a0:	e7eb      	b.n	800137a <__eqsf2+0x1a>
 80013a2:	2001      	movs	r0, #1
 80013a4:	2e00      	cmp	r6, #0
 80013a6:	d1ed      	bne.n	8001384 <__eqsf2+0x24>
 80013a8:	e7e9      	b.n	800137e <__eqsf2+0x1e>
 80013aa:	2000      	movs	r0, #0
 80013ac:	e7ea      	b.n	8001384 <__eqsf2+0x24>
 80013ae:	46c0      	nop			; (mov r8, r8)

080013b0 <__gesf2>:
 80013b0:	b570      	push	{r4, r5, r6, lr}
 80013b2:	004a      	lsls	r2, r1, #1
 80013b4:	024e      	lsls	r6, r1, #9
 80013b6:	0245      	lsls	r5, r0, #9
 80013b8:	0044      	lsls	r4, r0, #1
 80013ba:	0a6d      	lsrs	r5, r5, #9
 80013bc:	0e24      	lsrs	r4, r4, #24
 80013be:	0fc3      	lsrs	r3, r0, #31
 80013c0:	0a76      	lsrs	r6, r6, #9
 80013c2:	0e12      	lsrs	r2, r2, #24
 80013c4:	0fc9      	lsrs	r1, r1, #31
 80013c6:	2cff      	cmp	r4, #255	; 0xff
 80013c8:	d015      	beq.n	80013f6 <__gesf2+0x46>
 80013ca:	2aff      	cmp	r2, #255	; 0xff
 80013cc:	d00e      	beq.n	80013ec <__gesf2+0x3c>
 80013ce:	2c00      	cmp	r4, #0
 80013d0:	d115      	bne.n	80013fe <__gesf2+0x4e>
 80013d2:	2a00      	cmp	r2, #0
 80013d4:	d101      	bne.n	80013da <__gesf2+0x2a>
 80013d6:	2e00      	cmp	r6, #0
 80013d8:	d01c      	beq.n	8001414 <__gesf2+0x64>
 80013da:	2d00      	cmp	r5, #0
 80013dc:	d014      	beq.n	8001408 <__gesf2+0x58>
 80013de:	428b      	cmp	r3, r1
 80013e0:	d027      	beq.n	8001432 <__gesf2+0x82>
 80013e2:	2002      	movs	r0, #2
 80013e4:	3b01      	subs	r3, #1
 80013e6:	4018      	ands	r0, r3
 80013e8:	3801      	subs	r0, #1
 80013ea:	bd70      	pop	{r4, r5, r6, pc}
 80013ec:	2e00      	cmp	r6, #0
 80013ee:	d0ee      	beq.n	80013ce <__gesf2+0x1e>
 80013f0:	2002      	movs	r0, #2
 80013f2:	4240      	negs	r0, r0
 80013f4:	e7f9      	b.n	80013ea <__gesf2+0x3a>
 80013f6:	2d00      	cmp	r5, #0
 80013f8:	d1fa      	bne.n	80013f0 <__gesf2+0x40>
 80013fa:	2aff      	cmp	r2, #255	; 0xff
 80013fc:	d00e      	beq.n	800141c <__gesf2+0x6c>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	d10e      	bne.n	8001420 <__gesf2+0x70>
 8001402:	2e00      	cmp	r6, #0
 8001404:	d0ed      	beq.n	80013e2 <__gesf2+0x32>
 8001406:	e00b      	b.n	8001420 <__gesf2+0x70>
 8001408:	2301      	movs	r3, #1
 800140a:	3901      	subs	r1, #1
 800140c:	4399      	bics	r1, r3
 800140e:	0008      	movs	r0, r1
 8001410:	3001      	adds	r0, #1
 8001412:	e7ea      	b.n	80013ea <__gesf2+0x3a>
 8001414:	2000      	movs	r0, #0
 8001416:	2d00      	cmp	r5, #0
 8001418:	d0e7      	beq.n	80013ea <__gesf2+0x3a>
 800141a:	e7e2      	b.n	80013e2 <__gesf2+0x32>
 800141c:	2e00      	cmp	r6, #0
 800141e:	d1e7      	bne.n	80013f0 <__gesf2+0x40>
 8001420:	428b      	cmp	r3, r1
 8001422:	d1de      	bne.n	80013e2 <__gesf2+0x32>
 8001424:	4294      	cmp	r4, r2
 8001426:	dd05      	ble.n	8001434 <__gesf2+0x84>
 8001428:	2102      	movs	r1, #2
 800142a:	1e58      	subs	r0, r3, #1
 800142c:	4008      	ands	r0, r1
 800142e:	3801      	subs	r0, #1
 8001430:	e7db      	b.n	80013ea <__gesf2+0x3a>
 8001432:	2400      	movs	r4, #0
 8001434:	42a2      	cmp	r2, r4
 8001436:	dc04      	bgt.n	8001442 <__gesf2+0x92>
 8001438:	42b5      	cmp	r5, r6
 800143a:	d8d2      	bhi.n	80013e2 <__gesf2+0x32>
 800143c:	2000      	movs	r0, #0
 800143e:	42b5      	cmp	r5, r6
 8001440:	d2d3      	bcs.n	80013ea <__gesf2+0x3a>
 8001442:	1e58      	subs	r0, r3, #1
 8001444:	2301      	movs	r3, #1
 8001446:	4398      	bics	r0, r3
 8001448:	3001      	adds	r0, #1
 800144a:	e7ce      	b.n	80013ea <__gesf2+0x3a>

0800144c <__lesf2>:
 800144c:	b530      	push	{r4, r5, lr}
 800144e:	0042      	lsls	r2, r0, #1
 8001450:	0244      	lsls	r4, r0, #9
 8001452:	024d      	lsls	r5, r1, #9
 8001454:	0fc3      	lsrs	r3, r0, #31
 8001456:	0048      	lsls	r0, r1, #1
 8001458:	0a64      	lsrs	r4, r4, #9
 800145a:	0e12      	lsrs	r2, r2, #24
 800145c:	0a6d      	lsrs	r5, r5, #9
 800145e:	0e00      	lsrs	r0, r0, #24
 8001460:	0fc9      	lsrs	r1, r1, #31
 8001462:	2aff      	cmp	r2, #255	; 0xff
 8001464:	d012      	beq.n	800148c <__lesf2+0x40>
 8001466:	28ff      	cmp	r0, #255	; 0xff
 8001468:	d00c      	beq.n	8001484 <__lesf2+0x38>
 800146a:	2a00      	cmp	r2, #0
 800146c:	d112      	bne.n	8001494 <__lesf2+0x48>
 800146e:	2800      	cmp	r0, #0
 8001470:	d119      	bne.n	80014a6 <__lesf2+0x5a>
 8001472:	2d00      	cmp	r5, #0
 8001474:	d117      	bne.n	80014a6 <__lesf2+0x5a>
 8001476:	2c00      	cmp	r4, #0
 8001478:	d02b      	beq.n	80014d2 <__lesf2+0x86>
 800147a:	2002      	movs	r0, #2
 800147c:	3b01      	subs	r3, #1
 800147e:	4018      	ands	r0, r3
 8001480:	3801      	subs	r0, #1
 8001482:	e026      	b.n	80014d2 <__lesf2+0x86>
 8001484:	2d00      	cmp	r5, #0
 8001486:	d0f0      	beq.n	800146a <__lesf2+0x1e>
 8001488:	2002      	movs	r0, #2
 800148a:	e022      	b.n	80014d2 <__lesf2+0x86>
 800148c:	2c00      	cmp	r4, #0
 800148e:	d1fb      	bne.n	8001488 <__lesf2+0x3c>
 8001490:	28ff      	cmp	r0, #255	; 0xff
 8001492:	d01f      	beq.n	80014d4 <__lesf2+0x88>
 8001494:	2800      	cmp	r0, #0
 8001496:	d11f      	bne.n	80014d8 <__lesf2+0x8c>
 8001498:	2d00      	cmp	r5, #0
 800149a:	d11d      	bne.n	80014d8 <__lesf2+0x8c>
 800149c:	2002      	movs	r0, #2
 800149e:	3b01      	subs	r3, #1
 80014a0:	4018      	ands	r0, r3
 80014a2:	3801      	subs	r0, #1
 80014a4:	e015      	b.n	80014d2 <__lesf2+0x86>
 80014a6:	2c00      	cmp	r4, #0
 80014a8:	d00e      	beq.n	80014c8 <__lesf2+0x7c>
 80014aa:	428b      	cmp	r3, r1
 80014ac:	d1e5      	bne.n	800147a <__lesf2+0x2e>
 80014ae:	2200      	movs	r2, #0
 80014b0:	4290      	cmp	r0, r2
 80014b2:	dc04      	bgt.n	80014be <__lesf2+0x72>
 80014b4:	42ac      	cmp	r4, r5
 80014b6:	d8e0      	bhi.n	800147a <__lesf2+0x2e>
 80014b8:	2000      	movs	r0, #0
 80014ba:	42ac      	cmp	r4, r5
 80014bc:	d209      	bcs.n	80014d2 <__lesf2+0x86>
 80014be:	1e58      	subs	r0, r3, #1
 80014c0:	2301      	movs	r3, #1
 80014c2:	4398      	bics	r0, r3
 80014c4:	3001      	adds	r0, #1
 80014c6:	e004      	b.n	80014d2 <__lesf2+0x86>
 80014c8:	2301      	movs	r3, #1
 80014ca:	3901      	subs	r1, #1
 80014cc:	4399      	bics	r1, r3
 80014ce:	0008      	movs	r0, r1
 80014d0:	3001      	adds	r0, #1
 80014d2:	bd30      	pop	{r4, r5, pc}
 80014d4:	2d00      	cmp	r5, #0
 80014d6:	d1d7      	bne.n	8001488 <__lesf2+0x3c>
 80014d8:	428b      	cmp	r3, r1
 80014da:	d1ce      	bne.n	800147a <__lesf2+0x2e>
 80014dc:	4282      	cmp	r2, r0
 80014de:	dde7      	ble.n	80014b0 <__lesf2+0x64>
 80014e0:	2102      	movs	r1, #2
 80014e2:	1e58      	subs	r0, r3, #1
 80014e4:	4008      	ands	r0, r1
 80014e6:	3801      	subs	r0, #1
 80014e8:	e7f3      	b.n	80014d2 <__lesf2+0x86>
 80014ea:	46c0      	nop			; (mov r8, r8)

080014ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f0:	f000 fd26 	bl	8001f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f4:	f000 f84c 	bl	8001590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f8:	f000 f9bc 	bl	8001874 <MX_GPIO_Init>
  MX_DMA_Init();
 80014fc:	f000 f99c 	bl	8001838 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001500:	f000 f96a 	bl	80017d8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001504:	f000 f906 	bl	8001714 <MX_TIM3_Init>
  MX_ADC_Init();
 8001508:	f000 f89c 	bl	8001644 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800150c:	f003 fc58 	bl	8004dc0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of getPots */
  getPotsHandle = osThreadNew(startgetPots, NULL, &getPots_attributes);
 8001510:	4a13      	ldr	r2, [pc, #76]	; (8001560 <main+0x74>)
 8001512:	4b14      	ldr	r3, [pc, #80]	; (8001564 <main+0x78>)
 8001514:	2100      	movs	r1, #0
 8001516:	0018      	movs	r0, r3
 8001518:	f003 fcac 	bl	8004e74 <osThreadNew>
 800151c:	0002      	movs	r2, r0
 800151e:	4b12      	ldr	r3, [pc, #72]	; (8001568 <main+0x7c>)
 8001520:	601a      	str	r2, [r3, #0]

  /* creation of calcPos */
  calcPosHandle = osThreadNew(StartcalcPos, NULL, &calcPos_attributes);
 8001522:	4a12      	ldr	r2, [pc, #72]	; (800156c <main+0x80>)
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <main+0x84>)
 8001526:	2100      	movs	r1, #0
 8001528:	0018      	movs	r0, r3
 800152a:	f003 fca3 	bl	8004e74 <osThreadNew>
 800152e:	0002      	movs	r2, r0
 8001530:	4b10      	ldr	r3, [pc, #64]	; (8001574 <main+0x88>)
 8001532:	601a      	str	r2, [r3, #0]

  /* creation of setServo */
  setServoHandle = osThreadNew(StartsetServo, NULL, &setServo_attributes);
 8001534:	4a10      	ldr	r2, [pc, #64]	; (8001578 <main+0x8c>)
 8001536:	4b11      	ldr	r3, [pc, #68]	; (800157c <main+0x90>)
 8001538:	2100      	movs	r1, #0
 800153a:	0018      	movs	r0, r3
 800153c:	f003 fc9a 	bl	8004e74 <osThreadNew>
 8001540:	0002      	movs	r2, r0
 8001542:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <main+0x94>)
 8001544:	601a      	str	r2, [r3, #0]

  /* creation of getBtn */
  getBtnHandle = osThreadNew(StartgetBtn, NULL, &getBtn_attributes);
 8001546:	4a0f      	ldr	r2, [pc, #60]	; (8001584 <main+0x98>)
 8001548:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <main+0x9c>)
 800154a:	2100      	movs	r1, #0
 800154c:	0018      	movs	r0, r3
 800154e:	f003 fc91 	bl	8004e74 <osThreadNew>
 8001552:	0002      	movs	r2, r0
 8001554:	4b0d      	ldr	r3, [pc, #52]	; (800158c <main+0xa0>)
 8001556:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001558:	f003 fc5e 	bl	8004e18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800155c:	e7fe      	b.n	800155c <main+0x70>
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	0800731c 	.word	0x0800731c
 8001564:	080019cd 	.word	0x080019cd
 8001568:	20001970 	.word	0x20001970
 800156c:	08007340 	.word	0x08007340
 8001570:	08001a0d 	.word	0x08001a0d
 8001574:	20001a44 	.word	0x20001a44
 8001578:	08007364 	.word	0x08007364
 800157c:	08001a95 	.word	0x08001a95
 8001580:	20001978 	.word	0x20001978
 8001584:	08007388 	.word	0x08007388
 8001588:	08001ae5 	.word	0x08001ae5
 800158c:	200019fc 	.word	0x200019fc

08001590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b099      	sub	sp, #100	; 0x64
 8001594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001596:	242c      	movs	r4, #44	; 0x2c
 8001598:	193b      	adds	r3, r7, r4
 800159a:	0018      	movs	r0, r3
 800159c:	2334      	movs	r3, #52	; 0x34
 800159e:	001a      	movs	r2, r3
 80015a0:	2100      	movs	r1, #0
 80015a2:	f005 fe58 	bl	8007256 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a6:	231c      	movs	r3, #28
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	0018      	movs	r0, r3
 80015ac:	2310      	movs	r3, #16
 80015ae:	001a      	movs	r2, r3
 80015b0:	2100      	movs	r1, #0
 80015b2:	f005 fe50 	bl	8007256 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015b6:	003b      	movs	r3, r7
 80015b8:	0018      	movs	r0, r3
 80015ba:	231c      	movs	r3, #28
 80015bc:	001a      	movs	r2, r3
 80015be:	2100      	movs	r1, #0
 80015c0:	f005 fe49 	bl	8007256 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
 80015c4:	0021      	movs	r1, r4
 80015c6:	187b      	adds	r3, r7, r1
 80015c8:	2230      	movs	r2, #48	; 0x30
 80015ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80015cc:	187b      	adds	r3, r7, r1
 80015ce:	2201      	movs	r2, #1
 80015d0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80015d2:	187b      	adds	r3, r7, r1
 80015d4:	2201      	movs	r2, #1
 80015d6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80015d8:	187b      	adds	r3, r7, r1
 80015da:	2210      	movs	r2, #16
 80015dc:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015de:	187b      	adds	r3, r7, r1
 80015e0:	2200      	movs	r2, #0
 80015e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e4:	187b      	adds	r3, r7, r1
 80015e6:	0018      	movs	r0, r3
 80015e8:	f001 fbfc 	bl	8002de4 <HAL_RCC_OscConfig>
 80015ec:	1e03      	subs	r3, r0, #0
 80015ee:	d001      	beq.n	80015f4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80015f0:	f000 fab4 	bl	8001b5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f4:	211c      	movs	r1, #28
 80015f6:	187b      	adds	r3, r7, r1
 80015f8:	2207      	movs	r2, #7
 80015fa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80015fc:	187b      	adds	r3, r7, r1
 80015fe:	2203      	movs	r2, #3
 8001600:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001602:	187b      	adds	r3, r7, r1
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001608:	187b      	adds	r3, r7, r1
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800160e:	187b      	adds	r3, r7, r1
 8001610:	2101      	movs	r1, #1
 8001612:	0018      	movs	r0, r3
 8001614:	f001 ff6c 	bl	80034f0 <HAL_RCC_ClockConfig>
 8001618:	1e03      	subs	r3, r0, #0
 800161a:	d001      	beq.n	8001620 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800161c:	f000 fa9e 	bl	8001b5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001620:	003b      	movs	r3, r7
 8001622:	2202      	movs	r2, #2
 8001624:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001626:	003b      	movs	r3, r7
 8001628:	2200      	movs	r2, #0
 800162a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800162c:	003b      	movs	r3, r7
 800162e:	0018      	movs	r0, r3
 8001630:	f002 f900 	bl	8003834 <HAL_RCCEx_PeriphCLKConfig>
 8001634:	1e03      	subs	r3, r0, #0
 8001636:	d001      	beq.n	800163c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001638:	f000 fa90 	bl	8001b5c <Error_Handler>
  }
}
 800163c:	46c0      	nop			; (mov r8, r8)
 800163e:	46bd      	mov	sp, r7
 8001640:	b019      	add	sp, #100	; 0x64
 8001642:	bd90      	pop	{r4, r7, pc}

08001644 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	0018      	movs	r0, r3
 800164e:	230c      	movs	r3, #12
 8001650:	001a      	movs	r2, r3
 8001652:	2100      	movs	r1, #0
 8001654:	f005 fdff 	bl	8007256 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001658:	4b2c      	ldr	r3, [pc, #176]	; (800170c <MX_ADC_Init+0xc8>)
 800165a:	4a2d      	ldr	r2, [pc, #180]	; (8001710 <MX_ADC_Init+0xcc>)
 800165c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800165e:	4b2b      	ldr	r3, [pc, #172]	; (800170c <MX_ADC_Init+0xc8>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001664:	4b29      	ldr	r3, [pc, #164]	; (800170c <MX_ADC_Init+0xc8>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <MX_ADC_Init+0xc8>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001670:	4b26      	ldr	r3, [pc, #152]	; (800170c <MX_ADC_Init+0xc8>)
 8001672:	2201      	movs	r2, #1
 8001674:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001676:	4b25      	ldr	r3, [pc, #148]	; (800170c <MX_ADC_Init+0xc8>)
 8001678:	2208      	movs	r2, #8
 800167a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800167c:	4b23      	ldr	r3, [pc, #140]	; (800170c <MX_ADC_Init+0xc8>)
 800167e:	2200      	movs	r2, #0
 8001680:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001682:	4b22      	ldr	r3, [pc, #136]	; (800170c <MX_ADC_Init+0xc8>)
 8001684:	2200      	movs	r2, #0
 8001686:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <MX_ADC_Init+0xc8>)
 800168a:	2200      	movs	r2, #0
 800168c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800168e:	4b1f      	ldr	r3, [pc, #124]	; (800170c <MX_ADC_Init+0xc8>)
 8001690:	2200      	movs	r2, #0
 8001692:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001694:	4b1d      	ldr	r3, [pc, #116]	; (800170c <MX_ADC_Init+0xc8>)
 8001696:	22c2      	movs	r2, #194	; 0xc2
 8001698:	32ff      	adds	r2, #255	; 0xff
 800169a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800169c:	4b1b      	ldr	r3, [pc, #108]	; (800170c <MX_ADC_Init+0xc8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80016a2:	4b1a      	ldr	r3, [pc, #104]	; (800170c <MX_ADC_Init+0xc8>)
 80016a4:	2224      	movs	r2, #36	; 0x24
 80016a6:	2101      	movs	r1, #1
 80016a8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016aa:	4b18      	ldr	r3, [pc, #96]	; (800170c <MX_ADC_Init+0xc8>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80016b0:	4b16      	ldr	r3, [pc, #88]	; (800170c <MX_ADC_Init+0xc8>)
 80016b2:	0018      	movs	r0, r3
 80016b4:	f000 fc74 	bl	8001fa0 <HAL_ADC_Init>
 80016b8:	1e03      	subs	r3, r0, #0
 80016ba:	d001      	beq.n	80016c0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80016bc:	f000 fa4e 	bl	8001b5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	0152      	lsls	r2, r2, #5
 80016cc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	2280      	movs	r2, #128	; 0x80
 80016d2:	0552      	lsls	r2, r2, #21
 80016d4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016d6:	1d3a      	adds	r2, r7, #4
 80016d8:	4b0c      	ldr	r3, [pc, #48]	; (800170c <MX_ADC_Init+0xc8>)
 80016da:	0011      	movs	r1, r2
 80016dc:	0018      	movs	r0, r3
 80016de:	f000 fe91 	bl	8002404 <HAL_ADC_ConfigChannel>
 80016e2:	1e03      	subs	r3, r0, #0
 80016e4:	d001      	beq.n	80016ea <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80016e6:	f000 fa39 	bl	8001b5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	2201      	movs	r2, #1
 80016ee:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016f0:	1d3a      	adds	r2, r7, #4
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <MX_ADC_Init+0xc8>)
 80016f4:	0011      	movs	r1, r2
 80016f6:	0018      	movs	r0, r3
 80016f8:	f000 fe84 	bl	8002404 <HAL_ADC_ConfigChannel>
 80016fc:	1e03      	subs	r3, r0, #0
 80016fe:	d001      	beq.n	8001704 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8001700:	f000 fa2c 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001704:	46c0      	nop			; (mov r8, r8)
 8001706:	46bd      	mov	sp, r7
 8001708:	b004      	add	sp, #16
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20001a48 	.word	0x20001a48
 8001710:	40012400 	.word	0x40012400

08001714 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	; 0x28
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171a:	2320      	movs	r3, #32
 800171c:	18fb      	adds	r3, r7, r3
 800171e:	0018      	movs	r0, r3
 8001720:	2308      	movs	r3, #8
 8001722:	001a      	movs	r2, r3
 8001724:	2100      	movs	r1, #0
 8001726:	f005 fd96 	bl	8007256 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800172a:	1d3b      	adds	r3, r7, #4
 800172c:	0018      	movs	r0, r3
 800172e:	231c      	movs	r3, #28
 8001730:	001a      	movs	r2, r3
 8001732:	2100      	movs	r1, #0
 8001734:	f005 fd8f 	bl	8007256 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001738:	4b24      	ldr	r3, [pc, #144]	; (80017cc <MX_TIM3_Init+0xb8>)
 800173a:	4a25      	ldr	r2, [pc, #148]	; (80017d0 <MX_TIM3_Init+0xbc>)
 800173c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16;
 800173e:	4b23      	ldr	r3, [pc, #140]	; (80017cc <MX_TIM3_Init+0xb8>)
 8001740:	2210      	movs	r2, #16
 8001742:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b21      	ldr	r3, [pc, #132]	; (80017cc <MX_TIM3_Init+0xb8>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000;
 800174a:	4b20      	ldr	r3, [pc, #128]	; (80017cc <MX_TIM3_Init+0xb8>)
 800174c:	4a21      	ldr	r2, [pc, #132]	; (80017d4 <MX_TIM3_Init+0xc0>)
 800174e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_TIM3_Init+0xb8>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <MX_TIM3_Init+0xb8>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800175c:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <MX_TIM3_Init+0xb8>)
 800175e:	0018      	movs	r0, r3
 8001760:	f002 f9be 	bl	8003ae0 <HAL_TIM_PWM_Init>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d001      	beq.n	800176c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001768:	f000 f9f8 	bl	8001b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176c:	2120      	movs	r1, #32
 800176e:	187b      	adds	r3, r7, r1
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001774:	187b      	adds	r3, r7, r1
 8001776:	2200      	movs	r2, #0
 8001778:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800177a:	187a      	adds	r2, r7, r1
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <MX_TIM3_Init+0xb8>)
 800177e:	0011      	movs	r1, r2
 8001780:	0018      	movs	r0, r3
 8001782:	f002 ff17 	bl	80045b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	1e03      	subs	r3, r0, #0
 8001788:	d001      	beq.n	800178e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800178a:	f000 f9e7 	bl	8001b5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	2260      	movs	r2, #96	; 0x60
 8001792:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	2200      	movs	r2, #0
 8001798:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a6:	1d39      	adds	r1, r7, #4
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <MX_TIM3_Init+0xb8>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	0018      	movs	r0, r3
 80017ae:	f002 fb89 	bl	8003ec4 <HAL_TIM_PWM_ConfigChannel>
 80017b2:	1e03      	subs	r3, r0, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80017b6:	f000 f9d1 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017ba:	4b04      	ldr	r3, [pc, #16]	; (80017cc <MX_TIM3_Init+0xb8>)
 80017bc:	0018      	movs	r0, r3
 80017be:	f000 fa89 	bl	8001cd4 <HAL_TIM_MspPostInit>

}
 80017c2:	46c0      	nop			; (mov r8, r8)
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b00a      	add	sp, #40	; 0x28
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	46c0      	nop			; (mov r8, r8)
 80017cc:	20001930 	.word	0x20001930
 80017d0:	40000400 	.word	0x40000400
 80017d4:	0000ea60 	.word	0x0000ea60

080017d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017dc:	4b14      	ldr	r3, [pc, #80]	; (8001830 <MX_USART2_UART_Init+0x58>)
 80017de:	4a15      	ldr	r2, [pc, #84]	; (8001834 <MX_USART2_UART_Init+0x5c>)
 80017e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80017e2:	4b13      	ldr	r3, [pc, #76]	; (8001830 <MX_USART2_UART_Init+0x58>)
 80017e4:	2296      	movs	r2, #150	; 0x96
 80017e6:	0212      	lsls	r2, r2, #8
 80017e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_USART2_UART_Init+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_USART2_UART_Init+0x58>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <MX_USART2_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <MX_USART2_UART_Init+0x58>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <MX_USART2_UART_Init+0x58>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <MX_USART2_UART_Init+0x58>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800180e:	4b08      	ldr	r3, [pc, #32]	; (8001830 <MX_USART2_UART_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <MX_USART2_UART_Init+0x58>)
 8001816:	2200      	movs	r2, #0
 8001818:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800181a:	4b05      	ldr	r3, [pc, #20]	; (8001830 <MX_USART2_UART_Init+0x58>)
 800181c:	0018      	movs	r0, r3
 800181e:	f002 ff37 	bl	8004690 <HAL_UART_Init>
 8001822:	1e03      	subs	r3, r0, #0
 8001824:	d001      	beq.n	800182a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001826:	f000 f999 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000197c 	.word	0x2000197c
 8001834:	40004400 	.word	0x40004400

08001838 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800183e:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_DMA_Init+0x38>)
 8001840:	695a      	ldr	r2, [r3, #20]
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <MX_DMA_Init+0x38>)
 8001844:	2101      	movs	r1, #1
 8001846:	430a      	orrs	r2, r1
 8001848:	615a      	str	r2, [r3, #20]
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_DMA_Init+0x38>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	2201      	movs	r2, #1
 8001850:	4013      	ands	r3, r2
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	2009      	movs	r0, #9
 800185c:	f000 ffe4 	bl	8002828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001860:	2009      	movs	r0, #9
 8001862:	f000 fff6 	bl	8002852 <HAL_NVIC_EnableIRQ>

}
 8001866:	46c0      	nop			; (mov r8, r8)
 8001868:	46bd      	mov	sp, r7
 800186a:	b002      	add	sp, #8
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	40021000 	.word	0x40021000

08001874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b089      	sub	sp, #36	; 0x24
 8001878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187a:	240c      	movs	r4, #12
 800187c:	193b      	adds	r3, r7, r4
 800187e:	0018      	movs	r0, r3
 8001880:	2314      	movs	r3, #20
 8001882:	001a      	movs	r2, r3
 8001884:	2100      	movs	r1, #0
 8001886:	f005 fce6 	bl	8007256 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	4b2c      	ldr	r3, [pc, #176]	; (800193c <MX_GPIO_Init+0xc8>)
 800188c:	695a      	ldr	r2, [r3, #20]
 800188e:	4b2b      	ldr	r3, [pc, #172]	; (800193c <MX_GPIO_Init+0xc8>)
 8001890:	2180      	movs	r1, #128	; 0x80
 8001892:	0309      	lsls	r1, r1, #12
 8001894:	430a      	orrs	r2, r1
 8001896:	615a      	str	r2, [r3, #20]
 8001898:	4b28      	ldr	r3, [pc, #160]	; (800193c <MX_GPIO_Init+0xc8>)
 800189a:	695a      	ldr	r2, [r3, #20]
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	031b      	lsls	r3, r3, #12
 80018a0:	4013      	ands	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018a6:	4b25      	ldr	r3, [pc, #148]	; (800193c <MX_GPIO_Init+0xc8>)
 80018a8:	695a      	ldr	r2, [r3, #20]
 80018aa:	4b24      	ldr	r3, [pc, #144]	; (800193c <MX_GPIO_Init+0xc8>)
 80018ac:	2180      	movs	r1, #128	; 0x80
 80018ae:	03c9      	lsls	r1, r1, #15
 80018b0:	430a      	orrs	r2, r1
 80018b2:	615a      	str	r2, [r3, #20]
 80018b4:	4b21      	ldr	r3, [pc, #132]	; (800193c <MX_GPIO_Init+0xc8>)
 80018b6:	695a      	ldr	r2, [r3, #20]
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	03db      	lsls	r3, r3, #15
 80018bc:	4013      	ands	r3, r2
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c2:	4b1e      	ldr	r3, [pc, #120]	; (800193c <MX_GPIO_Init+0xc8>)
 80018c4:	695a      	ldr	r2, [r3, #20]
 80018c6:	4b1d      	ldr	r3, [pc, #116]	; (800193c <MX_GPIO_Init+0xc8>)
 80018c8:	2180      	movs	r1, #128	; 0x80
 80018ca:	0289      	lsls	r1, r1, #10
 80018cc:	430a      	orrs	r2, r1
 80018ce:	615a      	str	r2, [r3, #20]
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <MX_GPIO_Init+0xc8>)
 80018d2:	695a      	ldr	r2, [r3, #20]
 80018d4:	2380      	movs	r3, #128	; 0x80
 80018d6:	029b      	lsls	r3, r3, #10
 80018d8:	4013      	ands	r3, r2
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018de:	2390      	movs	r3, #144	; 0x90
 80018e0:	05db      	lsls	r3, r3, #23
 80018e2:	2200      	movs	r2, #0
 80018e4:	2120      	movs	r1, #32
 80018e6:	0018      	movs	r0, r3
 80018e8:	f001 fa5f 	bl	8002daa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018ec:	193b      	adds	r3, r7, r4
 80018ee:	2280      	movs	r2, #128	; 0x80
 80018f0:	0192      	lsls	r2, r2, #6
 80018f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018f4:	193b      	adds	r3, r7, r4
 80018f6:	4a12      	ldr	r2, [pc, #72]	; (8001940 <MX_GPIO_Init+0xcc>)
 80018f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	193b      	adds	r3, r7, r4
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001900:	193b      	adds	r3, r7, r4
 8001902:	4a10      	ldr	r2, [pc, #64]	; (8001944 <MX_GPIO_Init+0xd0>)
 8001904:	0019      	movs	r1, r3
 8001906:	0010      	movs	r0, r2
 8001908:	f001 f8ba 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800190c:	0021      	movs	r1, r4
 800190e:	187b      	adds	r3, r7, r1
 8001910:	2220      	movs	r2, #32
 8001912:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	187b      	adds	r3, r7, r1
 8001916:	2201      	movs	r2, #1
 8001918:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	187b      	adds	r3, r7, r1
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	187b      	adds	r3, r7, r1
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001926:	187a      	adds	r2, r7, r1
 8001928:	2390      	movs	r3, #144	; 0x90
 800192a:	05db      	lsls	r3, r3, #23
 800192c:	0011      	movs	r1, r2
 800192e:	0018      	movs	r0, r3
 8001930:	f001 f8a6 	bl	8002a80 <HAL_GPIO_Init>

}
 8001934:	46c0      	nop			; (mov r8, r8)
 8001936:	46bd      	mov	sp, r7
 8001938:	b009      	add	sp, #36	; 0x24
 800193a:	bd90      	pop	{r4, r7, pc}
 800193c:	40021000 	.word	0x40021000
 8001940:	10210000 	.word	0x10210000
 8001944:	48000800 	.word	0x48000800

08001948 <setPWM>:

/* USER CODE BEGIN 4 */
void setPWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period,
uint16_t pulse)
{
 8001948:	b084      	sub	sp, #16
 800194a:	b5b0      	push	{r4, r5, r7, lr}
 800194c:	b088      	sub	sp, #32
 800194e:	af00      	add	r7, sp, #0
 8001950:	2430      	movs	r4, #48	; 0x30
 8001952:	0025      	movs	r5, r4
 8001954:	193c      	adds	r4, r7, r4
 8001956:	6020      	str	r0, [r4, #0]
 8001958:	6061      	str	r1, [r4, #4]
 800195a:	60a2      	str	r2, [r4, #8]
 800195c:	60e3      	str	r3, [r4, #12]
	HAL_TIM_PWM_Stop(&timer, channel); // stop generation of pwm
 800195e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001960:	002c      	movs	r4, r5
 8001962:	193a      	adds	r2, r7, r4
 8001964:	0019      	movs	r1, r3
 8001966:	0010      	movs	r0, r2
 8001968:	f002 f932 	bl	8003bd0 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef sConfigOC;
	timer.Init.Period = period; // set the period duration
 800196c:	2344      	movs	r3, #68	; 0x44
 800196e:	2230      	movs	r2, #48	; 0x30
 8001970:	4694      	mov	ip, r2
 8001972:	44bc      	add	ip, r7
 8001974:	4463      	add	r3, ip
 8001976:	881a      	ldrh	r2, [r3, #0]
 8001978:	193b      	adds	r3, r7, r4
 800197a:	60da      	str	r2, [r3, #12]
	HAL_TIM_PWM_Init(&timer); // reinititialise with new period value
 800197c:	193b      	adds	r3, r7, r4
 800197e:	0018      	movs	r0, r3
 8001980:	f002 f8ae 	bl	8003ae0 <HAL_TIM_PWM_Init>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	2260      	movs	r2, #96	; 0x60
 8001988:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = pulse; // set the pulse duration
 800198a:	2348      	movs	r3, #72	; 0x48
 800198c:	2230      	movs	r2, #48	; 0x30
 800198e:	4694      	mov	ip, r2
 8001990:	44bc      	add	ip, r7
 8001992:	4463      	add	r3, ip
 8001994:	881a      	ldrh	r2, [r3, #0]
 8001996:	1d3b      	adds	r3, r7, #4
 8001998:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a0:	1d3b      	adds	r3, r7, #4
 80019a2:	2200      	movs	r2, #0
 80019a4:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 80019a6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	1938      	adds	r0, r7, r4
 80019ac:	0019      	movs	r1, r3
 80019ae:	f002 fa89 	bl	8003ec4 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 80019b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80019b4:	193a      	adds	r2, r7, r4
 80019b6:	0019      	movs	r1, r3
 80019b8:	0010      	movs	r0, r2
 80019ba:	f002 f8bd 	bl	8003b38 <HAL_TIM_PWM_Start>
}
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b008      	add	sp, #32
 80019c4:	bcb0      	pop	{r4, r5, r7}
 80019c6:	bc08      	pop	{r3}
 80019c8:	b004      	add	sp, #16
 80019ca:	4718      	bx	r3

080019cc <startgetPots>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startgetPots */
void startgetPots(void *argument)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_ADC_Start(&hadc);						//Start the ADCs
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <startgetPots+0x38>)
 80019d6:	0018      	movs	r0, r3
 80019d8:	f000 fc22 	bl	8002220 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80019dc:	2301      	movs	r3, #1
 80019de:	425a      	negs	r2, r3
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <startgetPots+0x38>)
 80019e2:	0011      	movs	r1, r2
 80019e4:	0018      	movs	r0, r3
 80019e6:	f000 fc6f 	bl	80022c8 <HAL_ADC_PollForConversion>
	  pot_1 = HAL_ADC_GetValue(&hadc);			//read the first pot
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <startgetPots+0x38>)
 80019ec:	0018      	movs	r0, r3
 80019ee:	f000 fcfd 	bl	80023ec <HAL_ADC_GetValue>
 80019f2:	0003      	movs	r3, r0
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <startgetPots+0x3c>)
 80019f8:	801a      	strh	r2, [r3, #0]

	  osDelay(25);
 80019fa:	2019      	movs	r0, #25
 80019fc:	f003 fae2 	bl	8004fc4 <osDelay>
	  HAL_ADC_Start(&hadc);						//Start the ADCs
 8001a00:	e7e8      	b.n	80019d4 <startgetPots+0x8>
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	20001a48 	.word	0x20001a48
 8001a08:	20001974 	.word	0x20001974

08001a0c <StartcalcPos>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartcalcPos */
void StartcalcPos(void *argument)
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartcalcPos */
  /* Infinite loop */
  for(;;)
  {
	  if(btn_state)		//check if DRS button has been pushed
 8001a14:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <StartcalcPos+0x68>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <StartcalcPos+0x18>
	  {
		  servo_pos = 1700;		//DRS activated, full downforce
 8001a1c:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <StartcalcPos+0x6c>)
 8001a1e:	4a17      	ldr	r2, [pc, #92]	; (8001a7c <StartcalcPos+0x70>)
 8001a20:	801a      	strh	r2, [r3, #0]
 8001a22:	e023      	b.n	8001a6c <StartcalcPos+0x60>
	  } else {

		  /******************************** MAP ********************************/
		  calculated_val = pot_1;
 8001a24:	4b16      	ldr	r3, [pc, #88]	; (8001a80 <StartcalcPos+0x74>)
 8001a26:	881a      	ldrh	r2, [r3, #0]
 8001a28:	4b16      	ldr	r3, [pc, #88]	; (8001a84 <StartcalcPos+0x78>)
 8001a2a:	801a      	strh	r2, [r3, #0]

		  float mapped_val = (1.1111 * calculated_val) + 1700;		//Calculate servo position
 8001a2c:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <StartcalcPos+0x78>)
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f7ff fb7f 	bl	8001134 <__aeabi_i2d>
 8001a36:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <StartcalcPos+0x7c>)
 8001a38:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <StartcalcPos+0x80>)
 8001a3a:	f7ff f909 	bl	8000c50 <__aeabi_dmul>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	000c      	movs	r4, r1
 8001a42:	0018      	movs	r0, r3
 8001a44:	0021      	movs	r1, r4
 8001a46:	2200      	movs	r2, #0
 8001a48:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <StartcalcPos+0x84>)
 8001a4a:	f7fe fde5 	bl	8000618 <__aeabi_dadd>
 8001a4e:	0003      	movs	r3, r0
 8001a50:	000c      	movs	r4, r1
 8001a52:	0018      	movs	r0, r3
 8001a54:	0021      	movs	r1, r4
 8001a56:	f7ff fba7 	bl	80011a8 <__aeabi_d2f>
 8001a5a:	1c03      	adds	r3, r0, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
		  servo_pos = (uint16_t)mapped_val;		//Turn it into an int?
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f7fe fbde 	bl	8000220 <__aeabi_f2uiz>
 8001a64:	0003      	movs	r3, r0
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	4b03      	ldr	r3, [pc, #12]	; (8001a78 <StartcalcPos+0x6c>)
 8001a6a:	801a      	strh	r2, [r3, #0]
	  }
	  osDelay(25);
 8001a6c:	2019      	movs	r0, #25
 8001a6e:	f003 faa9 	bl	8004fc4 <osDelay>
	  if(btn_state)		//check if DRS button has been pushed
 8001a72:	e7cf      	b.n	8001a14 <StartcalcPos+0x8>
 8001a74:	2000002a 	.word	0x2000002a
 8001a78:	20000028 	.word	0x20000028
 8001a7c:	000006a4 	.word	0x000006a4
 8001a80:	20001974 	.word	0x20001974
 8001a84:	2000002c 	.word	0x2000002c
 8001a88:	cb295e9e 	.word	0xcb295e9e
 8001a8c:	3ff1c710 	.word	0x3ff1c710
 8001a90:	409a9000 	.word	0x409a9000

08001a94 <StartsetServo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartsetServo */
void StartsetServo(void *argument)
{
 8001a94:	b5b0      	push	{r4, r5, r7, lr}
 8001a96:	b092      	sub	sp, #72	; 0x48
 8001a98:	af10      	add	r7, sp, #64	; 0x40
 8001a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartsetServo */
  /* Infinite loop */
  for(;;)
  {
	  setPWM(htim3, TIM_CHANNEL_1, 60000, servo_pos);	//set the servo to the calculated position
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <StartsetServo+0x44>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	4c0e      	ldr	r4, [pc, #56]	; (8001adc <StartsetServo+0x48>)
 8001aa2:	930e      	str	r3, [sp, #56]	; 0x38
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <StartsetServo+0x4c>)
 8001aa6:	930d      	str	r3, [sp, #52]	; 0x34
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	930c      	str	r3, [sp, #48]	; 0x30
 8001aac:	466b      	mov	r3, sp
 8001aae:	001a      	movs	r2, r3
 8001ab0:	0023      	movs	r3, r4
 8001ab2:	3310      	adds	r3, #16
 8001ab4:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001ab6:	c223      	stmia	r2!, {r0, r1, r5}
 8001ab8:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001aba:	c223      	stmia	r2!, {r0, r1, r5}
 8001abc:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001abe:	c223      	stmia	r2!, {r0, r1, r5}
 8001ac0:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001ac2:	c223      	stmia	r2!, {r0, r1, r5}
 8001ac4:	6820      	ldr	r0, [r4, #0]
 8001ac6:	6861      	ldr	r1, [r4, #4]
 8001ac8:	68a2      	ldr	r2, [r4, #8]
 8001aca:	68e3      	ldr	r3, [r4, #12]
 8001acc:	f7ff ff3c 	bl	8001948 <setPWM>
	  osDelay(20);
 8001ad0:	2014      	movs	r0, #20
 8001ad2:	f003 fa77 	bl	8004fc4 <osDelay>
	  setPWM(htim3, TIM_CHANNEL_1, 60000, servo_pos);	//set the servo to the calculated position
 8001ad6:	e7e1      	b.n	8001a9c <StartsetServo+0x8>
 8001ad8:	20000028 	.word	0x20000028
 8001adc:	20001930 	.word	0x20001930
 8001ae0:	0000ea60 	.word	0x0000ea60

08001ae4 <StartgetBtn>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartgetBtn */
void StartgetBtn(void *argument)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartgetBtn */
  /* Infinite loop */
  for(;;)
  {
    if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) 	//read the onboard DRS button
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	019b      	lsls	r3, r3, #6
 8001af0:	4a0f      	ldr	r2, [pc, #60]	; (8001b30 <StartgetBtn+0x4c>)
 8001af2:	0019      	movs	r1, r3
 8001af4:	0010      	movs	r0, r2
 8001af6:	f001 f93b 	bl	8002d70 <HAL_GPIO_ReadPin>
 8001afa:	1e03      	subs	r3, r0, #0
 8001afc:	d10a      	bne.n	8001b14 <StartgetBtn+0x30>
    {
    	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001afe:	2390      	movs	r3, #144	; 0x90
 8001b00:	05db      	lsls	r3, r3, #23
 8001b02:	2201      	movs	r2, #1
 8001b04:	2120      	movs	r1, #32
 8001b06:	0018      	movs	r0, r3
 8001b08:	f001 f94f 	bl	8002daa <HAL_GPIO_WritePin>
    	btn_state = 1;
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <StartgetBtn+0x50>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
 8001b12:	e009      	b.n	8001b28 <StartgetBtn+0x44>
    } else {
    	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b14:	2390      	movs	r3, #144	; 0x90
 8001b16:	05db      	lsls	r3, r3, #23
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2120      	movs	r1, #32
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f001 f944 	bl	8002daa <HAL_GPIO_WritePin>
    	btn_state = 0;
 8001b22:	4b04      	ldr	r3, [pc, #16]	; (8001b34 <StartgetBtn+0x50>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
    }

    osDelay(10);
 8001b28:	200a      	movs	r0, #10
 8001b2a:	f003 fa4b 	bl	8004fc4 <osDelay>
    if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) 	//read the onboard DRS button
 8001b2e:	e7dd      	b.n	8001aec <StartgetBtn+0x8>
 8001b30:	48000800 	.word	0x48000800
 8001b34:	2000002a 	.word	0x2000002a

08001b38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d101      	bne.n	8001b4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b4a:	f000 fa0d 	bl	8001f68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	46bd      	mov	sp, r7
 8001b52:	b002      	add	sp, #8
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	40001000 	.word	0x40001000

08001b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <HAL_MspInit+0x44>)
 8001b70:	699a      	ldr	r2, [r3, #24]
 8001b72:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <HAL_MspInit+0x44>)
 8001b74:	2101      	movs	r1, #1
 8001b76:	430a      	orrs	r2, r1
 8001b78:	619a      	str	r2, [r3, #24]
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_MspInit+0x44>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	4013      	ands	r3, r2
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_MspInit+0x44>)
 8001b88:	69da      	ldr	r2, [r3, #28]
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <HAL_MspInit+0x44>)
 8001b8c:	2180      	movs	r1, #128	; 0x80
 8001b8e:	0549      	lsls	r1, r1, #21
 8001b90:	430a      	orrs	r2, r1
 8001b92:	61da      	str	r2, [r3, #28]
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_MspInit+0x44>)
 8001b96:	69da      	ldr	r2, [r3, #28]
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	055b      	lsls	r3, r3, #21
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b002      	add	sp, #8
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	40021000 	.word	0x40021000

08001bb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	2314      	movs	r3, #20
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	2314      	movs	r3, #20
 8001bc0:	001a      	movs	r2, r3
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	f005 fb47 	bl	8007256 <memset>
  if(hadc->Instance==ADC1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a2e      	ldr	r2, [pc, #184]	; (8001c88 <HAL_ADC_MspInit+0xd8>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d155      	bne.n	8001c7e <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	; (8001c8c <HAL_ADC_MspInit+0xdc>)
 8001bd4:	699a      	ldr	r2, [r3, #24]
 8001bd6:	4b2d      	ldr	r3, [pc, #180]	; (8001c8c <HAL_ADC_MspInit+0xdc>)
 8001bd8:	2180      	movs	r1, #128	; 0x80
 8001bda:	0089      	lsls	r1, r1, #2
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	619a      	str	r2, [r3, #24]
 8001be0:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <HAL_ADC_MspInit+0xdc>)
 8001be2:	699a      	ldr	r2, [r3, #24]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	4b27      	ldr	r3, [pc, #156]	; (8001c8c <HAL_ADC_MspInit+0xdc>)
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	4b26      	ldr	r3, [pc, #152]	; (8001c8c <HAL_ADC_MspInit+0xdc>)
 8001bf4:	2180      	movs	r1, #128	; 0x80
 8001bf6:	0289      	lsls	r1, r1, #10
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	615a      	str	r2, [r3, #20]
 8001bfc:	4b23      	ldr	r3, [pc, #140]	; (8001c8c <HAL_ADC_MspInit+0xdc>)
 8001bfe:	695a      	ldr	r2, [r3, #20]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c0a:	2114      	movs	r1, #20
 8001c0c:	187b      	adds	r3, r7, r1
 8001c0e:	2203      	movs	r2, #3
 8001c10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c12:	187b      	adds	r3, r7, r1
 8001c14:	2203      	movs	r2, #3
 8001c16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	187b      	adds	r3, r7, r1
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	187a      	adds	r2, r7, r1
 8001c20:	2390      	movs	r3, #144	; 0x90
 8001c22:	05db      	lsls	r3, r3, #23
 8001c24:	0011      	movs	r1, r2
 8001c26:	0018      	movs	r0, r3
 8001c28:	f000 ff2a 	bl	8002a80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001c2c:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c2e:	4a19      	ldr	r2, [pc, #100]	; (8001c94 <HAL_ADC_MspInit+0xe4>)
 8001c30:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c38:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c40:	2280      	movs	r2, #128	; 0x80
 8001c42:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c46:	2280      	movs	r2, #128	; 0x80
 8001c48:	0052      	lsls	r2, r2, #1
 8001c4a:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c4c:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c4e:	2280      	movs	r2, #128	; 0x80
 8001c50:	00d2      	lsls	r2, r2, #3
 8001c52:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001c54:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c56:	2220      	movs	r2, #32
 8001c58:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c5c:	22c0      	movs	r2, #192	; 0xc0
 8001c5e:	0192      	lsls	r2, r2, #6
 8001c60:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001c62:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c64:	0018      	movs	r0, r3
 8001c66:	f000 fe05 	bl	8002874 <HAL_DMA_Init>
 8001c6a:	1e03      	subs	r3, r0, #0
 8001c6c:	d001      	beq.n	8001c72 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8001c6e:	f7ff ff75 	bl	8001b5c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c76:	631a      	str	r2, [r3, #48]	; 0x30
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <HAL_ADC_MspInit+0xe0>)
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	46bd      	mov	sp, r7
 8001c82:	b00a      	add	sp, #40	; 0x28
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	40012400 	.word	0x40012400
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	20001a00 	.word	0x20001a00
 8001c94:	40020008 	.word	0x40020008

08001c98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <HAL_TIM_PWM_MspInit+0x34>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d10b      	bne.n	8001cc2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001caa:	4b09      	ldr	r3, [pc, #36]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x38>)
 8001cac:	69da      	ldr	r2, [r3, #28]
 8001cae:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x38>)
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	61da      	str	r2, [r3, #28]
 8001cb6:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x38>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	b004      	add	sp, #16
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	40000400 	.word	0x40000400
 8001cd0:	40021000 	.word	0x40021000

08001cd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	230c      	movs	r3, #12
 8001cde:	18fb      	adds	r3, r7, r3
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	2314      	movs	r3, #20
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	f005 fab5 	bl	8007256 <memset>
  if(htim->Instance==TIM3)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a15      	ldr	r2, [pc, #84]	; (8001d48 <HAL_TIM_MspPostInit+0x74>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d124      	bne.n	8001d40 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <HAL_TIM_MspPostInit+0x78>)
 8001cf8:	695a      	ldr	r2, [r3, #20]
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <HAL_TIM_MspPostInit+0x78>)
 8001cfc:	2180      	movs	r1, #128	; 0x80
 8001cfe:	0289      	lsls	r1, r1, #10
 8001d00:	430a      	orrs	r2, r1
 8001d02:	615a      	str	r2, [r3, #20]
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <HAL_TIM_MspPostInit+0x78>)
 8001d06:	695a      	ldr	r2, [r3, #20]
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	029b      	lsls	r3, r3, #10
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d12:	210c      	movs	r1, #12
 8001d14:	187b      	adds	r3, r7, r1
 8001d16:	2240      	movs	r2, #64	; 0x40
 8001d18:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	187b      	adds	r3, r7, r1
 8001d1c:	2202      	movs	r2, #2
 8001d1e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	187b      	adds	r3, r7, r1
 8001d22:	2200      	movs	r2, #0
 8001d24:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d26:	187b      	adds	r3, r7, r1
 8001d28:	2200      	movs	r2, #0
 8001d2a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001d2c:	187b      	adds	r3, r7, r1
 8001d2e:	2201      	movs	r2, #1
 8001d30:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	187a      	adds	r2, r7, r1
 8001d34:	2390      	movs	r3, #144	; 0x90
 8001d36:	05db      	lsls	r3, r3, #23
 8001d38:	0011      	movs	r1, r2
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f000 fea0 	bl	8002a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d40:	46c0      	nop			; (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b008      	add	sp, #32
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40000400 	.word	0x40000400
 8001d4c:	40021000 	.word	0x40021000

08001d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	; 0x28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	2314      	movs	r3, #20
 8001d5a:	18fb      	adds	r3, r7, r3
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	2314      	movs	r3, #20
 8001d60:	001a      	movs	r2, r3
 8001d62:	2100      	movs	r1, #0
 8001d64:	f005 fa77 	bl	8007256 <memset>
  if(huart->Instance==USART2)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	; (8001de0 <HAL_UART_MspInit+0x90>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d132      	bne.n	8001dd8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d72:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <HAL_UART_MspInit+0x94>)
 8001d74:	69da      	ldr	r2, [r3, #28]
 8001d76:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <HAL_UART_MspInit+0x94>)
 8001d78:	2180      	movs	r1, #128	; 0x80
 8001d7a:	0289      	lsls	r1, r1, #10
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	61da      	str	r2, [r3, #28]
 8001d80:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <HAL_UART_MspInit+0x94>)
 8001d82:	69da      	ldr	r2, [r3, #28]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	029b      	lsls	r3, r3, #10
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <HAL_UART_MspInit+0x94>)
 8001d90:	695a      	ldr	r2, [r3, #20]
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <HAL_UART_MspInit+0x94>)
 8001d94:	2180      	movs	r1, #128	; 0x80
 8001d96:	0289      	lsls	r1, r1, #10
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	615a      	str	r2, [r3, #20]
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <HAL_UART_MspInit+0x94>)
 8001d9e:	695a      	ldr	r2, [r3, #20]
 8001da0:	2380      	movs	r3, #128	; 0x80
 8001da2:	029b      	lsls	r3, r3, #10
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001daa:	2114      	movs	r1, #20
 8001dac:	187b      	adds	r3, r7, r1
 8001dae:	220c      	movs	r2, #12
 8001db0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	187b      	adds	r3, r7, r1
 8001db4:	2202      	movs	r2, #2
 8001db6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	187b      	adds	r3, r7, r1
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	187b      	adds	r3, r7, r1
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001dc4:	187b      	adds	r3, r7, r1
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dca:	187a      	adds	r2, r7, r1
 8001dcc:	2390      	movs	r3, #144	; 0x90
 8001dce:	05db      	lsls	r3, r3, #23
 8001dd0:	0011      	movs	r1, r2
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f000 fe54 	bl	8002a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dd8:	46c0      	nop			; (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b00a      	add	sp, #40	; 0x28
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40004400 	.word	0x40004400
 8001de4:	40021000 	.word	0x40021000

08001de8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	; 0x28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	2011      	movs	r0, #17
 8001e00:	f000 fd12 	bl	8002828 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e04:	2011      	movs	r0, #17
 8001e06:	f000 fd24 	bl	8002852 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e0a:	4b20      	ldr	r3, [pc, #128]	; (8001e8c <HAL_InitTick+0xa4>)
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <HAL_InitTick+0xa4>)
 8001e10:	2110      	movs	r1, #16
 8001e12:	430a      	orrs	r2, r1
 8001e14:	61da      	str	r2, [r3, #28]
 8001e16:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <HAL_InitTick+0xa4>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	2210      	movs	r2, #16
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e22:	230c      	movs	r3, #12
 8001e24:	18fa      	adds	r2, r7, r3
 8001e26:	2310      	movs	r3, #16
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	0011      	movs	r1, r2
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f001 fcd7 	bl	80037e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e32:	f001 fcbf 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
 8001e36:	0003      	movs	r3, r0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3c:	4914      	ldr	r1, [pc, #80]	; (8001e90 <HAL_InitTick+0xa8>)
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f7fe f962 	bl	8000108 <__udivsi3>
 8001e44:	0003      	movs	r3, r0
 8001e46:	3b01      	subs	r3, #1
 8001e48:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e4a:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <HAL_InitTick+0xac>)
 8001e4c:	4a12      	ldr	r2, [pc, #72]	; (8001e98 <HAL_InitTick+0xb0>)
 8001e4e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001e50:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <HAL_InitTick+0xac>)
 8001e52:	4a12      	ldr	r2, [pc, #72]	; (8001e9c <HAL_InitTick+0xb4>)
 8001e54:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e56:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <HAL_InitTick+0xac>)
 8001e58:	6a3a      	ldr	r2, [r7, #32]
 8001e5a:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <HAL_InitTick+0xac>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <HAL_InitTick+0xac>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001e68:	4b0a      	ldr	r3, [pc, #40]	; (8001e94 <HAL_InitTick+0xac>)
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f001 fde2 	bl	8003a34 <HAL_TIM_Base_Init>
 8001e70:	1e03      	subs	r3, r0, #0
 8001e72:	d105      	bne.n	8001e80 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001e74:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <HAL_InitTick+0xac>)
 8001e76:	0018      	movs	r0, r3
 8001e78:	f001 fe10 	bl	8003a9c <HAL_TIM_Base_Start_IT>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	e000      	b.n	8001e82 <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	0018      	movs	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b00a      	add	sp, #40	; 0x28
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	000f4240 	.word	0x000f4240
 8001e94:	20001a88 	.word	0x20001a88
 8001e98:	40001000 	.word	0x40001000
 8001e9c:	000003e7 	.word	0x000003e7

08001ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ea4:	46c0      	nop			; (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eae:	e7fe      	b.n	8001eae <HardFault_Handler+0x4>

08001eb0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <DMA1_Channel1_IRQHandler+0x14>)
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f000 fd24 	bl	8002904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ebc:	46c0      	nop			; (mov r8, r8)
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	20001a00 	.word	0x20001a00

08001ec8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ecc:	4b03      	ldr	r3, [pc, #12]	; (8001edc <TIM6_DAC_IRQHandler+0x14>)
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f001 fee2 	bl	8003c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ed4:	46c0      	nop			; (mov r8, r8)
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	20001a88 	.word	0x20001a88

08001ee0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001ee4:	46c0      	nop			; (mov r8, r8)
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001eec:	480d      	ldr	r0, [pc, #52]	; (8001f24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001eee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ef0:	480d      	ldr	r0, [pc, #52]	; (8001f28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ef2:	490e      	ldr	r1, [pc, #56]	; (8001f2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ef4:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <LoopForever+0xe>)
  movs r3, #0
 8001ef6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef8:	e002      	b.n	8001f00 <LoopCopyDataInit>

08001efa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001efa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001efc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001efe:	3304      	adds	r3, #4

08001f00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f04:	d3f9      	bcc.n	8001efa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f06:	4a0b      	ldr	r2, [pc, #44]	; (8001f34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f08:	4c0b      	ldr	r4, [pc, #44]	; (8001f38 <LoopForever+0x16>)
  movs r3, #0
 8001f0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f0c:	e001      	b.n	8001f12 <LoopFillZerobss>

08001f0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f10:	3204      	adds	r2, #4

08001f12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f14:	d3fb      	bcc.n	8001f0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001f16:	f7ff ffe3 	bl	8001ee0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001f1a:	f005 f96f 	bl	80071fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f1e:	f7ff fae5 	bl	80014ec <main>

08001f22 <LoopForever>:

LoopForever:
    b LoopForever
 8001f22:	e7fe      	b.n	8001f22 <LoopForever>
  ldr   r0, =_estack
 8001f24:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f2c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001f30:	080073f4 	.word	0x080073f4
  ldr r2, =_sbss
 8001f34:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001f38:	20001b0c 	.word	0x20001b0c

08001f3c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC1_COMP_IRQHandler>
	...

08001f40 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <HAL_Init+0x24>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <HAL_Init+0x24>)
 8001f4a:	2110      	movs	r1, #16
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001f50:	2000      	movs	r0, #0
 8001f52:	f7ff ff49 	bl	8001de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f56:	f7ff fe07 	bl	8001b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	40022000 	.word	0x40022000

08001f68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f6c:	4b05      	ldr	r3, [pc, #20]	; (8001f84 <HAL_IncTick+0x1c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	001a      	movs	r2, r3
 8001f72:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <HAL_IncTick+0x20>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	18d2      	adds	r2, r2, r3
 8001f78:	4b03      	ldr	r3, [pc, #12]	; (8001f88 <HAL_IncTick+0x20>)
 8001f7a:	601a      	str	r2, [r3, #0]
}
 8001f7c:	46c0      	nop			; (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	20000004 	.word	0x20000004
 8001f88:	20001ac8 	.word	0x20001ac8

08001f8c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f90:	4b02      	ldr	r3, [pc, #8]	; (8001f9c <HAL_GetTick+0x10>)
 8001f92:	681b      	ldr	r3, [r3, #0]
}
 8001f94:	0018      	movs	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	20001ac8 	.word	0x20001ac8

08001fa0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa8:	230f      	movs	r3, #15
 8001faa:	18fb      	adds	r3, r7, r3
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e125      	b.n	800220a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10a      	bne.n	8001fdc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2234      	movs	r2, #52	; 0x34
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	f7ff fdea 	bl	8001bb0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fe0:	2210      	movs	r2, #16
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d000      	beq.n	8001fe8 <HAL_ADC_Init+0x48>
 8001fe6:	e103      	b.n	80021f0 <HAL_ADC_Init+0x250>
 8001fe8:	230f      	movs	r3, #15
 8001fea:	18fb      	adds	r3, r7, r3
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d000      	beq.n	8001ff4 <HAL_ADC_Init+0x54>
 8001ff2:	e0fd      	b.n	80021f0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	2204      	movs	r2, #4
 8001ffc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001ffe:	d000      	beq.n	8002002 <HAL_ADC_Init+0x62>
 8002000:	e0f6      	b.n	80021f0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002006:	4a83      	ldr	r2, [pc, #524]	; (8002214 <HAL_ADC_Init+0x274>)
 8002008:	4013      	ands	r3, r2
 800200a:	2202      	movs	r2, #2
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2203      	movs	r2, #3
 800201a:	4013      	ands	r3, r2
 800201c:	2b01      	cmp	r3, #1
 800201e:	d112      	bne.n	8002046 <HAL_ADC_Init+0xa6>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2201      	movs	r2, #1
 8002028:	4013      	ands	r3, r2
 800202a:	2b01      	cmp	r3, #1
 800202c:	d009      	beq.n	8002042 <HAL_ADC_Init+0xa2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	2380      	movs	r3, #128	; 0x80
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	401a      	ands	r2, r3
 800203a:	2380      	movs	r3, #128	; 0x80
 800203c:	021b      	lsls	r3, r3, #8
 800203e:	429a      	cmp	r2, r3
 8002040:	d101      	bne.n	8002046 <HAL_ADC_Init+0xa6>
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_ADC_Init+0xa8>
 8002046:	2300      	movs	r3, #0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d116      	bne.n	800207a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	2218      	movs	r2, #24
 8002054:	4393      	bics	r3, r2
 8002056:	0019      	movs	r1, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	0899      	lsrs	r1, r3, #2
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	430a      	orrs	r2, r1
 8002078:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68da      	ldr	r2, [r3, #12]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4964      	ldr	r1, [pc, #400]	; (8002218 <HAL_ADC_Init+0x278>)
 8002086:	400a      	ands	r2, r1
 8002088:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	7e1b      	ldrb	r3, [r3, #24]
 800208e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	7e5b      	ldrb	r3, [r3, #25]
 8002094:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002096:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7e9b      	ldrb	r3, [r3, #26]
 800209c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800209e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d002      	beq.n	80020ae <HAL_ADC_Init+0x10e>
 80020a8:	2380      	movs	r3, #128	; 0x80
 80020aa:	015b      	lsls	r3, r3, #5
 80020ac:	e000      	b.n	80020b0 <HAL_ADC_Init+0x110>
 80020ae:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80020b0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80020b6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d101      	bne.n	80020c4 <HAL_ADC_Init+0x124>
 80020c0:	2304      	movs	r3, #4
 80020c2:	e000      	b.n	80020c6 <HAL_ADC_Init+0x126>
 80020c4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80020c6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2124      	movs	r1, #36	; 0x24
 80020cc:	5c5b      	ldrb	r3, [r3, r1]
 80020ce:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80020d0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7edb      	ldrb	r3, [r3, #27]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d115      	bne.n	800210c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	7e9b      	ldrb	r3, [r3, #26]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d105      	bne.n	80020f4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2280      	movs	r2, #128	; 0x80
 80020ec:	0252      	lsls	r2, r2, #9
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	e00b      	b.n	800210c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020f8:	2220      	movs	r2, #32
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002104:	2201      	movs	r2, #1
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69da      	ldr	r2, [r3, #28]
 8002110:	23c2      	movs	r3, #194	; 0xc2
 8002112:	33ff      	adds	r3, #255	; 0xff
 8002114:	429a      	cmp	r2, r3
 8002116:	d007      	beq.n	8002128 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002120:	4313      	orrs	r3, r2
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	4313      	orrs	r3, r2
 8002126:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68d9      	ldr	r1, [r3, #12]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	430a      	orrs	r2, r1
 8002136:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213c:	2380      	movs	r3, #128	; 0x80
 800213e:	055b      	lsls	r3, r3, #21
 8002140:	429a      	cmp	r2, r3
 8002142:	d01b      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002148:	2b01      	cmp	r3, #1
 800214a:	d017      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002150:	2b02      	cmp	r3, #2
 8002152:	d013      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002158:	2b03      	cmp	r3, #3
 800215a:	d00f      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002160:	2b04      	cmp	r3, #4
 8002162:	d00b      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002168:	2b05      	cmp	r3, #5
 800216a:	d007      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002170:	2b06      	cmp	r3, #6
 8002172:	d003      	beq.n	800217c <HAL_ADC_Init+0x1dc>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002178:	2b07      	cmp	r3, #7
 800217a:	d112      	bne.n	80021a2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	695a      	ldr	r2, [r3, #20]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2107      	movs	r1, #7
 8002188:	438a      	bics	r2, r1
 800218a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6959      	ldr	r1, [r3, #20]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002196:	2207      	movs	r2, #7
 8002198:	401a      	ands	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	4a1c      	ldr	r2, [pc, #112]	; (800221c <HAL_ADC_Init+0x27c>)
 80021aa:	4013      	ands	r3, r2
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d10b      	bne.n	80021ca <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021bc:	2203      	movs	r2, #3
 80021be:	4393      	bics	r3, r2
 80021c0:	2201      	movs	r2, #1
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80021c8:	e01c      	b.n	8002204 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ce:	2212      	movs	r2, #18
 80021d0:	4393      	bics	r3, r2
 80021d2:	2210      	movs	r2, #16
 80021d4:	431a      	orrs	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021de:	2201      	movs	r2, #1
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80021e6:	230f      	movs	r3, #15
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	2201      	movs	r2, #1
 80021ec:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80021ee:	e009      	b.n	8002204 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f4:	2210      	movs	r2, #16
 80021f6:	431a      	orrs	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80021fc:	230f      	movs	r3, #15
 80021fe:	18fb      	adds	r3, r7, r3
 8002200:	2201      	movs	r2, #1
 8002202:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002204:	230f      	movs	r3, #15
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	781b      	ldrb	r3, [r3, #0]
}
 800220a:	0018      	movs	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	b004      	add	sp, #16
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	fffffefd 	.word	0xfffffefd
 8002218:	fffe0219 	.word	0xfffe0219
 800221c:	833fffe7 	.word	0x833fffe7

08002220 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002220:	b590      	push	{r4, r7, lr}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002228:	230f      	movs	r3, #15
 800222a:	18fb      	adds	r3, r7, r3
 800222c:	2200      	movs	r2, #0
 800222e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2204      	movs	r2, #4
 8002238:	4013      	ands	r3, r2
 800223a:	d138      	bne.n	80022ae <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2234      	movs	r2, #52	; 0x34
 8002240:	5c9b      	ldrb	r3, [r3, r2]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d101      	bne.n	800224a <HAL_ADC_Start+0x2a>
 8002246:	2302      	movs	r3, #2
 8002248:	e038      	b.n	80022bc <HAL_ADC_Start+0x9c>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2234      	movs	r2, #52	; 0x34
 800224e:	2101      	movs	r1, #1
 8002250:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	7e5b      	ldrb	r3, [r3, #25]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d007      	beq.n	800226a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800225a:	230f      	movs	r3, #15
 800225c:	18fc      	adds	r4, r7, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	0018      	movs	r0, r3
 8002262:	f000 f9dd 	bl	8002620 <ADC_Enable>
 8002266:	0003      	movs	r3, r0
 8002268:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800226a:	230f      	movs	r3, #15
 800226c:	18fb      	adds	r3, r7, r3
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d120      	bne.n	80022b6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002278:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <HAL_ADC_Start+0xa4>)
 800227a:	4013      	ands	r3, r2
 800227c:	2280      	movs	r2, #128	; 0x80
 800227e:	0052      	lsls	r2, r2, #1
 8002280:	431a      	orrs	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2234      	movs	r2, #52	; 0x34
 8002290:	2100      	movs	r1, #0
 8002292:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	221c      	movs	r2, #28
 800229a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2104      	movs	r1, #4
 80022a8:	430a      	orrs	r2, r1
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	e003      	b.n	80022b6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022ae:	230f      	movs	r3, #15
 80022b0:	18fb      	adds	r3, r7, r3
 80022b2:	2202      	movs	r2, #2
 80022b4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022b6:	230f      	movs	r3, #15
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	781b      	ldrb	r3, [r3, #0]
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b005      	add	sp, #20
 80022c2:	bd90      	pop	{r4, r7, pc}
 80022c4:	fffff0fe 	.word	0xfffff0fe

080022c8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	2b08      	cmp	r3, #8
 80022d8:	d102      	bne.n	80022e0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80022da:	2308      	movs	r3, #8
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	e014      	b.n	800230a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	2201      	movs	r2, #1
 80022e8:	4013      	ands	r3, r2
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d10b      	bne.n	8002306 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f2:	2220      	movs	r2, #32
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2234      	movs	r2, #52	; 0x34
 80022fe:	2100      	movs	r1, #0
 8002300:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e06b      	b.n	80023de <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002306:	230c      	movs	r3, #12
 8002308:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800230a:	f7ff fe3f 	bl	8001f8c <HAL_GetTick>
 800230e:	0003      	movs	r3, r0
 8002310:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002312:	e019      	b.n	8002348 <HAL_ADC_PollForConversion+0x80>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	3301      	adds	r3, #1
 8002318:	d016      	beq.n	8002348 <HAL_ADC_PollForConversion+0x80>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <HAL_ADC_PollForConversion+0x68>
 8002320:	f7ff fe34 	bl	8001f8c <HAL_GetTick>
 8002324:	0002      	movs	r2, r0
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	683a      	ldr	r2, [r7, #0]
 800232c:	429a      	cmp	r2, r3
 800232e:	d20b      	bcs.n	8002348 <HAL_ADC_PollForConversion+0x80>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002334:	2204      	movs	r2, #4
 8002336:	431a      	orrs	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2234      	movs	r2, #52	; 0x34
 8002340:	2100      	movs	r1, #0
 8002342:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e04a      	b.n	80023de <HAL_ADC_PollForConversion+0x116>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	4013      	ands	r3, r2
 8002352:	d0df      	beq.n	8002314 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002358:	2280      	movs	r2, #128	; 0x80
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	431a      	orrs	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68da      	ldr	r2, [r3, #12]
 8002368:	23c0      	movs	r3, #192	; 0xc0
 800236a:	011b      	lsls	r3, r3, #4
 800236c:	4013      	ands	r3, r2
 800236e:	d12d      	bne.n	80023cc <HAL_ADC_PollForConversion+0x104>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002374:	2b00      	cmp	r3, #0
 8002376:	d129      	bne.n	80023cc <HAL_ADC_PollForConversion+0x104>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2208      	movs	r2, #8
 8002380:	4013      	ands	r3, r2
 8002382:	2b08      	cmp	r3, #8
 8002384:	d122      	bne.n	80023cc <HAL_ADC_PollForConversion+0x104>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2204      	movs	r2, #4
 800238e:	4013      	ands	r3, r2
 8002390:	d110      	bne.n	80023b4 <HAL_ADC_PollForConversion+0xec>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	210c      	movs	r1, #12
 800239e:	438a      	bics	r2, r1
 80023a0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a6:	4a10      	ldr	r2, [pc, #64]	; (80023e8 <HAL_ADC_PollForConversion+0x120>)
 80023a8:	4013      	ands	r3, r2
 80023aa:	2201      	movs	r2, #1
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	639a      	str	r2, [r3, #56]	; 0x38
 80023b2:	e00b      	b.n	80023cc <HAL_ADC_PollForConversion+0x104>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b8:	2220      	movs	r2, #32
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c4:	2201      	movs	r2, #1
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	7e1b      	ldrb	r3, [r3, #24]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d103      	bne.n	80023dc <HAL_ADC_PollForConversion+0x114>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	220c      	movs	r2, #12
 80023da:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	0018      	movs	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b004      	add	sp, #16
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	fffffefe 	.word	0xfffffefe

080023ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80023fa:	0018      	movs	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b002      	add	sp, #8
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800240e:	230f      	movs	r3, #15
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	2200      	movs	r2, #0
 8002414:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	055b      	lsls	r3, r3, #21
 8002422:	429a      	cmp	r2, r3
 8002424:	d011      	beq.n	800244a <HAL_ADC_ConfigChannel+0x46>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242a:	2b01      	cmp	r3, #1
 800242c:	d00d      	beq.n	800244a <HAL_ADC_ConfigChannel+0x46>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002432:	2b02      	cmp	r3, #2
 8002434:	d009      	beq.n	800244a <HAL_ADC_ConfigChannel+0x46>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	2b03      	cmp	r3, #3
 800243c:	d005      	beq.n	800244a <HAL_ADC_ConfigChannel+0x46>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002442:	2b04      	cmp	r3, #4
 8002444:	d001      	beq.n	800244a <HAL_ADC_ConfigChannel+0x46>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2234      	movs	r2, #52	; 0x34
 800244e:	5c9b      	ldrb	r3, [r3, r2]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_ADC_ConfigChannel+0x54>
 8002454:	2302      	movs	r3, #2
 8002456:	e0d0      	b.n	80025fa <HAL_ADC_ConfigChannel+0x1f6>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2234      	movs	r2, #52	; 0x34
 800245c:	2101      	movs	r1, #1
 800245e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2204      	movs	r2, #4
 8002468:	4013      	ands	r3, r2
 800246a:	d000      	beq.n	800246e <HAL_ADC_ConfigChannel+0x6a>
 800246c:	e0b4      	b.n	80025d8 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	4a64      	ldr	r2, [pc, #400]	; (8002604 <HAL_ADC_ConfigChannel+0x200>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d100      	bne.n	800247a <HAL_ADC_ConfigChannel+0x76>
 8002478:	e082      	b.n	8002580 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2201      	movs	r2, #1
 8002486:	409a      	lsls	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	055b      	lsls	r3, r3, #21
 8002498:	429a      	cmp	r2, r3
 800249a:	d037      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d033      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d02f      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d02b      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d027      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c0:	2b05      	cmp	r3, #5
 80024c2:	d023      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c8:	2b06      	cmp	r3, #6
 80024ca:	d01f      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d0:	2b07      	cmp	r3, #7
 80024d2:	d01b      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	2107      	movs	r1, #7
 80024e0:	400b      	ands	r3, r1
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d012      	beq.n	800250c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	695a      	ldr	r2, [r3, #20]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2107      	movs	r1, #7
 80024f2:	438a      	bics	r2, r1
 80024f4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6959      	ldr	r1, [r3, #20]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2207      	movs	r2, #7
 8002502:	401a      	ands	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b10      	cmp	r3, #16
 8002512:	d007      	beq.n	8002524 <HAL_ADC_ConfigChannel+0x120>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b11      	cmp	r3, #17
 800251a:	d003      	beq.n	8002524 <HAL_ADC_ConfigChannel+0x120>
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b12      	cmp	r3, #18
 8002522:	d163      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002524:	4b38      	ldr	r3, [pc, #224]	; (8002608 <HAL_ADC_ConfigChannel+0x204>)
 8002526:	6819      	ldr	r1, [r3, #0]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b10      	cmp	r3, #16
 800252e:	d009      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x140>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b11      	cmp	r3, #17
 8002536:	d102      	bne.n	800253e <HAL_ADC_ConfigChannel+0x13a>
 8002538:	2380      	movs	r3, #128	; 0x80
 800253a:	03db      	lsls	r3, r3, #15
 800253c:	e004      	b.n	8002548 <HAL_ADC_ConfigChannel+0x144>
 800253e:	2380      	movs	r3, #128	; 0x80
 8002540:	045b      	lsls	r3, r3, #17
 8002542:	e001      	b.n	8002548 <HAL_ADC_ConfigChannel+0x144>
 8002544:	2380      	movs	r3, #128	; 0x80
 8002546:	041b      	lsls	r3, r3, #16
 8002548:	4a2f      	ldr	r2, [pc, #188]	; (8002608 <HAL_ADC_ConfigChannel+0x204>)
 800254a:	430b      	orrs	r3, r1
 800254c:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b10      	cmp	r3, #16
 8002554:	d14a      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002556:	4b2d      	ldr	r3, [pc, #180]	; (800260c <HAL_ADC_ConfigChannel+0x208>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	492d      	ldr	r1, [pc, #180]	; (8002610 <HAL_ADC_ConfigChannel+0x20c>)
 800255c:	0018      	movs	r0, r3
 800255e:	f7fd fdd3 	bl	8000108 <__udivsi3>
 8002562:	0003      	movs	r3, r0
 8002564:	001a      	movs	r2, r3
 8002566:	0013      	movs	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	189b      	adds	r3, r3, r2
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002570:	e002      	b.n	8002578 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	3b01      	subs	r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f9      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x16e>
 800257e:	e035      	b.n	80025ec <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2101      	movs	r1, #1
 800258c:	4099      	lsls	r1, r3
 800258e:	000b      	movs	r3, r1
 8002590:	43d9      	mvns	r1, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	400a      	ands	r2, r1
 8002598:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2b10      	cmp	r3, #16
 80025a0:	d007      	beq.n	80025b2 <HAL_ADC_ConfigChannel+0x1ae>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b11      	cmp	r3, #17
 80025a8:	d003      	beq.n	80025b2 <HAL_ADC_ConfigChannel+0x1ae>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2b12      	cmp	r3, #18
 80025b0:	d11c      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80025b2:	4b15      	ldr	r3, [pc, #84]	; (8002608 <HAL_ADC_ConfigChannel+0x204>)
 80025b4:	6819      	ldr	r1, [r3, #0]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b10      	cmp	r3, #16
 80025bc:	d007      	beq.n	80025ce <HAL_ADC_ConfigChannel+0x1ca>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2b11      	cmp	r3, #17
 80025c4:	d101      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x1c6>
 80025c6:	4b13      	ldr	r3, [pc, #76]	; (8002614 <HAL_ADC_ConfigChannel+0x210>)
 80025c8:	e002      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x1cc>
 80025ca:	4b13      	ldr	r3, [pc, #76]	; (8002618 <HAL_ADC_ConfigChannel+0x214>)
 80025cc:	e000      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x1cc>
 80025ce:	4b13      	ldr	r3, [pc, #76]	; (800261c <HAL_ADC_ConfigChannel+0x218>)
 80025d0:	4a0d      	ldr	r2, [pc, #52]	; (8002608 <HAL_ADC_ConfigChannel+0x204>)
 80025d2:	400b      	ands	r3, r1
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	e009      	b.n	80025ec <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025dc:	2220      	movs	r2, #32
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80025e4:	230f      	movs	r3, #15
 80025e6:	18fb      	adds	r3, r7, r3
 80025e8:	2201      	movs	r2, #1
 80025ea:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2234      	movs	r2, #52	; 0x34
 80025f0:	2100      	movs	r1, #0
 80025f2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80025f4:	230f      	movs	r3, #15
 80025f6:	18fb      	adds	r3, r7, r3
 80025f8:	781b      	ldrb	r3, [r3, #0]
}
 80025fa:	0018      	movs	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	b004      	add	sp, #16
 8002600:	bd80      	pop	{r7, pc}
 8002602:	46c0      	nop			; (mov r8, r8)
 8002604:	00001001 	.word	0x00001001
 8002608:	40012708 	.word	0x40012708
 800260c:	20000000 	.word	0x20000000
 8002610:	000f4240 	.word	0x000f4240
 8002614:	ffbfffff 	.word	0xffbfffff
 8002618:	feffffff 	.word	0xfeffffff
 800261c:	ff7fffff 	.word	0xff7fffff

08002620 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2203      	movs	r2, #3
 8002638:	4013      	ands	r3, r2
 800263a:	2b01      	cmp	r3, #1
 800263c:	d112      	bne.n	8002664 <ADC_Enable+0x44>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2201      	movs	r2, #1
 8002646:	4013      	ands	r3, r2
 8002648:	2b01      	cmp	r3, #1
 800264a:	d009      	beq.n	8002660 <ADC_Enable+0x40>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	2380      	movs	r3, #128	; 0x80
 8002654:	021b      	lsls	r3, r3, #8
 8002656:	401a      	ands	r2, r3
 8002658:	2380      	movs	r3, #128	; 0x80
 800265a:	021b      	lsls	r3, r3, #8
 800265c:	429a      	cmp	r2, r3
 800265e:	d101      	bne.n	8002664 <ADC_Enable+0x44>
 8002660:	2301      	movs	r3, #1
 8002662:	e000      	b.n	8002666 <ADC_Enable+0x46>
 8002664:	2300      	movs	r3, #0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d14b      	bne.n	8002702 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	4a26      	ldr	r2, [pc, #152]	; (800270c <ADC_Enable+0xec>)
 8002672:	4013      	ands	r3, r2
 8002674:	d00d      	beq.n	8002692 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267a:	2210      	movs	r2, #16
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002686:	2201      	movs	r2, #1
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e038      	b.n	8002704 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2101      	movs	r1, #1
 800269e:	430a      	orrs	r2, r1
 80026a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026a2:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <ADC_Enable+0xf0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	491b      	ldr	r1, [pc, #108]	; (8002714 <ADC_Enable+0xf4>)
 80026a8:	0018      	movs	r0, r3
 80026aa:	f7fd fd2d 	bl	8000108 <__udivsi3>
 80026ae:	0003      	movs	r3, r0
 80026b0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026b2:	e002      	b.n	80026ba <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1f9      	bne.n	80026b4 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80026c0:	f7ff fc64 	bl	8001f8c <HAL_GetTick>
 80026c4:	0003      	movs	r3, r0
 80026c6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80026c8:	e014      	b.n	80026f4 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026ca:	f7ff fc5f 	bl	8001f8c <HAL_GetTick>
 80026ce:	0002      	movs	r2, r0
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d90d      	bls.n	80026f4 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026dc:	2210      	movs	r2, #16
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e8:	2201      	movs	r2, #1
 80026ea:	431a      	orrs	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e007      	b.n	8002704 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2201      	movs	r2, #1
 80026fc:	4013      	ands	r3, r2
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d1e3      	bne.n	80026ca <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	0018      	movs	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	b004      	add	sp, #16
 800270a:	bd80      	pop	{r7, pc}
 800270c:	80000017 	.word	0x80000017
 8002710:	20000000 	.word	0x20000000
 8002714:	000f4240 	.word	0x000f4240

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	0002      	movs	r2, r0
 8002720:	1dfb      	adds	r3, r7, #7
 8002722:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002724:	1dfb      	adds	r3, r7, #7
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b7f      	cmp	r3, #127	; 0x7f
 800272a:	d809      	bhi.n	8002740 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272c:	1dfb      	adds	r3, r7, #7
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	001a      	movs	r2, r3
 8002732:	231f      	movs	r3, #31
 8002734:	401a      	ands	r2, r3
 8002736:	4b04      	ldr	r3, [pc, #16]	; (8002748 <__NVIC_EnableIRQ+0x30>)
 8002738:	2101      	movs	r1, #1
 800273a:	4091      	lsls	r1, r2
 800273c:	000a      	movs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]
  }
}
 8002740:	46c0      	nop			; (mov r8, r8)
 8002742:	46bd      	mov	sp, r7
 8002744:	b002      	add	sp, #8
 8002746:	bd80      	pop	{r7, pc}
 8002748:	e000e100 	.word	0xe000e100

0800274c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	0002      	movs	r2, r0
 8002754:	6039      	str	r1, [r7, #0]
 8002756:	1dfb      	adds	r3, r7, #7
 8002758:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800275a:	1dfb      	adds	r3, r7, #7
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b7f      	cmp	r3, #127	; 0x7f
 8002760:	d828      	bhi.n	80027b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002762:	4a2f      	ldr	r2, [pc, #188]	; (8002820 <__NVIC_SetPriority+0xd4>)
 8002764:	1dfb      	adds	r3, r7, #7
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	b25b      	sxtb	r3, r3
 800276a:	089b      	lsrs	r3, r3, #2
 800276c:	33c0      	adds	r3, #192	; 0xc0
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	589b      	ldr	r3, [r3, r2]
 8002772:	1dfa      	adds	r2, r7, #7
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	0011      	movs	r1, r2
 8002778:	2203      	movs	r2, #3
 800277a:	400a      	ands	r2, r1
 800277c:	00d2      	lsls	r2, r2, #3
 800277e:	21ff      	movs	r1, #255	; 0xff
 8002780:	4091      	lsls	r1, r2
 8002782:	000a      	movs	r2, r1
 8002784:	43d2      	mvns	r2, r2
 8002786:	401a      	ands	r2, r3
 8002788:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	019b      	lsls	r3, r3, #6
 800278e:	22ff      	movs	r2, #255	; 0xff
 8002790:	401a      	ands	r2, r3
 8002792:	1dfb      	adds	r3, r7, #7
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	0018      	movs	r0, r3
 8002798:	2303      	movs	r3, #3
 800279a:	4003      	ands	r3, r0
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027a0:	481f      	ldr	r0, [pc, #124]	; (8002820 <__NVIC_SetPriority+0xd4>)
 80027a2:	1dfb      	adds	r3, r7, #7
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	b25b      	sxtb	r3, r3
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	430a      	orrs	r2, r1
 80027ac:	33c0      	adds	r3, #192	; 0xc0
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80027b2:	e031      	b.n	8002818 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027b4:	4a1b      	ldr	r2, [pc, #108]	; (8002824 <__NVIC_SetPriority+0xd8>)
 80027b6:	1dfb      	adds	r3, r7, #7
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	0019      	movs	r1, r3
 80027bc:	230f      	movs	r3, #15
 80027be:	400b      	ands	r3, r1
 80027c0:	3b08      	subs	r3, #8
 80027c2:	089b      	lsrs	r3, r3, #2
 80027c4:	3306      	adds	r3, #6
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	18d3      	adds	r3, r2, r3
 80027ca:	3304      	adds	r3, #4
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	1dfa      	adds	r2, r7, #7
 80027d0:	7812      	ldrb	r2, [r2, #0]
 80027d2:	0011      	movs	r1, r2
 80027d4:	2203      	movs	r2, #3
 80027d6:	400a      	ands	r2, r1
 80027d8:	00d2      	lsls	r2, r2, #3
 80027da:	21ff      	movs	r1, #255	; 0xff
 80027dc:	4091      	lsls	r1, r2
 80027de:	000a      	movs	r2, r1
 80027e0:	43d2      	mvns	r2, r2
 80027e2:	401a      	ands	r2, r3
 80027e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	019b      	lsls	r3, r3, #6
 80027ea:	22ff      	movs	r2, #255	; 0xff
 80027ec:	401a      	ands	r2, r3
 80027ee:	1dfb      	adds	r3, r7, #7
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	0018      	movs	r0, r3
 80027f4:	2303      	movs	r3, #3
 80027f6:	4003      	ands	r3, r0
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027fc:	4809      	ldr	r0, [pc, #36]	; (8002824 <__NVIC_SetPriority+0xd8>)
 80027fe:	1dfb      	adds	r3, r7, #7
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	001c      	movs	r4, r3
 8002804:	230f      	movs	r3, #15
 8002806:	4023      	ands	r3, r4
 8002808:	3b08      	subs	r3, #8
 800280a:	089b      	lsrs	r3, r3, #2
 800280c:	430a      	orrs	r2, r1
 800280e:	3306      	adds	r3, #6
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	18c3      	adds	r3, r0, r3
 8002814:	3304      	adds	r3, #4
 8002816:	601a      	str	r2, [r3, #0]
}
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b003      	add	sp, #12
 800281e:	bd90      	pop	{r4, r7, pc}
 8002820:	e000e100 	.word	0xe000e100
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
 8002832:	210f      	movs	r1, #15
 8002834:	187b      	adds	r3, r7, r1
 8002836:	1c02      	adds	r2, r0, #0
 8002838:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	187b      	adds	r3, r7, r1
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	b25b      	sxtb	r3, r3
 8002842:	0011      	movs	r1, r2
 8002844:	0018      	movs	r0, r3
 8002846:	f7ff ff81 	bl	800274c <__NVIC_SetPriority>
}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	46bd      	mov	sp, r7
 800284e:	b004      	add	sp, #16
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	0002      	movs	r2, r0
 800285a:	1dfb      	adds	r3, r7, #7
 800285c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800285e:	1dfb      	adds	r3, r7, #7
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	b25b      	sxtb	r3, r3
 8002864:	0018      	movs	r0, r3
 8002866:	f7ff ff57 	bl	8002718 <__NVIC_EnableIRQ>
}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	46bd      	mov	sp, r7
 800286e:	b002      	add	sp, #8
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e036      	b.n	80028f8 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2221      	movs	r2, #33	; 0x21
 800288e:	2102      	movs	r1, #2
 8002890:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4a18      	ldr	r2, [pc, #96]	; (8002900 <HAL_DMA_Init+0x8c>)
 800289e:	4013      	ands	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	0018      	movs	r0, r3
 80028dc:	f000 f8b4 	bl	8002a48 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2221      	movs	r2, #33	; 0x21
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2220      	movs	r2, #32
 80028f2:	2100      	movs	r1, #0
 80028f4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}  
 80028f8:	0018      	movs	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b004      	add	sp, #16
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	ffffc00f 	.word	0xffffc00f

08002904 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002920:	2204      	movs	r2, #4
 8002922:	409a      	lsls	r2, r3
 8002924:	0013      	movs	r3, r2
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4013      	ands	r3, r2
 800292a:	d024      	beq.n	8002976 <HAL_DMA_IRQHandler+0x72>
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2204      	movs	r2, #4
 8002930:	4013      	ands	r3, r2
 8002932:	d020      	beq.n	8002976 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2220      	movs	r2, #32
 800293c:	4013      	ands	r3, r2
 800293e:	d107      	bne.n	8002950 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2104      	movs	r1, #4
 800294c:	438a      	bics	r2, r1
 800294e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002958:	2104      	movs	r1, #4
 800295a:	4091      	lsls	r1, r2
 800295c:	000a      	movs	r2, r1
 800295e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	2b00      	cmp	r3, #0
 8002966:	d100      	bne.n	800296a <HAL_DMA_IRQHandler+0x66>
 8002968:	e06a      	b.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	0010      	movs	r0, r2
 8002972:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002974:	e064      	b.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	2202      	movs	r2, #2
 800297c:	409a      	lsls	r2, r3
 800297e:	0013      	movs	r3, r2
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4013      	ands	r3, r2
 8002984:	d02b      	beq.n	80029de <HAL_DMA_IRQHandler+0xda>
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2202      	movs	r2, #2
 800298a:	4013      	ands	r3, r2
 800298c:	d027      	beq.n	80029de <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2220      	movs	r2, #32
 8002996:	4013      	ands	r3, r2
 8002998:	d10b      	bne.n	80029b2 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	210a      	movs	r1, #10
 80029a6:	438a      	bics	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2221      	movs	r2, #33	; 0x21
 80029ae:	2101      	movs	r1, #1
 80029b0:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ba:	2102      	movs	r1, #2
 80029bc:	4091      	lsls	r1, r2
 80029be:	000a      	movs	r2, r1
 80029c0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2220      	movs	r2, #32
 80029c6:	2100      	movs	r1, #0
 80029c8:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d036      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	0010      	movs	r0, r2
 80029da:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80029dc:	e030      	b.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	2208      	movs	r2, #8
 80029e4:	409a      	lsls	r2, r3
 80029e6:	0013      	movs	r3, r2
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4013      	ands	r3, r2
 80029ec:	d028      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2208      	movs	r2, #8
 80029f2:	4013      	ands	r3, r2
 80029f4:	d024      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	210e      	movs	r1, #14
 8002a02:	438a      	bics	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a0e:	2101      	movs	r1, #1
 8002a10:	4091      	lsls	r1, r2
 8002a12:	000a      	movs	r2, r1
 8002a14:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2221      	movs	r2, #33	; 0x21
 8002a20:	2101      	movs	r1, #1
 8002a22:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2220      	movs	r2, #32
 8002a28:	2100      	movs	r1, #0
 8002a2a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d005      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	0010      	movs	r0, r2
 8002a3c:	4798      	blx	r3
    }
   }
}  
 8002a3e:	e7ff      	b.n	8002a40 <HAL_DMA_IRQHandler+0x13c>
 8002a40:	46c0      	nop			; (mov r8, r8)
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b004      	add	sp, #16
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a08      	ldr	r2, [pc, #32]	; (8002a78 <DMA_CalcBaseAndBitshift+0x30>)
 8002a56:	4694      	mov	ip, r2
 8002a58:	4463      	add	r3, ip
 8002a5a:	2114      	movs	r1, #20
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f7fd fb53 	bl	8000108 <__udivsi3>
 8002a62:	0003      	movs	r3, r0
 8002a64:	009a      	lsls	r2, r3, #2
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a03      	ldr	r2, [pc, #12]	; (8002a7c <DMA_CalcBaseAndBitshift+0x34>)
 8002a6e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002a70:	46c0      	nop			; (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	bffdfff8 	.word	0xbffdfff8
 8002a7c:	40020000 	.word	0x40020000

08002a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a8e:	e155      	b.n	8002d3c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2101      	movs	r1, #1
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	4091      	lsls	r1, r2
 8002a9a:	000a      	movs	r2, r1
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d100      	bne.n	8002aa8 <HAL_GPIO_Init+0x28>
 8002aa6:	e146      	b.n	8002d36 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d003      	beq.n	8002ab8 <HAL_GPIO_Init+0x38>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b12      	cmp	r3, #18
 8002ab6:	d123      	bne.n	8002b00 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	08da      	lsrs	r2, r3, #3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3208      	adds	r2, #8
 8002ac0:	0092      	lsls	r2, r2, #2
 8002ac2:	58d3      	ldr	r3, [r2, r3]
 8002ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2207      	movs	r2, #7
 8002aca:	4013      	ands	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	220f      	movs	r2, #15
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	0013      	movs	r3, r2
 8002ad4:	43da      	mvns	r2, r3
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	2107      	movs	r1, #7
 8002ae4:	400b      	ands	r3, r1
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	0013      	movs	r3, r2
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	08da      	lsrs	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3208      	adds	r2, #8
 8002afa:	0092      	lsls	r2, r2, #2
 8002afc:	6939      	ldr	r1, [r7, #16]
 8002afe:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	2203      	movs	r2, #3
 8002b0c:	409a      	lsls	r2, r3
 8002b0e:	0013      	movs	r3, r2
 8002b10:	43da      	mvns	r2, r3
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	4013      	ands	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	401a      	ands	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	409a      	lsls	r2, r3
 8002b26:	0013      	movs	r3, r2
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d00b      	beq.n	8002b54 <HAL_GPIO_Init+0xd4>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d007      	beq.n	8002b54 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b48:	2b11      	cmp	r3, #17
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b12      	cmp	r3, #18
 8002b52:	d130      	bne.n	8002bb6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	2203      	movs	r2, #3
 8002b60:	409a      	lsls	r2, r3
 8002b62:	0013      	movs	r3, r2
 8002b64:	43da      	mvns	r2, r3
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	409a      	lsls	r2, r3
 8002b76:	0013      	movs	r3, r2
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	0013      	movs	r3, r2
 8002b92:	43da      	mvns	r2, r3
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	4013      	ands	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	091b      	lsrs	r3, r3, #4
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	401a      	ands	r2, r3
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	0013      	movs	r3, r2
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	0013      	movs	r3, r2
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	0013      	movs	r3, r2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	2380      	movs	r3, #128	; 0x80
 8002bec:	055b      	lsls	r3, r3, #21
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d100      	bne.n	8002bf4 <HAL_GPIO_Init+0x174>
 8002bf2:	e0a0      	b.n	8002d36 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bf4:	4b57      	ldr	r3, [pc, #348]	; (8002d54 <HAL_GPIO_Init+0x2d4>)
 8002bf6:	699a      	ldr	r2, [r3, #24]
 8002bf8:	4b56      	ldr	r3, [pc, #344]	; (8002d54 <HAL_GPIO_Init+0x2d4>)
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	619a      	str	r2, [r3, #24]
 8002c00:	4b54      	ldr	r3, [pc, #336]	; (8002d54 <HAL_GPIO_Init+0x2d4>)
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c0c:	4a52      	ldr	r2, [pc, #328]	; (8002d58 <HAL_GPIO_Init+0x2d8>)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	089b      	lsrs	r3, r3, #2
 8002c12:	3302      	adds	r3, #2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	589b      	ldr	r3, [r3, r2]
 8002c18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2203      	movs	r2, #3
 8002c1e:	4013      	ands	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	220f      	movs	r2, #15
 8002c24:	409a      	lsls	r2, r3
 8002c26:	0013      	movs	r3, r2
 8002c28:	43da      	mvns	r2, r3
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	2390      	movs	r3, #144	; 0x90
 8002c34:	05db      	lsls	r3, r3, #23
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d019      	beq.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a47      	ldr	r2, [pc, #284]	; (8002d5c <HAL_GPIO_Init+0x2dc>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d013      	beq.n	8002c6a <HAL_GPIO_Init+0x1ea>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a46      	ldr	r2, [pc, #280]	; (8002d60 <HAL_GPIO_Init+0x2e0>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00d      	beq.n	8002c66 <HAL_GPIO_Init+0x1e6>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a45      	ldr	r2, [pc, #276]	; (8002d64 <HAL_GPIO_Init+0x2e4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d007      	beq.n	8002c62 <HAL_GPIO_Init+0x1e2>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a44      	ldr	r2, [pc, #272]	; (8002d68 <HAL_GPIO_Init+0x2e8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <HAL_GPIO_Init+0x1de>
 8002c5a:	2304      	movs	r3, #4
 8002c5c:	e008      	b.n	8002c70 <HAL_GPIO_Init+0x1f0>
 8002c5e:	2305      	movs	r3, #5
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x1f0>
 8002c62:	2303      	movs	r3, #3
 8002c64:	e004      	b.n	8002c70 <HAL_GPIO_Init+0x1f0>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e002      	b.n	8002c70 <HAL_GPIO_Init+0x1f0>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <HAL_GPIO_Init+0x1f0>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	2103      	movs	r1, #3
 8002c74:	400a      	ands	r2, r1
 8002c76:	0092      	lsls	r2, r2, #2
 8002c78:	4093      	lsls	r3, r2
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c80:	4935      	ldr	r1, [pc, #212]	; (8002d58 <HAL_GPIO_Init+0x2d8>)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	089b      	lsrs	r3, r3, #2
 8002c86:	3302      	adds	r3, #2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8e:	4b37      	ldr	r3, [pc, #220]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	43da      	mvns	r2, r3
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	2380      	movs	r3, #128	; 0x80
 8002ca4:	025b      	lsls	r3, r3, #9
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002cb2:	4b2e      	ldr	r3, [pc, #184]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002cb8:	4b2c      	ldr	r3, [pc, #176]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	43da      	mvns	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	2380      	movs	r3, #128	; 0x80
 8002cce:	029b      	lsls	r3, r3, #10
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002cdc:	4b23      	ldr	r3, [pc, #140]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ce2:	4b22      	ldr	r3, [pc, #136]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	43da      	mvns	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	2380      	movs	r3, #128	; 0x80
 8002cf8:	035b      	lsls	r3, r3, #13
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d003      	beq.n	8002d06 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d06:	4b19      	ldr	r3, [pc, #100]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002d0c:	4b17      	ldr	r3, [pc, #92]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	43da      	mvns	r2, r3
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	039b      	lsls	r3, r3, #14
 8002d24:	4013      	ands	r3, r2
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002d30:	4b0e      	ldr	r3, [pc, #56]	; (8002d6c <HAL_GPIO_Init+0x2ec>)
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	40da      	lsrs	r2, r3
 8002d44:	1e13      	subs	r3, r2, #0
 8002d46:	d000      	beq.n	8002d4a <HAL_GPIO_Init+0x2ca>
 8002d48:	e6a2      	b.n	8002a90 <HAL_GPIO_Init+0x10>
  } 
}
 8002d4a:	46c0      	nop			; (mov r8, r8)
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	b006      	add	sp, #24
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40010000 	.word	0x40010000
 8002d5c:	48000400 	.word	0x48000400
 8002d60:	48000800 	.word	0x48000800
 8002d64:	48000c00 	.word	0x48000c00
 8002d68:	48001000 	.word	0x48001000
 8002d6c:	40010400 	.word	0x40010400

08002d70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	000a      	movs	r2, r1
 8002d7a:	1cbb      	adds	r3, r7, #2
 8002d7c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	1cba      	adds	r2, r7, #2
 8002d84:	8812      	ldrh	r2, [r2, #0]
 8002d86:	4013      	ands	r3, r2
 8002d88:	d004      	beq.n	8002d94 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002d8a:	230f      	movs	r3, #15
 8002d8c:	18fb      	adds	r3, r7, r3
 8002d8e:	2201      	movs	r2, #1
 8002d90:	701a      	strb	r2, [r3, #0]
 8002d92:	e003      	b.n	8002d9c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d94:	230f      	movs	r3, #15
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002d9c:	230f      	movs	r3, #15
 8002d9e:	18fb      	adds	r3, r7, r3
 8002da0:	781b      	ldrb	r3, [r3, #0]
  }
 8002da2:	0018      	movs	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b004      	add	sp, #16
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b082      	sub	sp, #8
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
 8002db2:	0008      	movs	r0, r1
 8002db4:	0011      	movs	r1, r2
 8002db6:	1cbb      	adds	r3, r7, #2
 8002db8:	1c02      	adds	r2, r0, #0
 8002dba:	801a      	strh	r2, [r3, #0]
 8002dbc:	1c7b      	adds	r3, r7, #1
 8002dbe:	1c0a      	adds	r2, r1, #0
 8002dc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dc2:	1c7b      	adds	r3, r7, #1
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d004      	beq.n	8002dd4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dca:	1cbb      	adds	r3, r7, #2
 8002dcc:	881a      	ldrh	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002dd2:	e003      	b.n	8002ddc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dd4:	1cbb      	adds	r3, r7, #2
 8002dd6:	881a      	ldrh	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ddc:	46c0      	nop			; (mov r8, r8)
 8002dde:	46bd      	mov	sp, r7
 8002de0:	b002      	add	sp, #8
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b088      	sub	sp, #32
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d102      	bne.n	8002df8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	f000 fb76 	bl	80034e4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d100      	bne.n	8002e04 <HAL_RCC_OscConfig+0x20>
 8002e02:	e08e      	b.n	8002f22 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e04:	4bc5      	ldr	r3, [pc, #788]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	220c      	movs	r2, #12
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d00e      	beq.n	8002e2e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e10:	4bc2      	ldr	r3, [pc, #776]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	220c      	movs	r2, #12
 8002e16:	4013      	ands	r3, r2
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d117      	bne.n	8002e4c <HAL_RCC_OscConfig+0x68>
 8002e1c:	4bbf      	ldr	r3, [pc, #764]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	23c0      	movs	r3, #192	; 0xc0
 8002e22:	025b      	lsls	r3, r3, #9
 8002e24:	401a      	ands	r2, r3
 8002e26:	2380      	movs	r3, #128	; 0x80
 8002e28:	025b      	lsls	r3, r3, #9
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d10e      	bne.n	8002e4c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e2e:	4bbb      	ldr	r3, [pc, #748]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	029b      	lsls	r3, r3, #10
 8002e36:	4013      	ands	r3, r2
 8002e38:	d100      	bne.n	8002e3c <HAL_RCC_OscConfig+0x58>
 8002e3a:	e071      	b.n	8002f20 <HAL_RCC_OscConfig+0x13c>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d000      	beq.n	8002e46 <HAL_RCC_OscConfig+0x62>
 8002e44:	e06c      	b.n	8002f20 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	f000 fb4c 	bl	80034e4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d107      	bne.n	8002e64 <HAL_RCC_OscConfig+0x80>
 8002e54:	4bb1      	ldr	r3, [pc, #708]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	4bb0      	ldr	r3, [pc, #704]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e5a:	2180      	movs	r1, #128	; 0x80
 8002e5c:	0249      	lsls	r1, r1, #9
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	e02f      	b.n	8002ec4 <HAL_RCC_OscConfig+0xe0>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10c      	bne.n	8002e86 <HAL_RCC_OscConfig+0xa2>
 8002e6c:	4bab      	ldr	r3, [pc, #684]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4baa      	ldr	r3, [pc, #680]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e72:	49ab      	ldr	r1, [pc, #684]	; (8003120 <HAL_RCC_OscConfig+0x33c>)
 8002e74:	400a      	ands	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	4ba8      	ldr	r3, [pc, #672]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	4ba7      	ldr	r3, [pc, #668]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e7e:	49a9      	ldr	r1, [pc, #676]	; (8003124 <HAL_RCC_OscConfig+0x340>)
 8002e80:	400a      	ands	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	e01e      	b.n	8002ec4 <HAL_RCC_OscConfig+0xe0>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	d10e      	bne.n	8002eac <HAL_RCC_OscConfig+0xc8>
 8002e8e:	4ba3      	ldr	r3, [pc, #652]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	4ba2      	ldr	r3, [pc, #648]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e94:	2180      	movs	r1, #128	; 0x80
 8002e96:	02c9      	lsls	r1, r1, #11
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	4b9f      	ldr	r3, [pc, #636]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4b9e      	ldr	r3, [pc, #632]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002ea2:	2180      	movs	r1, #128	; 0x80
 8002ea4:	0249      	lsls	r1, r1, #9
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	e00b      	b.n	8002ec4 <HAL_RCC_OscConfig+0xe0>
 8002eac:	4b9b      	ldr	r3, [pc, #620]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	4b9a      	ldr	r3, [pc, #616]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002eb2:	499b      	ldr	r1, [pc, #620]	; (8003120 <HAL_RCC_OscConfig+0x33c>)
 8002eb4:	400a      	ands	r2, r1
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	4b98      	ldr	r3, [pc, #608]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	4b97      	ldr	r3, [pc, #604]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002ebe:	4999      	ldr	r1, [pc, #612]	; (8003124 <HAL_RCC_OscConfig+0x340>)
 8002ec0:	400a      	ands	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d014      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ecc:	f7ff f85e 	bl	8001f8c <HAL_GetTick>
 8002ed0:	0003      	movs	r3, r0
 8002ed2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ed6:	f7ff f859 	bl	8001f8c <HAL_GetTick>
 8002eda:	0002      	movs	r2, r0
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b64      	cmp	r3, #100	; 0x64
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e2fd      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee8:	4b8c      	ldr	r3, [pc, #560]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	2380      	movs	r3, #128	; 0x80
 8002eee:	029b      	lsls	r3, r3, #10
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	d0f0      	beq.n	8002ed6 <HAL_RCC_OscConfig+0xf2>
 8002ef4:	e015      	b.n	8002f22 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef6:	f7ff f849 	bl	8001f8c <HAL_GetTick>
 8002efa:	0003      	movs	r3, r0
 8002efc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f00:	f7ff f844 	bl	8001f8c <HAL_GetTick>
 8002f04:	0002      	movs	r2, r0
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b64      	cmp	r3, #100	; 0x64
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e2e8      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f12:	4b82      	ldr	r3, [pc, #520]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	2380      	movs	r3, #128	; 0x80
 8002f18:	029b      	lsls	r3, r3, #10
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x11c>
 8002f1e:	e000      	b.n	8002f22 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f20:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2202      	movs	r2, #2
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d100      	bne.n	8002f2e <HAL_RCC_OscConfig+0x14a>
 8002f2c:	e06c      	b.n	8003008 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f2e:	4b7b      	ldr	r3, [pc, #492]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	220c      	movs	r2, #12
 8002f34:	4013      	ands	r3, r2
 8002f36:	d00e      	beq.n	8002f56 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f38:	4b78      	ldr	r3, [pc, #480]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	220c      	movs	r2, #12
 8002f3e:	4013      	ands	r3, r2
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d11f      	bne.n	8002f84 <HAL_RCC_OscConfig+0x1a0>
 8002f44:	4b75      	ldr	r3, [pc, #468]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	23c0      	movs	r3, #192	; 0xc0
 8002f4a:	025b      	lsls	r3, r3, #9
 8002f4c:	401a      	ands	r2, r3
 8002f4e:	2380      	movs	r3, #128	; 0x80
 8002f50:	021b      	lsls	r3, r3, #8
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d116      	bne.n	8002f84 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f56:	4b71      	ldr	r3, [pc, #452]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d005      	beq.n	8002f6c <HAL_RCC_OscConfig+0x188>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d001      	beq.n	8002f6c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e2bb      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6c:	4b6b      	ldr	r3, [pc, #428]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	22f8      	movs	r2, #248	; 0xf8
 8002f72:	4393      	bics	r3, r2
 8002f74:	0019      	movs	r1, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	00da      	lsls	r2, r3, #3
 8002f7c:	4b67      	ldr	r3, [pc, #412]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f82:	e041      	b.n	8003008 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d024      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f8c:	4b63      	ldr	r3, [pc, #396]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	4b62      	ldr	r3, [pc, #392]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002f92:	2101      	movs	r1, #1
 8002f94:	430a      	orrs	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f98:	f7fe fff8 	bl	8001f8c <HAL_GetTick>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fa2:	f7fe fff3 	bl	8001f8c <HAL_GetTick>
 8002fa6:	0002      	movs	r2, r0
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e297      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb4:	4b59      	ldr	r3, [pc, #356]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2202      	movs	r2, #2
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d0f1      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbe:	4b57      	ldr	r3, [pc, #348]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	22f8      	movs	r2, #248	; 0xf8
 8002fc4:	4393      	bics	r3, r2
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	00da      	lsls	r2, r3, #3
 8002fce:	4b53      	ldr	r3, [pc, #332]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	e018      	b.n	8003008 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fd6:	4b51      	ldr	r3, [pc, #324]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	4b50      	ldr	r3, [pc, #320]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8002fdc:	2101      	movs	r1, #1
 8002fde:	438a      	bics	r2, r1
 8002fe0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe2:	f7fe ffd3 	bl	8001f8c <HAL_GetTick>
 8002fe6:	0003      	movs	r3, r0
 8002fe8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fec:	f7fe ffce 	bl	8001f8c <HAL_GetTick>
 8002ff0:	0002      	movs	r2, r0
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e272      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ffe:	4b47      	ldr	r3, [pc, #284]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2202      	movs	r2, #2
 8003004:	4013      	ands	r3, r2
 8003006:	d1f1      	bne.n	8002fec <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2208      	movs	r2, #8
 800300e:	4013      	ands	r3, r2
 8003010:	d036      	beq.n	8003080 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d019      	beq.n	800304e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800301a:	4b40      	ldr	r3, [pc, #256]	; (800311c <HAL_RCC_OscConfig+0x338>)
 800301c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800301e:	4b3f      	ldr	r3, [pc, #252]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003020:	2101      	movs	r1, #1
 8003022:	430a      	orrs	r2, r1
 8003024:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003026:	f7fe ffb1 	bl	8001f8c <HAL_GetTick>
 800302a:	0003      	movs	r3, r0
 800302c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003030:	f7fe ffac 	bl	8001f8c <HAL_GetTick>
 8003034:	0002      	movs	r2, r0
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e250      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003042:	4b36      	ldr	r3, [pc, #216]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003046:	2202      	movs	r2, #2
 8003048:	4013      	ands	r3, r2
 800304a:	d0f1      	beq.n	8003030 <HAL_RCC_OscConfig+0x24c>
 800304c:	e018      	b.n	8003080 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800304e:	4b33      	ldr	r3, [pc, #204]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003050:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003052:	4b32      	ldr	r3, [pc, #200]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003054:	2101      	movs	r1, #1
 8003056:	438a      	bics	r2, r1
 8003058:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800305a:	f7fe ff97 	bl	8001f8c <HAL_GetTick>
 800305e:	0003      	movs	r3, r0
 8003060:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003064:	f7fe ff92 	bl	8001f8c <HAL_GetTick>
 8003068:	0002      	movs	r2, r0
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e236      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003076:	4b29      	ldr	r3, [pc, #164]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	2202      	movs	r2, #2
 800307c:	4013      	ands	r3, r2
 800307e:	d1f1      	bne.n	8003064 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2204      	movs	r2, #4
 8003086:	4013      	ands	r3, r2
 8003088:	d100      	bne.n	800308c <HAL_RCC_OscConfig+0x2a8>
 800308a:	e0b5      	b.n	80031f8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800308c:	231f      	movs	r3, #31
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003094:	4b21      	ldr	r3, [pc, #132]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003096:	69da      	ldr	r2, [r3, #28]
 8003098:	2380      	movs	r3, #128	; 0x80
 800309a:	055b      	lsls	r3, r3, #21
 800309c:	4013      	ands	r3, r2
 800309e:	d111      	bne.n	80030c4 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a0:	4b1e      	ldr	r3, [pc, #120]	; (800311c <HAL_RCC_OscConfig+0x338>)
 80030a2:	69da      	ldr	r2, [r3, #28]
 80030a4:	4b1d      	ldr	r3, [pc, #116]	; (800311c <HAL_RCC_OscConfig+0x338>)
 80030a6:	2180      	movs	r1, #128	; 0x80
 80030a8:	0549      	lsls	r1, r1, #21
 80030aa:	430a      	orrs	r2, r1
 80030ac:	61da      	str	r2, [r3, #28]
 80030ae:	4b1b      	ldr	r3, [pc, #108]	; (800311c <HAL_RCC_OscConfig+0x338>)
 80030b0:	69da      	ldr	r2, [r3, #28]
 80030b2:	2380      	movs	r3, #128	; 0x80
 80030b4:	055b      	lsls	r3, r3, #21
 80030b6:	4013      	ands	r3, r2
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030bc:	231f      	movs	r3, #31
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c4:	4b18      	ldr	r3, [pc, #96]	; (8003128 <HAL_RCC_OscConfig+0x344>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	2380      	movs	r3, #128	; 0x80
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	4013      	ands	r3, r2
 80030ce:	d11a      	bne.n	8003106 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030d0:	4b15      	ldr	r3, [pc, #84]	; (8003128 <HAL_RCC_OscConfig+0x344>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b14      	ldr	r3, [pc, #80]	; (8003128 <HAL_RCC_OscConfig+0x344>)
 80030d6:	2180      	movs	r1, #128	; 0x80
 80030d8:	0049      	lsls	r1, r1, #1
 80030da:	430a      	orrs	r2, r1
 80030dc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030de:	f7fe ff55 	bl	8001f8c <HAL_GetTick>
 80030e2:	0003      	movs	r3, r0
 80030e4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e8:	f7fe ff50 	bl	8001f8c <HAL_GetTick>
 80030ec:	0002      	movs	r2, r0
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b64      	cmp	r3, #100	; 0x64
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e1f4      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <HAL_RCC_OscConfig+0x344>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	2380      	movs	r3, #128	; 0x80
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4013      	ands	r3, r2
 8003104:	d0f0      	beq.n	80030e8 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d10e      	bne.n	800312c <HAL_RCC_OscConfig+0x348>
 800310e:	4b03      	ldr	r3, [pc, #12]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003110:	6a1a      	ldr	r2, [r3, #32]
 8003112:	4b02      	ldr	r3, [pc, #8]	; (800311c <HAL_RCC_OscConfig+0x338>)
 8003114:	2101      	movs	r1, #1
 8003116:	430a      	orrs	r2, r1
 8003118:	621a      	str	r2, [r3, #32]
 800311a:	e035      	b.n	8003188 <HAL_RCC_OscConfig+0x3a4>
 800311c:	40021000 	.word	0x40021000
 8003120:	fffeffff 	.word	0xfffeffff
 8003124:	fffbffff 	.word	0xfffbffff
 8003128:	40007000 	.word	0x40007000
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10c      	bne.n	800314e <HAL_RCC_OscConfig+0x36a>
 8003134:	4bca      	ldr	r3, [pc, #808]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003136:	6a1a      	ldr	r2, [r3, #32]
 8003138:	4bc9      	ldr	r3, [pc, #804]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800313a:	2101      	movs	r1, #1
 800313c:	438a      	bics	r2, r1
 800313e:	621a      	str	r2, [r3, #32]
 8003140:	4bc7      	ldr	r3, [pc, #796]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003142:	6a1a      	ldr	r2, [r3, #32]
 8003144:	4bc6      	ldr	r3, [pc, #792]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003146:	2104      	movs	r1, #4
 8003148:	438a      	bics	r2, r1
 800314a:	621a      	str	r2, [r3, #32]
 800314c:	e01c      	b.n	8003188 <HAL_RCC_OscConfig+0x3a4>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b05      	cmp	r3, #5
 8003154:	d10c      	bne.n	8003170 <HAL_RCC_OscConfig+0x38c>
 8003156:	4bc2      	ldr	r3, [pc, #776]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003158:	6a1a      	ldr	r2, [r3, #32]
 800315a:	4bc1      	ldr	r3, [pc, #772]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800315c:	2104      	movs	r1, #4
 800315e:	430a      	orrs	r2, r1
 8003160:	621a      	str	r2, [r3, #32]
 8003162:	4bbf      	ldr	r3, [pc, #764]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003164:	6a1a      	ldr	r2, [r3, #32]
 8003166:	4bbe      	ldr	r3, [pc, #760]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003168:	2101      	movs	r1, #1
 800316a:	430a      	orrs	r2, r1
 800316c:	621a      	str	r2, [r3, #32]
 800316e:	e00b      	b.n	8003188 <HAL_RCC_OscConfig+0x3a4>
 8003170:	4bbb      	ldr	r3, [pc, #748]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003172:	6a1a      	ldr	r2, [r3, #32]
 8003174:	4bba      	ldr	r3, [pc, #744]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003176:	2101      	movs	r1, #1
 8003178:	438a      	bics	r2, r1
 800317a:	621a      	str	r2, [r3, #32]
 800317c:	4bb8      	ldr	r3, [pc, #736]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800317e:	6a1a      	ldr	r2, [r3, #32]
 8003180:	4bb7      	ldr	r3, [pc, #732]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003182:	2104      	movs	r1, #4
 8003184:	438a      	bics	r2, r1
 8003186:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d014      	beq.n	80031ba <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003190:	f7fe fefc 	bl	8001f8c <HAL_GetTick>
 8003194:	0003      	movs	r3, r0
 8003196:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003198:	e009      	b.n	80031ae <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800319a:	f7fe fef7 	bl	8001f8c <HAL_GetTick>
 800319e:	0002      	movs	r2, r0
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	4aaf      	ldr	r2, [pc, #700]	; (8003464 <HAL_RCC_OscConfig+0x680>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e19a      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ae:	4bac      	ldr	r3, [pc, #688]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	2202      	movs	r2, #2
 80031b4:	4013      	ands	r3, r2
 80031b6:	d0f0      	beq.n	800319a <HAL_RCC_OscConfig+0x3b6>
 80031b8:	e013      	b.n	80031e2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ba:	f7fe fee7 	bl	8001f8c <HAL_GetTick>
 80031be:	0003      	movs	r3, r0
 80031c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c2:	e009      	b.n	80031d8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031c4:	f7fe fee2 	bl	8001f8c <HAL_GetTick>
 80031c8:	0002      	movs	r2, r0
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	4aa5      	ldr	r2, [pc, #660]	; (8003464 <HAL_RCC_OscConfig+0x680>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e185      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d8:	4ba1      	ldr	r3, [pc, #644]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	2202      	movs	r2, #2
 80031de:	4013      	ands	r3, r2
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031e2:	231f      	movs	r3, #31
 80031e4:	18fb      	adds	r3, r7, r3
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d105      	bne.n	80031f8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ec:	4b9c      	ldr	r3, [pc, #624]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80031ee:	69da      	ldr	r2, [r3, #28]
 80031f0:	4b9b      	ldr	r3, [pc, #620]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80031f2:	499d      	ldr	r1, [pc, #628]	; (8003468 <HAL_RCC_OscConfig+0x684>)
 80031f4:	400a      	ands	r2, r1
 80031f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2210      	movs	r2, #16
 80031fe:	4013      	ands	r3, r2
 8003200:	d063      	beq.n	80032ca <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d12a      	bne.n	8003260 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800320a:	4b95      	ldr	r3, [pc, #596]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800320c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800320e:	4b94      	ldr	r3, [pc, #592]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003210:	2104      	movs	r1, #4
 8003212:	430a      	orrs	r2, r1
 8003214:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003216:	4b92      	ldr	r3, [pc, #584]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003218:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800321a:	4b91      	ldr	r3, [pc, #580]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800321c:	2101      	movs	r1, #1
 800321e:	430a      	orrs	r2, r1
 8003220:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003222:	f7fe feb3 	bl	8001f8c <HAL_GetTick>
 8003226:	0003      	movs	r3, r0
 8003228:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800322c:	f7fe feae 	bl	8001f8c <HAL_GetTick>
 8003230:	0002      	movs	r2, r0
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e152      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800323e:	4b88      	ldr	r3, [pc, #544]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003242:	2202      	movs	r2, #2
 8003244:	4013      	ands	r3, r2
 8003246:	d0f1      	beq.n	800322c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003248:	4b85      	ldr	r3, [pc, #532]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800324a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324c:	22f8      	movs	r2, #248	; 0xf8
 800324e:	4393      	bics	r3, r2
 8003250:	0019      	movs	r1, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	00da      	lsls	r2, r3, #3
 8003258:	4b81      	ldr	r3, [pc, #516]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800325a:	430a      	orrs	r2, r1
 800325c:	635a      	str	r2, [r3, #52]	; 0x34
 800325e:	e034      	b.n	80032ca <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	3305      	adds	r3, #5
 8003266:	d111      	bne.n	800328c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003268:	4b7d      	ldr	r3, [pc, #500]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800326a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800326c:	4b7c      	ldr	r3, [pc, #496]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800326e:	2104      	movs	r1, #4
 8003270:	438a      	bics	r2, r1
 8003272:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003274:	4b7a      	ldr	r3, [pc, #488]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003278:	22f8      	movs	r2, #248	; 0xf8
 800327a:	4393      	bics	r3, r2
 800327c:	0019      	movs	r1, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	00da      	lsls	r2, r3, #3
 8003284:	4b76      	ldr	r3, [pc, #472]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003286:	430a      	orrs	r2, r1
 8003288:	635a      	str	r2, [r3, #52]	; 0x34
 800328a:	e01e      	b.n	80032ca <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800328c:	4b74      	ldr	r3, [pc, #464]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800328e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003290:	4b73      	ldr	r3, [pc, #460]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003292:	2104      	movs	r1, #4
 8003294:	430a      	orrs	r2, r1
 8003296:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003298:	4b71      	ldr	r3, [pc, #452]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800329a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800329c:	4b70      	ldr	r3, [pc, #448]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800329e:	2101      	movs	r1, #1
 80032a0:	438a      	bics	r2, r1
 80032a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a4:	f7fe fe72 	bl	8001f8c <HAL_GetTick>
 80032a8:	0003      	movs	r3, r0
 80032aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80032ac:	e008      	b.n	80032c0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80032ae:	f7fe fe6d 	bl	8001f8c <HAL_GetTick>
 80032b2:	0002      	movs	r2, r0
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e111      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80032c0:	4b67      	ldr	r3, [pc, #412]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80032c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032c4:	2202      	movs	r2, #2
 80032c6:	4013      	ands	r3, r2
 80032c8:	d1f1      	bne.n	80032ae <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2220      	movs	r2, #32
 80032d0:	4013      	ands	r3, r2
 80032d2:	d05c      	beq.n	800338e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80032d4:	4b62      	ldr	r3, [pc, #392]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	220c      	movs	r2, #12
 80032da:	4013      	ands	r3, r2
 80032dc:	2b0c      	cmp	r3, #12
 80032de:	d00e      	beq.n	80032fe <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80032e0:	4b5f      	ldr	r3, [pc, #380]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	220c      	movs	r2, #12
 80032e6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d114      	bne.n	8003316 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80032ec:	4b5c      	ldr	r3, [pc, #368]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	23c0      	movs	r3, #192	; 0xc0
 80032f2:	025b      	lsls	r3, r3, #9
 80032f4:	401a      	ands	r2, r3
 80032f6:	23c0      	movs	r3, #192	; 0xc0
 80032f8:	025b      	lsls	r3, r3, #9
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d10b      	bne.n	8003316 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80032fe:	4b58      	ldr	r3, [pc, #352]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003300:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003302:	2380      	movs	r3, #128	; 0x80
 8003304:	025b      	lsls	r3, r3, #9
 8003306:	4013      	ands	r3, r2
 8003308:	d040      	beq.n	800338c <HAL_RCC_OscConfig+0x5a8>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d03c      	beq.n	800338c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e0e6      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d01b      	beq.n	8003356 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800331e:	4b50      	ldr	r3, [pc, #320]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003320:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003322:	4b4f      	ldr	r3, [pc, #316]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	0249      	lsls	r1, r1, #9
 8003328:	430a      	orrs	r2, r1
 800332a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800332c:	f7fe fe2e 	bl	8001f8c <HAL_GetTick>
 8003330:	0003      	movs	r3, r0
 8003332:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003334:	e008      	b.n	8003348 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003336:	f7fe fe29 	bl	8001f8c <HAL_GetTick>
 800333a:	0002      	movs	r2, r0
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d901      	bls.n	8003348 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e0cd      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003348:	4b45      	ldr	r3, [pc, #276]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800334a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800334c:	2380      	movs	r3, #128	; 0x80
 800334e:	025b      	lsls	r3, r3, #9
 8003350:	4013      	ands	r3, r2
 8003352:	d0f0      	beq.n	8003336 <HAL_RCC_OscConfig+0x552>
 8003354:	e01b      	b.n	800338e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003356:	4b42      	ldr	r3, [pc, #264]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800335a:	4b41      	ldr	r3, [pc, #260]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800335c:	4943      	ldr	r1, [pc, #268]	; (800346c <HAL_RCC_OscConfig+0x688>)
 800335e:	400a      	ands	r2, r1
 8003360:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003362:	f7fe fe13 	bl	8001f8c <HAL_GetTick>
 8003366:	0003      	movs	r3, r0
 8003368:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800336c:	f7fe fe0e 	bl	8001f8c <HAL_GetTick>
 8003370:	0002      	movs	r2, r0
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e0b2      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800337e:	4b38      	ldr	r3, [pc, #224]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003382:	2380      	movs	r3, #128	; 0x80
 8003384:	025b      	lsls	r3, r3, #9
 8003386:	4013      	ands	r3, r2
 8003388:	d1f0      	bne.n	800336c <HAL_RCC_OscConfig+0x588>
 800338a:	e000      	b.n	800338e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800338c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003392:	2b00      	cmp	r3, #0
 8003394:	d100      	bne.n	8003398 <HAL_RCC_OscConfig+0x5b4>
 8003396:	e0a4      	b.n	80034e2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003398:	4b31      	ldr	r3, [pc, #196]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	220c      	movs	r2, #12
 800339e:	4013      	ands	r3, r2
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	d100      	bne.n	80033a6 <HAL_RCC_OscConfig+0x5c2>
 80033a4:	e078      	b.n	8003498 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d14c      	bne.n	8003448 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ae:	4b2c      	ldr	r3, [pc, #176]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	4b2b      	ldr	r3, [pc, #172]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80033b4:	492e      	ldr	r1, [pc, #184]	; (8003470 <HAL_RCC_OscConfig+0x68c>)
 80033b6:	400a      	ands	r2, r1
 80033b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ba:	f7fe fde7 	bl	8001f8c <HAL_GetTick>
 80033be:	0003      	movs	r3, r0
 80033c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033c4:	f7fe fde2 	bl	8001f8c <HAL_GetTick>
 80033c8:	0002      	movs	r2, r0
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e086      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d6:	4b22      	ldr	r3, [pc, #136]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	2380      	movs	r3, #128	; 0x80
 80033dc:	049b      	lsls	r3, r3, #18
 80033de:	4013      	ands	r3, r2
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033e2:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80033e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e6:	220f      	movs	r2, #15
 80033e8:	4393      	bics	r3, r2
 80033ea:	0019      	movs	r1, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f0:	4b1b      	ldr	r3, [pc, #108]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80033f2:	430a      	orrs	r2, r1
 80033f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80033f6:	4b1a      	ldr	r3, [pc, #104]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	4a1e      	ldr	r2, [pc, #120]	; (8003474 <HAL_RCC_OscConfig+0x690>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	0019      	movs	r1, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003408:	431a      	orrs	r2, r3
 800340a:	4b15      	ldr	r3, [pc, #84]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800340c:	430a      	orrs	r2, r1
 800340e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003410:	4b13      	ldr	r3, [pc, #76]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4b12      	ldr	r3, [pc, #72]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 8003416:	2180      	movs	r1, #128	; 0x80
 8003418:	0449      	lsls	r1, r1, #17
 800341a:	430a      	orrs	r2, r1
 800341c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341e:	f7fe fdb5 	bl	8001f8c <HAL_GetTick>
 8003422:	0003      	movs	r3, r0
 8003424:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003426:	e008      	b.n	800343a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003428:	f7fe fdb0 	bl	8001f8c <HAL_GetTick>
 800342c:	0002      	movs	r2, r0
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b02      	cmp	r3, #2
 8003434:	d901      	bls.n	800343a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e054      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800343a:	4b09      	ldr	r3, [pc, #36]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	2380      	movs	r3, #128	; 0x80
 8003440:	049b      	lsls	r3, r3, #18
 8003442:	4013      	ands	r3, r2
 8003444:	d0f0      	beq.n	8003428 <HAL_RCC_OscConfig+0x644>
 8003446:	e04c      	b.n	80034e2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	4b04      	ldr	r3, [pc, #16]	; (8003460 <HAL_RCC_OscConfig+0x67c>)
 800344e:	4908      	ldr	r1, [pc, #32]	; (8003470 <HAL_RCC_OscConfig+0x68c>)
 8003450:	400a      	ands	r2, r1
 8003452:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003454:	f7fe fd9a 	bl	8001f8c <HAL_GetTick>
 8003458:	0003      	movs	r3, r0
 800345a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345c:	e015      	b.n	800348a <HAL_RCC_OscConfig+0x6a6>
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	40021000 	.word	0x40021000
 8003464:	00001388 	.word	0x00001388
 8003468:	efffffff 	.word	0xefffffff
 800346c:	fffeffff 	.word	0xfffeffff
 8003470:	feffffff 	.word	0xfeffffff
 8003474:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003478:	f7fe fd88 	bl	8001f8c <HAL_GetTick>
 800347c:	0002      	movs	r2, r0
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e02c      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800348a:	4b18      	ldr	r3, [pc, #96]	; (80034ec <HAL_RCC_OscConfig+0x708>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	2380      	movs	r3, #128	; 0x80
 8003490:	049b      	lsls	r3, r3, #18
 8003492:	4013      	ands	r3, r2
 8003494:	d1f0      	bne.n	8003478 <HAL_RCC_OscConfig+0x694>
 8003496:	e024      	b.n	80034e2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e01f      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80034a4:	4b11      	ldr	r3, [pc, #68]	; (80034ec <HAL_RCC_OscConfig+0x708>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80034aa:	4b10      	ldr	r3, [pc, #64]	; (80034ec <HAL_RCC_OscConfig+0x708>)
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	23c0      	movs	r3, #192	; 0xc0
 80034b4:	025b      	lsls	r3, r3, #9
 80034b6:	401a      	ands	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034bc:	429a      	cmp	r2, r3
 80034be:	d10e      	bne.n	80034de <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	220f      	movs	r2, #15
 80034c4:	401a      	ands	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d107      	bne.n	80034de <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	23f0      	movs	r3, #240	; 0xf0
 80034d2:	039b      	lsls	r3, r3, #14
 80034d4:	401a      	ands	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d001      	beq.n	80034e2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	0018      	movs	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b008      	add	sp, #32
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40021000 	.word	0x40021000

080034f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e0bf      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003504:	4b61      	ldr	r3, [pc, #388]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2201      	movs	r2, #1
 800350a:	4013      	ands	r3, r2
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	429a      	cmp	r2, r3
 8003510:	d911      	bls.n	8003536 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003512:	4b5e      	ldr	r3, [pc, #376]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2201      	movs	r2, #1
 8003518:	4393      	bics	r3, r2
 800351a:	0019      	movs	r1, r3
 800351c:	4b5b      	ldr	r3, [pc, #364]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003524:	4b59      	ldr	r3, [pc, #356]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2201      	movs	r2, #1
 800352a:	4013      	ands	r3, r2
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d001      	beq.n	8003536 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e0a6      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2202      	movs	r2, #2
 800353c:	4013      	ands	r3, r2
 800353e:	d015      	beq.n	800356c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2204      	movs	r2, #4
 8003546:	4013      	ands	r3, r2
 8003548:	d006      	beq.n	8003558 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800354a:	4b51      	ldr	r3, [pc, #324]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	4b50      	ldr	r3, [pc, #320]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 8003550:	21e0      	movs	r1, #224	; 0xe0
 8003552:	00c9      	lsls	r1, r1, #3
 8003554:	430a      	orrs	r2, r1
 8003556:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003558:	4b4d      	ldr	r3, [pc, #308]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	22f0      	movs	r2, #240	; 0xf0
 800355e:	4393      	bics	r3, r2
 8003560:	0019      	movs	r1, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	4b4a      	ldr	r3, [pc, #296]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 8003568:	430a      	orrs	r2, r1
 800356a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2201      	movs	r2, #1
 8003572:	4013      	ands	r3, r2
 8003574:	d04c      	beq.n	8003610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d107      	bne.n	800358e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357e:	4b44      	ldr	r3, [pc, #272]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	2380      	movs	r3, #128	; 0x80
 8003584:	029b      	lsls	r3, r3, #10
 8003586:	4013      	ands	r3, r2
 8003588:	d120      	bne.n	80035cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e07a      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2b02      	cmp	r3, #2
 8003594:	d107      	bne.n	80035a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003596:	4b3e      	ldr	r3, [pc, #248]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	049b      	lsls	r3, r3, #18
 800359e:	4013      	ands	r3, r2
 80035a0:	d114      	bne.n	80035cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e06e      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	d107      	bne.n	80035be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80035ae:	4b38      	ldr	r3, [pc, #224]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 80035b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035b2:	2380      	movs	r3, #128	; 0x80
 80035b4:	025b      	lsls	r3, r3, #9
 80035b6:	4013      	ands	r3, r2
 80035b8:	d108      	bne.n	80035cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e062      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035be:	4b34      	ldr	r3, [pc, #208]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2202      	movs	r2, #2
 80035c4:	4013      	ands	r3, r2
 80035c6:	d101      	bne.n	80035cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e05b      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035cc:	4b30      	ldr	r3, [pc, #192]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	2203      	movs	r2, #3
 80035d2:	4393      	bics	r3, r2
 80035d4:	0019      	movs	r1, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	4b2d      	ldr	r3, [pc, #180]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 80035dc:	430a      	orrs	r2, r1
 80035de:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035e0:	f7fe fcd4 	bl	8001f8c <HAL_GetTick>
 80035e4:	0003      	movs	r3, r0
 80035e6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035e8:	e009      	b.n	80035fe <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ea:	f7fe fccf 	bl	8001f8c <HAL_GetTick>
 80035ee:	0002      	movs	r2, r0
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	4a27      	ldr	r2, [pc, #156]	; (8003694 <HAL_RCC_ClockConfig+0x1a4>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e042      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fe:	4b24      	ldr	r3, [pc, #144]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	220c      	movs	r2, #12
 8003604:	401a      	ands	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	429a      	cmp	r2, r3
 800360e:	d1ec      	bne.n	80035ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003610:	4b1e      	ldr	r3, [pc, #120]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2201      	movs	r2, #1
 8003616:	4013      	ands	r3, r2
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d211      	bcs.n	8003642 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800361e:	4b1b      	ldr	r3, [pc, #108]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2201      	movs	r2, #1
 8003624:	4393      	bics	r3, r2
 8003626:	0019      	movs	r1, r3
 8003628:	4b18      	ldr	r3, [pc, #96]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003630:	4b16      	ldr	r3, [pc, #88]	; (800368c <HAL_RCC_ClockConfig+0x19c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2201      	movs	r2, #1
 8003636:	4013      	ands	r3, r2
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d001      	beq.n	8003642 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e020      	b.n	8003684 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2204      	movs	r2, #4
 8003648:	4013      	ands	r3, r2
 800364a:	d009      	beq.n	8003660 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800364c:	4b10      	ldr	r3, [pc, #64]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	4a11      	ldr	r2, [pc, #68]	; (8003698 <HAL_RCC_ClockConfig+0x1a8>)
 8003652:	4013      	ands	r3, r2
 8003654:	0019      	movs	r1, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 800365c:	430a      	orrs	r2, r1
 800365e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003660:	f000 f820 	bl	80036a4 <HAL_RCC_GetSysClockFreq>
 8003664:	0001      	movs	r1, r0
 8003666:	4b0a      	ldr	r3, [pc, #40]	; (8003690 <HAL_RCC_ClockConfig+0x1a0>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	091b      	lsrs	r3, r3, #4
 800366c:	220f      	movs	r2, #15
 800366e:	4013      	ands	r3, r2
 8003670:	4a0a      	ldr	r2, [pc, #40]	; (800369c <HAL_RCC_ClockConfig+0x1ac>)
 8003672:	5cd3      	ldrb	r3, [r2, r3]
 8003674:	000a      	movs	r2, r1
 8003676:	40da      	lsrs	r2, r3
 8003678:	4b09      	ldr	r3, [pc, #36]	; (80036a0 <HAL_RCC_ClockConfig+0x1b0>)
 800367a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800367c:	2000      	movs	r0, #0
 800367e:	f7fe fbb3 	bl	8001de8 <HAL_InitTick>
  
  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	0018      	movs	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	b004      	add	sp, #16
 800368a:	bd80      	pop	{r7, pc}
 800368c:	40022000 	.word	0x40022000
 8003690:	40021000 	.word	0x40021000
 8003694:	00001388 	.word	0x00001388
 8003698:	fffff8ff 	.word	0xfffff8ff
 800369c:	080073ac 	.word	0x080073ac
 80036a0:	20000000 	.word	0x20000000

080036a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036a4:	b590      	push	{r4, r7, lr}
 80036a6:	b08f      	sub	sp, #60	; 0x3c
 80036a8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80036aa:	2314      	movs	r3, #20
 80036ac:	18fb      	adds	r3, r7, r3
 80036ae:	4a37      	ldr	r2, [pc, #220]	; (800378c <HAL_RCC_GetSysClockFreq+0xe8>)
 80036b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80036b2:	c313      	stmia	r3!, {r0, r1, r4}
 80036b4:	6812      	ldr	r2, [r2, #0]
 80036b6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80036b8:	1d3b      	adds	r3, r7, #4
 80036ba:	4a35      	ldr	r2, [pc, #212]	; (8003790 <HAL_RCC_GetSysClockFreq+0xec>)
 80036bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80036be:	c313      	stmia	r3!, {r0, r1, r4}
 80036c0:	6812      	ldr	r2, [r2, #0]
 80036c2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036c8:	2300      	movs	r3, #0
 80036ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80036cc:	2300      	movs	r3, #0
 80036ce:	637b      	str	r3, [r7, #52]	; 0x34
 80036d0:	2300      	movs	r3, #0
 80036d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80036d8:	4b2e      	ldr	r3, [pc, #184]	; (8003794 <HAL_RCC_GetSysClockFreq+0xf0>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e0:	220c      	movs	r2, #12
 80036e2:	4013      	ands	r3, r2
 80036e4:	2b08      	cmp	r3, #8
 80036e6:	d006      	beq.n	80036f6 <HAL_RCC_GetSysClockFreq+0x52>
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	d043      	beq.n	8003774 <HAL_RCC_GetSysClockFreq+0xd0>
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d144      	bne.n	800377a <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036f0:	4b29      	ldr	r3, [pc, #164]	; (8003798 <HAL_RCC_GetSysClockFreq+0xf4>)
 80036f2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80036f4:	e044      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80036f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f8:	0c9b      	lsrs	r3, r3, #18
 80036fa:	220f      	movs	r2, #15
 80036fc:	4013      	ands	r3, r2
 80036fe:	2214      	movs	r2, #20
 8003700:	18ba      	adds	r2, r7, r2
 8003702:	5cd3      	ldrb	r3, [r2, r3]
 8003704:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003706:	4b23      	ldr	r3, [pc, #140]	; (8003794 <HAL_RCC_GetSysClockFreq+0xf0>)
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	220f      	movs	r2, #15
 800370c:	4013      	ands	r3, r2
 800370e:	1d3a      	adds	r2, r7, #4
 8003710:	5cd3      	ldrb	r3, [r2, r3]
 8003712:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003716:	23c0      	movs	r3, #192	; 0xc0
 8003718:	025b      	lsls	r3, r3, #9
 800371a:	401a      	ands	r2, r3
 800371c:	2380      	movs	r3, #128	; 0x80
 800371e:	025b      	lsls	r3, r3, #9
 8003720:	429a      	cmp	r2, r3
 8003722:	d109      	bne.n	8003738 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003724:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003726:	481c      	ldr	r0, [pc, #112]	; (8003798 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003728:	f7fc fcee 	bl	8000108 <__udivsi3>
 800372c:	0003      	movs	r3, r0
 800372e:	001a      	movs	r2, r3
 8003730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003732:	4353      	muls	r3, r2
 8003734:	637b      	str	r3, [r7, #52]	; 0x34
 8003736:	e01a      	b.n	800376e <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003738:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800373a:	23c0      	movs	r3, #192	; 0xc0
 800373c:	025b      	lsls	r3, r3, #9
 800373e:	401a      	ands	r2, r3
 8003740:	23c0      	movs	r3, #192	; 0xc0
 8003742:	025b      	lsls	r3, r3, #9
 8003744:	429a      	cmp	r2, r3
 8003746:	d109      	bne.n	800375c <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003748:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800374a:	4814      	ldr	r0, [pc, #80]	; (800379c <HAL_RCC_GetSysClockFreq+0xf8>)
 800374c:	f7fc fcdc 	bl	8000108 <__udivsi3>
 8003750:	0003      	movs	r3, r0
 8003752:	001a      	movs	r2, r3
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	4353      	muls	r3, r2
 8003758:	637b      	str	r3, [r7, #52]	; 0x34
 800375a:	e008      	b.n	800376e <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800375c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800375e:	480e      	ldr	r0, [pc, #56]	; (8003798 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003760:	f7fc fcd2 	bl	8000108 <__udivsi3>
 8003764:	0003      	movs	r3, r0
 8003766:	001a      	movs	r2, r3
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376a:	4353      	muls	r3, r2
 800376c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800376e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003770:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003772:	e005      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003774:	4b09      	ldr	r3, [pc, #36]	; (800379c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003776:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003778:	e002      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800377a:	4b07      	ldr	r3, [pc, #28]	; (8003798 <HAL_RCC_GetSysClockFreq+0xf4>)
 800377c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800377e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003782:	0018      	movs	r0, r3
 8003784:	46bd      	mov	sp, r7
 8003786:	b00f      	add	sp, #60	; 0x3c
 8003788:	bd90      	pop	{r4, r7, pc}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	080072a4 	.word	0x080072a4
 8003790:	080072b4 	.word	0x080072b4
 8003794:	40021000 	.word	0x40021000
 8003798:	007a1200 	.word	0x007a1200
 800379c:	02dc6c00 	.word	0x02dc6c00

080037a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037a4:	4b02      	ldr	r3, [pc, #8]	; (80037b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80037a6:	681b      	ldr	r3, [r3, #0]
}
 80037a8:	0018      	movs	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	20000000 	.word	0x20000000

080037b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80037b8:	f7ff fff2 	bl	80037a0 <HAL_RCC_GetHCLKFreq>
 80037bc:	0001      	movs	r1, r0
 80037be:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	0a1b      	lsrs	r3, r3, #8
 80037c4:	2207      	movs	r2, #7
 80037c6:	4013      	ands	r3, r2
 80037c8:	4a04      	ldr	r2, [pc, #16]	; (80037dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80037ca:	5cd3      	ldrb	r3, [r2, r3]
 80037cc:	40d9      	lsrs	r1, r3
 80037ce:	000b      	movs	r3, r1
}    
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	46c0      	nop			; (mov r8, r8)
 80037d8:	40021000 	.word	0x40021000
 80037dc:	080073bc 	.word	0x080073bc

080037e0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2207      	movs	r2, #7
 80037ee:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037f0:	4b0e      	ldr	r3, [pc, #56]	; (800382c <HAL_RCC_GetClockConfig+0x4c>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2203      	movs	r2, #3
 80037f6:	401a      	ands	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80037fc:	4b0b      	ldr	r3, [pc, #44]	; (800382c <HAL_RCC_GetClockConfig+0x4c>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	22f0      	movs	r2, #240	; 0xf0
 8003802:	401a      	ands	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <HAL_RCC_GetClockConfig+0x4c>)
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	23e0      	movs	r3, #224	; 0xe0
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	401a      	ands	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8003816:	4b06      	ldr	r3, [pc, #24]	; (8003830 <HAL_RCC_GetClockConfig+0x50>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2201      	movs	r2, #1
 800381c:	401a      	ands	r2, r3
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	601a      	str	r2, [r3, #0]
}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	46bd      	mov	sp, r7
 8003826:	b002      	add	sp, #8
 8003828:	bd80      	pop	{r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	40021000 	.word	0x40021000
 8003830:	40022000 	.word	0x40022000

08003834 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	2380      	movs	r3, #128	; 0x80
 800384a:	025b      	lsls	r3, r3, #9
 800384c:	4013      	ands	r3, r2
 800384e:	d100      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003850:	e08f      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003852:	2317      	movs	r3, #23
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	2200      	movs	r2, #0
 8003858:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800385a:	4b6f      	ldr	r3, [pc, #444]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800385c:	69da      	ldr	r2, [r3, #28]
 800385e:	2380      	movs	r3, #128	; 0x80
 8003860:	055b      	lsls	r3, r3, #21
 8003862:	4013      	ands	r3, r2
 8003864:	d111      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003866:	4b6c      	ldr	r3, [pc, #432]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003868:	69da      	ldr	r2, [r3, #28]
 800386a:	4b6b      	ldr	r3, [pc, #428]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800386c:	2180      	movs	r1, #128	; 0x80
 800386e:	0549      	lsls	r1, r1, #21
 8003870:	430a      	orrs	r2, r1
 8003872:	61da      	str	r2, [r3, #28]
 8003874:	4b68      	ldr	r3, [pc, #416]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003876:	69da      	ldr	r2, [r3, #28]
 8003878:	2380      	movs	r3, #128	; 0x80
 800387a:	055b      	lsls	r3, r3, #21
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
 8003880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003882:	2317      	movs	r3, #23
 8003884:	18fb      	adds	r3, r7, r3
 8003886:	2201      	movs	r2, #1
 8003888:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388a:	4b64      	ldr	r3, [pc, #400]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	2380      	movs	r3, #128	; 0x80
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	4013      	ands	r3, r2
 8003894:	d11a      	bne.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003896:	4b61      	ldr	r3, [pc, #388]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	4b60      	ldr	r3, [pc, #384]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800389c:	2180      	movs	r1, #128	; 0x80
 800389e:	0049      	lsls	r1, r1, #1
 80038a0:	430a      	orrs	r2, r1
 80038a2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038a4:	f7fe fb72 	bl	8001f8c <HAL_GetTick>
 80038a8:	0003      	movs	r3, r0
 80038aa:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ac:	e008      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ae:	f7fe fb6d 	bl	8001f8c <HAL_GetTick>
 80038b2:	0002      	movs	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b64      	cmp	r3, #100	; 0x64
 80038ba:	d901      	bls.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e0a6      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c0:	4b56      	ldr	r3, [pc, #344]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	2380      	movs	r3, #128	; 0x80
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	4013      	ands	r3, r2
 80038ca:	d0f0      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038cc:	4b52      	ldr	r3, [pc, #328]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80038ce:	6a1a      	ldr	r2, [r3, #32]
 80038d0:	23c0      	movs	r3, #192	; 0xc0
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4013      	ands	r3, r2
 80038d6:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d034      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	23c0      	movs	r3, #192	; 0xc0
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	4013      	ands	r3, r2
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d02c      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038ee:	4b4a      	ldr	r3, [pc, #296]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	4a4b      	ldr	r2, [pc, #300]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038f8:	4b47      	ldr	r3, [pc, #284]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80038fa:	6a1a      	ldr	r2, [r3, #32]
 80038fc:	4b46      	ldr	r3, [pc, #280]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	0249      	lsls	r1, r1, #9
 8003902:	430a      	orrs	r2, r1
 8003904:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003906:	4b44      	ldr	r3, [pc, #272]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003908:	6a1a      	ldr	r2, [r3, #32]
 800390a:	4b43      	ldr	r3, [pc, #268]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800390c:	4945      	ldr	r1, [pc, #276]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800390e:	400a      	ands	r2, r1
 8003910:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003912:	4b41      	ldr	r3, [pc, #260]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2201      	movs	r2, #1
 800391c:	4013      	ands	r3, r2
 800391e:	d013      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003920:	f7fe fb34 	bl	8001f8c <HAL_GetTick>
 8003924:	0003      	movs	r3, r0
 8003926:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003928:	e009      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800392a:	f7fe fb2f 	bl	8001f8c <HAL_GetTick>
 800392e:	0002      	movs	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	4a3c      	ldr	r2, [pc, #240]	; (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d901      	bls.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e067      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800393e:	4b36      	ldr	r3, [pc, #216]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	2202      	movs	r2, #2
 8003944:	4013      	ands	r3, r2
 8003946:	d0f0      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003948:	4b33      	ldr	r3, [pc, #204]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800394a:	6a1b      	ldr	r3, [r3, #32]
 800394c:	4a34      	ldr	r2, [pc, #208]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800394e:	4013      	ands	r3, r2
 8003950:	0019      	movs	r1, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	4b30      	ldr	r3, [pc, #192]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003958:	430a      	orrs	r2, r1
 800395a:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800395c:	2317      	movs	r3, #23
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d105      	bne.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003966:	4b2c      	ldr	r3, [pc, #176]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003968:	69da      	ldr	r2, [r3, #28]
 800396a:	4b2b      	ldr	r3, [pc, #172]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800396c:	492f      	ldr	r1, [pc, #188]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800396e:	400a      	ands	r2, r1
 8003970:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2201      	movs	r2, #1
 8003978:	4013      	ands	r3, r2
 800397a:	d009      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800397c:	4b26      	ldr	r3, [pc, #152]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800397e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003980:	2203      	movs	r2, #3
 8003982:	4393      	bics	r3, r2
 8003984:	0019      	movs	r1, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	4b23      	ldr	r3, [pc, #140]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800398c:	430a      	orrs	r2, r1
 800398e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2202      	movs	r2, #2
 8003996:	4013      	ands	r3, r2
 8003998:	d009      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800399a:	4b1f      	ldr	r3, [pc, #124]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	4a24      	ldr	r2, [pc, #144]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	0019      	movs	r1, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	4b1b      	ldr	r3, [pc, #108]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80039aa:	430a      	orrs	r2, r1
 80039ac:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2220      	movs	r2, #32
 80039b4:	4013      	ands	r3, r2
 80039b6:	d009      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039b8:	4b17      	ldr	r3, [pc, #92]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80039ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039bc:	2210      	movs	r2, #16
 80039be:	4393      	bics	r3, r2
 80039c0:	0019      	movs	r1, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691a      	ldr	r2, [r3, #16]
 80039c6:	4b14      	ldr	r3, [pc, #80]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80039c8:	430a      	orrs	r2, r1
 80039ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	2380      	movs	r3, #128	; 0x80
 80039d2:	029b      	lsls	r3, r3, #10
 80039d4:	4013      	ands	r3, r2
 80039d6:	d009      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039d8:	4b0f      	ldr	r3, [pc, #60]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80039da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039dc:	2280      	movs	r2, #128	; 0x80
 80039de:	4393      	bics	r3, r2
 80039e0:	0019      	movs	r1, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	699a      	ldr	r2, [r3, #24]
 80039e6:	4b0c      	ldr	r3, [pc, #48]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80039e8:	430a      	orrs	r2, r1
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	2380      	movs	r3, #128	; 0x80
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4013      	ands	r3, r2
 80039f6:	d009      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	2240      	movs	r2, #64	; 0x40
 80039fe:	4393      	bics	r3, r2
 8003a00:	0019      	movs	r1, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	4b04      	ldr	r3, [pc, #16]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	0018      	movs	r0, r3
 8003a10:	46bd      	mov	sp, r7
 8003a12:	b006      	add	sp, #24
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40007000 	.word	0x40007000
 8003a20:	fffffcff 	.word	0xfffffcff
 8003a24:	fffeffff 	.word	0xfffeffff
 8003a28:	00001388 	.word	0x00001388
 8003a2c:	efffffff 	.word	0xefffffff
 8003a30:	fffcffff 	.word	0xfffcffff

08003a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e01e      	b.n	8003a84 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	223d      	movs	r2, #61	; 0x3d
 8003a4a:	5c9b      	ldrb	r3, [r3, r2]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d107      	bne.n	8003a62 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	223c      	movs	r2, #60	; 0x3c
 8003a56:	2100      	movs	r1, #0
 8003a58:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f000 f815 	bl	8003a8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	223d      	movs	r2, #61	; 0x3d
 8003a66:	2102      	movs	r1, #2
 8003a68:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3304      	adds	r3, #4
 8003a72:	0019      	movs	r1, r3
 8003a74:	0010      	movs	r0, r2
 8003a76:	f000 fafd 	bl	8004074 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	223d      	movs	r2, #61	; 0x3d
 8003a7e:	2101      	movs	r1, #1
 8003a80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	0018      	movs	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b002      	add	sp, #8
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a94:	46c0      	nop			; (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b002      	add	sp, #8
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68da      	ldr	r2, [r3, #12]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2101      	movs	r1, #1
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	2207      	movs	r2, #7
 8003abc:	4013      	ands	r3, r2
 8003abe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2b06      	cmp	r3, #6
 8003ac4:	d007      	beq.n	8003ad6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	0018      	movs	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b004      	add	sp, #16
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e01e      	b.n	8003b30 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	223d      	movs	r2, #61	; 0x3d
 8003af6:	5c9b      	ldrb	r3, [r3, r2]
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d107      	bne.n	8003b0e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	223c      	movs	r2, #60	; 0x3c
 8003b02:	2100      	movs	r1, #0
 8003b04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	0018      	movs	r0, r3
 8003b0a:	f7fe f8c5 	bl	8001c98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	223d      	movs	r2, #61	; 0x3d
 8003b12:	2102      	movs	r1, #2
 8003b14:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	0019      	movs	r1, r3
 8003b20:	0010      	movs	r0, r2
 8003b22:	f000 faa7 	bl	8004074 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	223d      	movs	r2, #61	; 0x3d
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	0018      	movs	r0, r3
 8003b32:	46bd      	mov	sp, r7
 8003b34:	b002      	add	sp, #8
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6839      	ldr	r1, [r7, #0]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f000 fd0e 	bl	800456c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a1a      	ldr	r2, [pc, #104]	; (8003bc0 <HAL_TIM_PWM_Start+0x88>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d00e      	beq.n	8003b78 <HAL_TIM_PWM_Start+0x40>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a19      	ldr	r2, [pc, #100]	; (8003bc4 <HAL_TIM_PWM_Start+0x8c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d009      	beq.n	8003b78 <HAL_TIM_PWM_Start+0x40>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a17      	ldr	r2, [pc, #92]	; (8003bc8 <HAL_TIM_PWM_Start+0x90>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d004      	beq.n	8003b78 <HAL_TIM_PWM_Start+0x40>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a16      	ldr	r2, [pc, #88]	; (8003bcc <HAL_TIM_PWM_Start+0x94>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d101      	bne.n	8003b7c <HAL_TIM_PWM_Start+0x44>
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e000      	b.n	8003b7e <HAL_TIM_PWM_Start+0x46>
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d008      	beq.n	8003b94 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2180      	movs	r1, #128	; 0x80
 8003b8e:	0209      	lsls	r1, r1, #8
 8003b90:	430a      	orrs	r2, r1
 8003b92:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2207      	movs	r2, #7
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2b06      	cmp	r3, #6
 8003ba4:	d007      	beq.n	8003bb6 <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	0018      	movs	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b004      	add	sp, #16
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40012c00 	.word	0x40012c00
 8003bc4:	40014000 	.word	0x40014000
 8003bc8:	40014400 	.word	0x40014400
 8003bcc:	40014800 	.word	0x40014800

08003bd0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6839      	ldr	r1, [r7, #0]
 8003be0:	2200      	movs	r2, #0
 8003be2:	0018      	movs	r0, r3
 8003be4:	f000 fcc2 	bl	800456c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a23      	ldr	r2, [pc, #140]	; (8003c7c <HAL_TIM_PWM_Stop+0xac>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00e      	beq.n	8003c10 <HAL_TIM_PWM_Stop+0x40>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a22      	ldr	r2, [pc, #136]	; (8003c80 <HAL_TIM_PWM_Stop+0xb0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d009      	beq.n	8003c10 <HAL_TIM_PWM_Stop+0x40>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a20      	ldr	r2, [pc, #128]	; (8003c84 <HAL_TIM_PWM_Stop+0xb4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d004      	beq.n	8003c10 <HAL_TIM_PWM_Stop+0x40>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a1f      	ldr	r2, [pc, #124]	; (8003c88 <HAL_TIM_PWM_Stop+0xb8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d101      	bne.n	8003c14 <HAL_TIM_PWM_Stop+0x44>
 8003c10:	2301      	movs	r3, #1
 8003c12:	e000      	b.n	8003c16 <HAL_TIM_PWM_Stop+0x46>
 8003c14:	2300      	movs	r3, #0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d013      	beq.n	8003c42 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	4a1a      	ldr	r2, [pc, #104]	; (8003c8c <HAL_TIM_PWM_Stop+0xbc>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	d10d      	bne.n	8003c42 <HAL_TIM_PWM_Stop+0x72>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	4a18      	ldr	r2, [pc, #96]	; (8003c90 <HAL_TIM_PWM_Stop+0xc0>)
 8003c2e:	4013      	ands	r3, r2
 8003c30:	d107      	bne.n	8003c42 <HAL_TIM_PWM_Stop+0x72>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4915      	ldr	r1, [pc, #84]	; (8003c94 <HAL_TIM_PWM_Stop+0xc4>)
 8003c3e:	400a      	ands	r2, r1
 8003c40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	4a10      	ldr	r2, [pc, #64]	; (8003c8c <HAL_TIM_PWM_Stop+0xbc>)
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d10d      	bne.n	8003c6a <HAL_TIM_PWM_Stop+0x9a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	4a0e      	ldr	r2, [pc, #56]	; (8003c90 <HAL_TIM_PWM_Stop+0xc0>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	d107      	bne.n	8003c6a <HAL_TIM_PWM_Stop+0x9a>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2101      	movs	r1, #1
 8003c66:	438a      	bics	r2, r1
 8003c68:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	223d      	movs	r2, #61	; 0x3d
 8003c6e:	2101      	movs	r1, #1
 8003c70:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	0018      	movs	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	b002      	add	sp, #8
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40012c00 	.word	0x40012c00
 8003c80:	40014000 	.word	0x40014000
 8003c84:	40014400 	.word	0x40014400
 8003c88:	40014800 	.word	0x40014800
 8003c8c:	00001111 	.word	0x00001111
 8003c90:	00000444 	.word	0x00000444
 8003c94:	ffff7fff 	.word	0xffff7fff

08003c98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	4013      	ands	r3, r2
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d124      	bne.n	8003cf8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d11d      	bne.n	8003cf8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2203      	movs	r2, #3
 8003cc2:	4252      	negs	r2, r2
 8003cc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	2203      	movs	r2, #3
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d004      	beq.n	8003ce2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 f9b2 	bl	8004044 <HAL_TIM_IC_CaptureCallback>
 8003ce0:	e007      	b.n	8003cf2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f000 f9a5 	bl	8004034 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	0018      	movs	r0, r3
 8003cee:	f000 f9b1 	bl	8004054 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2204      	movs	r2, #4
 8003d00:	4013      	ands	r3, r2
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d125      	bne.n	8003d52 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	2204      	movs	r2, #4
 8003d0e:	4013      	ands	r3, r2
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d11e      	bne.n	8003d52 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2205      	movs	r2, #5
 8003d1a:	4252      	negs	r2, r2
 8003d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2202      	movs	r2, #2
 8003d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	699a      	ldr	r2, [r3, #24]
 8003d2a:	23c0      	movs	r3, #192	; 0xc0
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d004      	beq.n	8003d3c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	0018      	movs	r0, r3
 8003d36:	f000 f985 	bl	8004044 <HAL_TIM_IC_CaptureCallback>
 8003d3a:	e007      	b.n	8003d4c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 f978 	bl	8004034 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	0018      	movs	r0, r3
 8003d48:	f000 f984 	bl	8004054 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	2208      	movs	r2, #8
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d124      	bne.n	8003daa <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2208      	movs	r2, #8
 8003d68:	4013      	ands	r3, r2
 8003d6a:	2b08      	cmp	r3, #8
 8003d6c:	d11d      	bne.n	8003daa <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2209      	movs	r2, #9
 8003d74:	4252      	negs	r2, r2
 8003d76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	2203      	movs	r2, #3
 8003d86:	4013      	ands	r3, r2
 8003d88:	d004      	beq.n	8003d94 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	0018      	movs	r0, r3
 8003d8e:	f000 f959 	bl	8004044 <HAL_TIM_IC_CaptureCallback>
 8003d92:	e007      	b.n	8003da4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	0018      	movs	r0, r3
 8003d98:	f000 f94c 	bl	8004034 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 f958 	bl	8004054 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	2210      	movs	r2, #16
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b10      	cmp	r3, #16
 8003db6:	d125      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	2210      	movs	r2, #16
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	2b10      	cmp	r3, #16
 8003dc4:	d11e      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2211      	movs	r2, #17
 8003dcc:	4252      	negs	r2, r2
 8003dce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	69da      	ldr	r2, [r3, #28]
 8003ddc:	23c0      	movs	r3, #192	; 0xc0
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4013      	ands	r3, r2
 8003de2:	d004      	beq.n	8003dee <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	0018      	movs	r0, r3
 8003de8:	f000 f92c 	bl	8004044 <HAL_TIM_IC_CaptureCallback>
 8003dec:	e007      	b.n	8003dfe <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	0018      	movs	r0, r3
 8003df2:	f000 f91f 	bl	8004034 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f000 f92b 	bl	8004054 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d10f      	bne.n	8003e32 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d108      	bne.n	8003e32 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2202      	movs	r2, #2
 8003e26:	4252      	negs	r2, r2
 8003e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f7fd fe83 	bl	8001b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	2280      	movs	r2, #128	; 0x80
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b80      	cmp	r3, #128	; 0x80
 8003e3e:	d10f      	bne.n	8003e60 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	2280      	movs	r2, #128	; 0x80
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b80      	cmp	r3, #128	; 0x80
 8003e4c:	d108      	bne.n	8003e60 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2281      	movs	r2, #129	; 0x81
 8003e54:	4252      	negs	r2, r2
 8003e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	f000 fc10 	bl	8004680 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2240      	movs	r2, #64	; 0x40
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b40      	cmp	r3, #64	; 0x40
 8003e6c:	d10f      	bne.n	8003e8e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	2240      	movs	r2, #64	; 0x40
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b40      	cmp	r3, #64	; 0x40
 8003e7a:	d108      	bne.n	8003e8e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2241      	movs	r2, #65	; 0x41
 8003e82:	4252      	negs	r2, r2
 8003e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f000 f8eb 	bl	8004064 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	2220      	movs	r2, #32
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	d10f      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b20      	cmp	r3, #32
 8003ea8:	d108      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2221      	movs	r2, #33	; 0x21
 8003eb0:	4252      	negs	r2, r2
 8003eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	f000 fbda 	bl	8004670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ebc:	46c0      	nop			; (mov r8, r8)
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	b002      	add	sp, #8
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	223c      	movs	r2, #60	; 0x3c
 8003ed4:	5c9b      	ldrb	r3, [r3, r2]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d101      	bne.n	8003ede <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e0a4      	b.n	8004028 <HAL_TIM_PWM_ConfigChannel+0x164>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	223c      	movs	r2, #60	; 0x3c
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	223d      	movs	r2, #61	; 0x3d
 8003eea:	2102      	movs	r1, #2
 8003eec:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d029      	beq.n	8003f48 <HAL_TIM_PWM_ConfigChannel+0x84>
 8003ef4:	d802      	bhi.n	8003efc <HAL_TIM_PWM_ConfigChannel+0x38>
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d005      	beq.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8003efa:	e08c      	b.n	8004016 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8003efc:	2b08      	cmp	r3, #8
 8003efe:	d046      	beq.n	8003f8e <HAL_TIM_PWM_ConfigChannel+0xca>
 8003f00:	2b0c      	cmp	r3, #12
 8003f02:	d065      	beq.n	8003fd0 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8003f04:	e087      	b.n	8004016 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	0011      	movs	r1, r2
 8003f0e:	0018      	movs	r0, r3
 8003f10:	f000 f930 	bl	8004174 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699a      	ldr	r2, [r3, #24]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2108      	movs	r1, #8
 8003f20:	430a      	orrs	r2, r1
 8003f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2104      	movs	r1, #4
 8003f30:	438a      	bics	r2, r1
 8003f32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6999      	ldr	r1, [r3, #24]
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	691a      	ldr	r2, [r3, #16]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	619a      	str	r2, [r3, #24]
      break;
 8003f46:	e066      	b.n	8004016 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68ba      	ldr	r2, [r7, #8]
 8003f4e:	0011      	movs	r1, r2
 8003f50:	0018      	movs	r0, r3
 8003f52:	f000 f997 	bl	8004284 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	699a      	ldr	r2, [r3, #24]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2180      	movs	r1, #128	; 0x80
 8003f62:	0109      	lsls	r1, r1, #4
 8003f64:	430a      	orrs	r2, r1
 8003f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	492f      	ldr	r1, [pc, #188]	; (8004030 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003f74:	400a      	ands	r2, r1
 8003f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6999      	ldr	r1, [r3, #24]
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	021a      	lsls	r2, r3, #8
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	619a      	str	r2, [r3, #24]
      break;
 8003f8c:	e043      	b.n	8004016 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68ba      	ldr	r2, [r7, #8]
 8003f94:	0011      	movs	r1, r2
 8003f96:	0018      	movs	r0, r3
 8003f98:	f000 f9f8 	bl	800438c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69da      	ldr	r2, [r3, #28]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2108      	movs	r1, #8
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69da      	ldr	r2, [r3, #28]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2104      	movs	r1, #4
 8003fb8:	438a      	bics	r2, r1
 8003fba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	69d9      	ldr	r1, [r3, #28]
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	691a      	ldr	r2, [r3, #16]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	61da      	str	r2, [r3, #28]
      break;
 8003fce:	e022      	b.n	8004016 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	0011      	movs	r1, r2
 8003fd8:	0018      	movs	r0, r3
 8003fda:	f000 fa5d 	bl	8004498 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	69da      	ldr	r2, [r3, #28]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2180      	movs	r1, #128	; 0x80
 8003fea:	0109      	lsls	r1, r1, #4
 8003fec:	430a      	orrs	r2, r1
 8003fee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	69da      	ldr	r2, [r3, #28]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	490d      	ldr	r1, [pc, #52]	; (8004030 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003ffc:	400a      	ands	r2, r1
 8003ffe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	69d9      	ldr	r1, [r3, #28]
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	021a      	lsls	r2, r3, #8
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	61da      	str	r2, [r3, #28]
      break;
 8004014:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	223d      	movs	r2, #61	; 0x3d
 800401a:	2101      	movs	r1, #1
 800401c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	223c      	movs	r2, #60	; 0x3c
 8004022:	2100      	movs	r1, #0
 8004024:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	0018      	movs	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	b004      	add	sp, #16
 800402e:	bd80      	pop	{r7, pc}
 8004030:	fffffbff 	.word	0xfffffbff

08004034 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800403c:	46c0      	nop			; (mov r8, r8)
 800403e:	46bd      	mov	sp, r7
 8004040:	b002      	add	sp, #8
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800404c:	46c0      	nop			; (mov r8, r8)
 800404e:	46bd      	mov	sp, r7
 8004050:	b002      	add	sp, #8
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800405c:	46c0      	nop			; (mov r8, r8)
 800405e:	46bd      	mov	sp, r7
 8004060:	b002      	add	sp, #8
 8004062:	bd80      	pop	{r7, pc}

08004064 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800406c:	46c0      	nop			; (mov r8, r8)
 800406e:	46bd      	mov	sp, r7
 8004070:	b002      	add	sp, #8
 8004072:	bd80      	pop	{r7, pc}

08004074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a34      	ldr	r2, [pc, #208]	; (8004158 <TIM_Base_SetConfig+0xe4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d008      	beq.n	800409e <TIM_Base_SetConfig+0x2a>
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	2380      	movs	r3, #128	; 0x80
 8004090:	05db      	lsls	r3, r3, #23
 8004092:	429a      	cmp	r2, r3
 8004094:	d003      	beq.n	800409e <TIM_Base_SetConfig+0x2a>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a30      	ldr	r2, [pc, #192]	; (800415c <TIM_Base_SetConfig+0xe8>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d108      	bne.n	80040b0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2270      	movs	r2, #112	; 0x70
 80040a2:	4393      	bics	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a29      	ldr	r2, [pc, #164]	; (8004158 <TIM_Base_SetConfig+0xe4>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d018      	beq.n	80040ea <TIM_Base_SetConfig+0x76>
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	2380      	movs	r3, #128	; 0x80
 80040bc:	05db      	lsls	r3, r3, #23
 80040be:	429a      	cmp	r2, r3
 80040c0:	d013      	beq.n	80040ea <TIM_Base_SetConfig+0x76>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a25      	ldr	r2, [pc, #148]	; (800415c <TIM_Base_SetConfig+0xe8>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d00f      	beq.n	80040ea <TIM_Base_SetConfig+0x76>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a24      	ldr	r2, [pc, #144]	; (8004160 <TIM_Base_SetConfig+0xec>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d00b      	beq.n	80040ea <TIM_Base_SetConfig+0x76>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a23      	ldr	r2, [pc, #140]	; (8004164 <TIM_Base_SetConfig+0xf0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d007      	beq.n	80040ea <TIM_Base_SetConfig+0x76>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a22      	ldr	r2, [pc, #136]	; (8004168 <TIM_Base_SetConfig+0xf4>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d003      	beq.n	80040ea <TIM_Base_SetConfig+0x76>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a21      	ldr	r2, [pc, #132]	; (800416c <TIM_Base_SetConfig+0xf8>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d108      	bne.n	80040fc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	4a20      	ldr	r2, [pc, #128]	; (8004170 <TIM_Base_SetConfig+0xfc>)
 80040ee:	4013      	ands	r3, r2
 80040f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2280      	movs	r2, #128	; 0x80
 8004100:	4393      	bics	r3, r2
 8004102:	001a      	movs	r2, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	4313      	orrs	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a0c      	ldr	r2, [pc, #48]	; (8004158 <TIM_Base_SetConfig+0xe4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00b      	beq.n	8004142 <TIM_Base_SetConfig+0xce>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a0d      	ldr	r2, [pc, #52]	; (8004164 <TIM_Base_SetConfig+0xf0>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d007      	beq.n	8004142 <TIM_Base_SetConfig+0xce>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a0c      	ldr	r2, [pc, #48]	; (8004168 <TIM_Base_SetConfig+0xf4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d003      	beq.n	8004142 <TIM_Base_SetConfig+0xce>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a0b      	ldr	r2, [pc, #44]	; (800416c <TIM_Base_SetConfig+0xf8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d103      	bne.n	800414a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	691a      	ldr	r2, [r3, #16]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	615a      	str	r2, [r3, #20]
}
 8004150:	46c0      	nop			; (mov r8, r8)
 8004152:	46bd      	mov	sp, r7
 8004154:	b004      	add	sp, #16
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40012c00 	.word	0x40012c00
 800415c:	40000400 	.word	0x40000400
 8004160:	40002000 	.word	0x40002000
 8004164:	40014000 	.word	0x40014000
 8004168:	40014400 	.word	0x40014400
 800416c:	40014800 	.word	0x40014800
 8004170:	fffffcff 	.word	0xfffffcff

08004174 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	2201      	movs	r2, #1
 8004184:	4393      	bics	r3, r2
 8004186:	001a      	movs	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2270      	movs	r2, #112	; 0x70
 80041a2:	4393      	bics	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2203      	movs	r2, #3
 80041aa:	4393      	bics	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	2202      	movs	r2, #2
 80041bc:	4393      	bics	r3, r2
 80041be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a27      	ldr	r2, [pc, #156]	; (800426c <TIM_OC1_SetConfig+0xf8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00b      	beq.n	80041ea <TIM_OC1_SetConfig+0x76>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a26      	ldr	r2, [pc, #152]	; (8004270 <TIM_OC1_SetConfig+0xfc>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d007      	beq.n	80041ea <TIM_OC1_SetConfig+0x76>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a25      	ldr	r2, [pc, #148]	; (8004274 <TIM_OC1_SetConfig+0x100>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d003      	beq.n	80041ea <TIM_OC1_SetConfig+0x76>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a24      	ldr	r2, [pc, #144]	; (8004278 <TIM_OC1_SetConfig+0x104>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d10c      	bne.n	8004204 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	2208      	movs	r2, #8
 80041ee:	4393      	bics	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2204      	movs	r2, #4
 8004200:	4393      	bics	r3, r2
 8004202:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a19      	ldr	r2, [pc, #100]	; (800426c <TIM_OC1_SetConfig+0xf8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d00b      	beq.n	8004224 <TIM_OC1_SetConfig+0xb0>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a18      	ldr	r2, [pc, #96]	; (8004270 <TIM_OC1_SetConfig+0xfc>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d007      	beq.n	8004224 <TIM_OC1_SetConfig+0xb0>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a17      	ldr	r2, [pc, #92]	; (8004274 <TIM_OC1_SetConfig+0x100>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d003      	beq.n	8004224 <TIM_OC1_SetConfig+0xb0>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a16      	ldr	r2, [pc, #88]	; (8004278 <TIM_OC1_SetConfig+0x104>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d111      	bne.n	8004248 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	4a15      	ldr	r2, [pc, #84]	; (800427c <TIM_OC1_SetConfig+0x108>)
 8004228:	4013      	ands	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	4a14      	ldr	r2, [pc, #80]	; (8004280 <TIM_OC1_SetConfig+0x10c>)
 8004230:	4013      	ands	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	621a      	str	r2, [r3, #32]
}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	46bd      	mov	sp, r7
 8004266:	b006      	add	sp, #24
 8004268:	bd80      	pop	{r7, pc}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	40012c00 	.word	0x40012c00
 8004270:	40014000 	.word	0x40014000
 8004274:	40014400 	.word	0x40014400
 8004278:	40014800 	.word	0x40014800
 800427c:	fffffeff 	.word	0xfffffeff
 8004280:	fffffdff 	.word	0xfffffdff

08004284 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	2210      	movs	r2, #16
 8004294:	4393      	bics	r3, r2
 8004296:	001a      	movs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	4a2e      	ldr	r2, [pc, #184]	; (800436c <TIM_OC2_SetConfig+0xe8>)
 80042b2:	4013      	ands	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	4a2d      	ldr	r2, [pc, #180]	; (8004370 <TIM_OC2_SetConfig+0xec>)
 80042ba:	4013      	ands	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	021b      	lsls	r3, r3, #8
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	2220      	movs	r2, #32
 80042ce:	4393      	bics	r3, r2
 80042d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a24      	ldr	r2, [pc, #144]	; (8004374 <TIM_OC2_SetConfig+0xf0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d10d      	bne.n	8004302 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2280      	movs	r2, #128	; 0x80
 80042ea:	4393      	bics	r3, r2
 80042ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2240      	movs	r2, #64	; 0x40
 80042fe:	4393      	bics	r3, r2
 8004300:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a1b      	ldr	r2, [pc, #108]	; (8004374 <TIM_OC2_SetConfig+0xf0>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00b      	beq.n	8004322 <TIM_OC2_SetConfig+0x9e>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a1a      	ldr	r2, [pc, #104]	; (8004378 <TIM_OC2_SetConfig+0xf4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d007      	beq.n	8004322 <TIM_OC2_SetConfig+0x9e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a19      	ldr	r2, [pc, #100]	; (800437c <TIM_OC2_SetConfig+0xf8>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d003      	beq.n	8004322 <TIM_OC2_SetConfig+0x9e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a18      	ldr	r2, [pc, #96]	; (8004380 <TIM_OC2_SetConfig+0xfc>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d113      	bne.n	800434a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	4a17      	ldr	r2, [pc, #92]	; (8004384 <TIM_OC2_SetConfig+0x100>)
 8004326:	4013      	ands	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4a16      	ldr	r2, [pc, #88]	; (8004388 <TIM_OC2_SetConfig+0x104>)
 800432e:	4013      	ands	r3, r2
 8004330:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4313      	orrs	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4313      	orrs	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	621a      	str	r2, [r3, #32]
}
 8004364:	46c0      	nop			; (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b006      	add	sp, #24
 800436a:	bd80      	pop	{r7, pc}
 800436c:	ffff8fff 	.word	0xffff8fff
 8004370:	fffffcff 	.word	0xfffffcff
 8004374:	40012c00 	.word	0x40012c00
 8004378:	40014000 	.word	0x40014000
 800437c:	40014400 	.word	0x40014400
 8004380:	40014800 	.word	0x40014800
 8004384:	fffffbff 	.word	0xfffffbff
 8004388:	fffff7ff 	.word	0xfffff7ff

0800438c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	4a35      	ldr	r2, [pc, #212]	; (8004470 <TIM_OC3_SetConfig+0xe4>)
 800439c:	401a      	ands	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2270      	movs	r2, #112	; 0x70
 80043b8:	4393      	bics	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2203      	movs	r2, #3
 80043c0:	4393      	bics	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	4a28      	ldr	r2, [pc, #160]	; (8004474 <TIM_OC3_SetConfig+0xe8>)
 80043d2:	4013      	ands	r3, r2
 80043d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	021b      	lsls	r3, r3, #8
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	4313      	orrs	r3, r2
 80043e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a24      	ldr	r2, [pc, #144]	; (8004478 <TIM_OC3_SetConfig+0xec>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d10d      	bne.n	8004406 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	4a23      	ldr	r2, [pc, #140]	; (800447c <TIM_OC3_SetConfig+0xf0>)
 80043ee:	4013      	ands	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	021b      	lsls	r3, r3, #8
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	4a1f      	ldr	r2, [pc, #124]	; (8004480 <TIM_OC3_SetConfig+0xf4>)
 8004402:	4013      	ands	r3, r2
 8004404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a1b      	ldr	r2, [pc, #108]	; (8004478 <TIM_OC3_SetConfig+0xec>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d00b      	beq.n	8004426 <TIM_OC3_SetConfig+0x9a>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a1c      	ldr	r2, [pc, #112]	; (8004484 <TIM_OC3_SetConfig+0xf8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d007      	beq.n	8004426 <TIM_OC3_SetConfig+0x9a>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a1b      	ldr	r2, [pc, #108]	; (8004488 <TIM_OC3_SetConfig+0xfc>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d003      	beq.n	8004426 <TIM_OC3_SetConfig+0x9a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a1a      	ldr	r2, [pc, #104]	; (800448c <TIM_OC3_SetConfig+0x100>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d113      	bne.n	800444e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4a19      	ldr	r2, [pc, #100]	; (8004490 <TIM_OC3_SetConfig+0x104>)
 800442a:	4013      	ands	r3, r2
 800442c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4a18      	ldr	r2, [pc, #96]	; (8004494 <TIM_OC3_SetConfig+0x108>)
 8004432:	4013      	ands	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4313      	orrs	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	621a      	str	r2, [r3, #32]
}
 8004468:	46c0      	nop			; (mov r8, r8)
 800446a:	46bd      	mov	sp, r7
 800446c:	b006      	add	sp, #24
 800446e:	bd80      	pop	{r7, pc}
 8004470:	fffffeff 	.word	0xfffffeff
 8004474:	fffffdff 	.word	0xfffffdff
 8004478:	40012c00 	.word	0x40012c00
 800447c:	fffff7ff 	.word	0xfffff7ff
 8004480:	fffffbff 	.word	0xfffffbff
 8004484:	40014000 	.word	0x40014000
 8004488:	40014400 	.word	0x40014400
 800448c:	40014800 	.word	0x40014800
 8004490:	ffffefff 	.word	0xffffefff
 8004494:	ffffdfff 	.word	0xffffdfff

08004498 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	4a28      	ldr	r2, [pc, #160]	; (8004548 <TIM_OC4_SetConfig+0xb0>)
 80044a8:	401a      	ands	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4a22      	ldr	r2, [pc, #136]	; (800454c <TIM_OC4_SetConfig+0xb4>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4a21      	ldr	r2, [pc, #132]	; (8004550 <TIM_OC4_SetConfig+0xb8>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4a1d      	ldr	r2, [pc, #116]	; (8004554 <TIM_OC4_SetConfig+0xbc>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	031b      	lsls	r3, r3, #12
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a19      	ldr	r2, [pc, #100]	; (8004558 <TIM_OC4_SetConfig+0xc0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d00b      	beq.n	8004510 <TIM_OC4_SetConfig+0x78>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a18      	ldr	r2, [pc, #96]	; (800455c <TIM_OC4_SetConfig+0xc4>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d007      	beq.n	8004510 <TIM_OC4_SetConfig+0x78>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a17      	ldr	r2, [pc, #92]	; (8004560 <TIM_OC4_SetConfig+0xc8>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d003      	beq.n	8004510 <TIM_OC4_SetConfig+0x78>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a16      	ldr	r2, [pc, #88]	; (8004564 <TIM_OC4_SetConfig+0xcc>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d109      	bne.n	8004524 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	4a15      	ldr	r2, [pc, #84]	; (8004568 <TIM_OC4_SetConfig+0xd0>)
 8004514:	4013      	ands	r3, r2
 8004516:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	019b      	lsls	r3, r3, #6
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4313      	orrs	r3, r2
 8004522:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	697a      	ldr	r2, [r7, #20]
 8004528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	621a      	str	r2, [r3, #32]
}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	46bd      	mov	sp, r7
 8004542:	b006      	add	sp, #24
 8004544:	bd80      	pop	{r7, pc}
 8004546:	46c0      	nop			; (mov r8, r8)
 8004548:	ffffefff 	.word	0xffffefff
 800454c:	ffff8fff 	.word	0xffff8fff
 8004550:	fffffcff 	.word	0xfffffcff
 8004554:	ffffdfff 	.word	0xffffdfff
 8004558:	40012c00 	.word	0x40012c00
 800455c:	40014000 	.word	0x40014000
 8004560:	40014400 	.word	0x40014400
 8004564:	40014800 	.word	0x40014800
 8004568:	ffffbfff 	.word	0xffffbfff

0800456c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	221f      	movs	r2, #31
 800457c:	4013      	ands	r3, r2
 800457e:	2201      	movs	r2, #1
 8004580:	409a      	lsls	r2, r3
 8004582:	0013      	movs	r3, r2
 8004584:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	43d2      	mvns	r2, r2
 800458e:	401a      	ands	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a1a      	ldr	r2, [r3, #32]
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	211f      	movs	r1, #31
 800459c:	400b      	ands	r3, r1
 800459e:	6879      	ldr	r1, [r7, #4]
 80045a0:	4099      	lsls	r1, r3
 80045a2:	000b      	movs	r3, r1
 80045a4:	431a      	orrs	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	621a      	str	r2, [r3, #32]
}
 80045aa:	46c0      	nop			; (mov r8, r8)
 80045ac:	46bd      	mov	sp, r7
 80045ae:	b006      	add	sp, #24
 80045b0:	bd80      	pop	{r7, pc}
	...

080045b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	223c      	movs	r2, #60	; 0x3c
 80045c2:	5c9b      	ldrb	r3, [r3, r2]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d101      	bne.n	80045cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045c8:	2302      	movs	r3, #2
 80045ca:	e047      	b.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	223c      	movs	r2, #60	; 0x3c
 80045d0:	2101      	movs	r1, #1
 80045d2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	223d      	movs	r2, #61	; 0x3d
 80045d8:	2102      	movs	r1, #2
 80045da:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2270      	movs	r2, #112	; 0x70
 80045f0:	4393      	bics	r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a16      	ldr	r2, [pc, #88]	; (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d00f      	beq.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	2380      	movs	r3, #128	; 0x80
 8004616:	05db      	lsls	r3, r3, #23
 8004618:	429a      	cmp	r2, r3
 800461a:	d009      	beq.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a11      	ldr	r2, [pc, #68]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d004      	beq.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a10      	ldr	r2, [pc, #64]	; (800466c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d10c      	bne.n	800464a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2280      	movs	r2, #128	; 0x80
 8004634:	4393      	bics	r3, r2
 8004636:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	4313      	orrs	r3, r2
 8004640:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	223d      	movs	r2, #61	; 0x3d
 800464e:	2101      	movs	r1, #1
 8004650:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	223c      	movs	r2, #60	; 0x3c
 8004656:	2100      	movs	r1, #0
 8004658:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	0018      	movs	r0, r3
 800465e:	46bd      	mov	sp, r7
 8004660:	b004      	add	sp, #16
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40012c00 	.word	0x40012c00
 8004668:	40000400 	.word	0x40000400
 800466c:	40014000 	.word	0x40014000

08004670 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004678:	46c0      	nop			; (mov r8, r8)
 800467a:	46bd      	mov	sp, r7
 800467c:	b002      	add	sp, #8
 800467e:	bd80      	pop	{r7, pc}

08004680 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004688:	46c0      	nop			; (mov r8, r8)
 800468a:	46bd      	mov	sp, r7
 800468c:	b002      	add	sp, #8
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e044      	b.n	800472c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d107      	bne.n	80046ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2270      	movs	r2, #112	; 0x70
 80046ae:	2100      	movs	r1, #0
 80046b0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f7fd fb4b 	bl	8001d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2224      	movs	r2, #36	; 0x24
 80046be:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2101      	movs	r1, #1
 80046cc:	438a      	bics	r2, r1
 80046ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	0018      	movs	r0, r3
 80046d4:	f000 f830 	bl	8004738 <UART_SetConfig>
 80046d8:	0003      	movs	r3, r0
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d101      	bne.n	80046e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e024      	b.n	800472c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	0018      	movs	r0, r3
 80046ee:	f000 f9ef 	bl	8004ad0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	490d      	ldr	r1, [pc, #52]	; (8004734 <HAL_UART_Init+0xa4>)
 80046fe:	400a      	ands	r2, r1
 8004700:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	212a      	movs	r1, #42	; 0x2a
 800470e:	438a      	bics	r2, r1
 8004710:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2101      	movs	r1, #1
 800471e:	430a      	orrs	r2, r1
 8004720:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	0018      	movs	r0, r3
 8004726:	f000 fa87 	bl	8004c38 <UART_CheckIdleState>
 800472a:	0003      	movs	r3, r0
}
 800472c:	0018      	movs	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	b002      	add	sp, #8
 8004732:	bd80      	pop	{r7, pc}
 8004734:	ffffb7ff 	.word	0xffffb7ff

08004738 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b088      	sub	sp, #32
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004740:	2300      	movs	r3, #0
 8004742:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004744:	2317      	movs	r3, #23
 8004746:	18fb      	adds	r3, r7, r3
 8004748:	2200      	movs	r2, #0
 800474a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	431a      	orrs	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	4313      	orrs	r3, r2
 8004762:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4ac5      	ldr	r2, [pc, #788]	; (8004a80 <UART_SetConfig+0x348>)
 800476c:	4013      	ands	r3, r2
 800476e:	0019      	movs	r1, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	430a      	orrs	r2, r1
 8004778:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	4ac0      	ldr	r2, [pc, #768]	; (8004a84 <UART_SetConfig+0x34c>)
 8004782:	4013      	ands	r3, r2
 8004784:	0019      	movs	r1, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	4ab7      	ldr	r2, [pc, #732]	; (8004a88 <UART_SetConfig+0x350>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	0019      	movs	r1, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4ab3      	ldr	r2, [pc, #716]	; (8004a8c <UART_SetConfig+0x354>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d125      	bne.n	800480e <UART_SetConfig+0xd6>
 80047c2:	4bb3      	ldr	r3, [pc, #716]	; (8004a90 <UART_SetConfig+0x358>)
 80047c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c6:	2203      	movs	r2, #3
 80047c8:	4013      	ands	r3, r2
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d00f      	beq.n	80047ee <UART_SetConfig+0xb6>
 80047ce:	d304      	bcc.n	80047da <UART_SetConfig+0xa2>
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d011      	beq.n	80047f8 <UART_SetConfig+0xc0>
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d005      	beq.n	80047e4 <UART_SetConfig+0xac>
 80047d8:	e013      	b.n	8004802 <UART_SetConfig+0xca>
 80047da:	231f      	movs	r3, #31
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
 80047e2:	e064      	b.n	80048ae <UART_SetConfig+0x176>
 80047e4:	231f      	movs	r3, #31
 80047e6:	18fb      	adds	r3, r7, r3
 80047e8:	2202      	movs	r2, #2
 80047ea:	701a      	strb	r2, [r3, #0]
 80047ec:	e05f      	b.n	80048ae <UART_SetConfig+0x176>
 80047ee:	231f      	movs	r3, #31
 80047f0:	18fb      	adds	r3, r7, r3
 80047f2:	2204      	movs	r2, #4
 80047f4:	701a      	strb	r2, [r3, #0]
 80047f6:	e05a      	b.n	80048ae <UART_SetConfig+0x176>
 80047f8:	231f      	movs	r3, #31
 80047fa:	18fb      	adds	r3, r7, r3
 80047fc:	2208      	movs	r2, #8
 80047fe:	701a      	strb	r2, [r3, #0]
 8004800:	e055      	b.n	80048ae <UART_SetConfig+0x176>
 8004802:	231f      	movs	r3, #31
 8004804:	18fb      	adds	r3, r7, r3
 8004806:	2210      	movs	r2, #16
 8004808:	701a      	strb	r2, [r3, #0]
 800480a:	46c0      	nop			; (mov r8, r8)
 800480c:	e04f      	b.n	80048ae <UART_SetConfig+0x176>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4aa0      	ldr	r2, [pc, #640]	; (8004a94 <UART_SetConfig+0x35c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d132      	bne.n	800487e <UART_SetConfig+0x146>
 8004818:	4b9d      	ldr	r3, [pc, #628]	; (8004a90 <UART_SetConfig+0x358>)
 800481a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800481c:	23c0      	movs	r3, #192	; 0xc0
 800481e:	029b      	lsls	r3, r3, #10
 8004820:	4013      	ands	r3, r2
 8004822:	2280      	movs	r2, #128	; 0x80
 8004824:	0252      	lsls	r2, r2, #9
 8004826:	4293      	cmp	r3, r2
 8004828:	d019      	beq.n	800485e <UART_SetConfig+0x126>
 800482a:	2280      	movs	r2, #128	; 0x80
 800482c:	0252      	lsls	r2, r2, #9
 800482e:	4293      	cmp	r3, r2
 8004830:	d802      	bhi.n	8004838 <UART_SetConfig+0x100>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <UART_SetConfig+0x112>
 8004836:	e01c      	b.n	8004872 <UART_SetConfig+0x13a>
 8004838:	2280      	movs	r2, #128	; 0x80
 800483a:	0292      	lsls	r2, r2, #10
 800483c:	4293      	cmp	r3, r2
 800483e:	d013      	beq.n	8004868 <UART_SetConfig+0x130>
 8004840:	22c0      	movs	r2, #192	; 0xc0
 8004842:	0292      	lsls	r2, r2, #10
 8004844:	4293      	cmp	r3, r2
 8004846:	d005      	beq.n	8004854 <UART_SetConfig+0x11c>
 8004848:	e013      	b.n	8004872 <UART_SetConfig+0x13a>
 800484a:	231f      	movs	r3, #31
 800484c:	18fb      	adds	r3, r7, r3
 800484e:	2200      	movs	r2, #0
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	e02c      	b.n	80048ae <UART_SetConfig+0x176>
 8004854:	231f      	movs	r3, #31
 8004856:	18fb      	adds	r3, r7, r3
 8004858:	2202      	movs	r2, #2
 800485a:	701a      	strb	r2, [r3, #0]
 800485c:	e027      	b.n	80048ae <UART_SetConfig+0x176>
 800485e:	231f      	movs	r3, #31
 8004860:	18fb      	adds	r3, r7, r3
 8004862:	2204      	movs	r2, #4
 8004864:	701a      	strb	r2, [r3, #0]
 8004866:	e022      	b.n	80048ae <UART_SetConfig+0x176>
 8004868:	231f      	movs	r3, #31
 800486a:	18fb      	adds	r3, r7, r3
 800486c:	2208      	movs	r2, #8
 800486e:	701a      	strb	r2, [r3, #0]
 8004870:	e01d      	b.n	80048ae <UART_SetConfig+0x176>
 8004872:	231f      	movs	r3, #31
 8004874:	18fb      	adds	r3, r7, r3
 8004876:	2210      	movs	r2, #16
 8004878:	701a      	strb	r2, [r3, #0]
 800487a:	46c0      	nop			; (mov r8, r8)
 800487c:	e017      	b.n	80048ae <UART_SetConfig+0x176>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a85      	ldr	r2, [pc, #532]	; (8004a98 <UART_SetConfig+0x360>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d104      	bne.n	8004892 <UART_SetConfig+0x15a>
 8004888:	231f      	movs	r3, #31
 800488a:	18fb      	adds	r3, r7, r3
 800488c:	2200      	movs	r2, #0
 800488e:	701a      	strb	r2, [r3, #0]
 8004890:	e00d      	b.n	80048ae <UART_SetConfig+0x176>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a81      	ldr	r2, [pc, #516]	; (8004a9c <UART_SetConfig+0x364>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d104      	bne.n	80048a6 <UART_SetConfig+0x16e>
 800489c:	231f      	movs	r3, #31
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	2200      	movs	r2, #0
 80048a2:	701a      	strb	r2, [r3, #0]
 80048a4:	e003      	b.n	80048ae <UART_SetConfig+0x176>
 80048a6:	231f      	movs	r3, #31
 80048a8:	18fb      	adds	r3, r7, r3
 80048aa:	2210      	movs	r2, #16
 80048ac:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69da      	ldr	r2, [r3, #28]
 80048b2:	2380      	movs	r3, #128	; 0x80
 80048b4:	021b      	lsls	r3, r3, #8
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d000      	beq.n	80048bc <UART_SetConfig+0x184>
 80048ba:	e07d      	b.n	80049b8 <UART_SetConfig+0x280>
  {
    switch (clocksource)
 80048bc:	231f      	movs	r3, #31
 80048be:	18fb      	adds	r3, r7, r3
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d01c      	beq.n	8004900 <UART_SetConfig+0x1c8>
 80048c6:	dc02      	bgt.n	80048ce <UART_SetConfig+0x196>
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d005      	beq.n	80048d8 <UART_SetConfig+0x1a0>
 80048cc:	e04b      	b.n	8004966 <UART_SetConfig+0x22e>
 80048ce:	2b04      	cmp	r3, #4
 80048d0:	d025      	beq.n	800491e <UART_SetConfig+0x1e6>
 80048d2:	2b08      	cmp	r3, #8
 80048d4:	d037      	beq.n	8004946 <UART_SetConfig+0x20e>
 80048d6:	e046      	b.n	8004966 <UART_SetConfig+0x22e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048d8:	f7fe ff6c 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
 80048dc:	0003      	movs	r3, r0
 80048de:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	005a      	lsls	r2, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	085b      	lsrs	r3, r3, #1
 80048ea:	18d2      	adds	r2, r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	0019      	movs	r1, r3
 80048f2:	0010      	movs	r0, r2
 80048f4:	f7fb fc08 	bl	8000108 <__udivsi3>
 80048f8:	0003      	movs	r3, r0
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	61bb      	str	r3, [r7, #24]
        break;
 80048fe:	e037      	b.n	8004970 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	085b      	lsrs	r3, r3, #1
 8004906:	4a66      	ldr	r2, [pc, #408]	; (8004aa0 <UART_SetConfig+0x368>)
 8004908:	189a      	adds	r2, r3, r2
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	0019      	movs	r1, r3
 8004910:	0010      	movs	r0, r2
 8004912:	f7fb fbf9 	bl	8000108 <__udivsi3>
 8004916:	0003      	movs	r3, r0
 8004918:	b29b      	uxth	r3, r3
 800491a:	61bb      	str	r3, [r7, #24]
        break;
 800491c:	e028      	b.n	8004970 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800491e:	f7fe fec1 	bl	80036a4 <HAL_RCC_GetSysClockFreq>
 8004922:	0003      	movs	r3, r0
 8004924:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	005a      	lsls	r2, r3, #1
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	085b      	lsrs	r3, r3, #1
 8004930:	18d2      	adds	r2, r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	0019      	movs	r1, r3
 8004938:	0010      	movs	r0, r2
 800493a:	f7fb fbe5 	bl	8000108 <__udivsi3>
 800493e:	0003      	movs	r3, r0
 8004940:	b29b      	uxth	r3, r3
 8004942:	61bb      	str	r3, [r7, #24]
        break;
 8004944:	e014      	b.n	8004970 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	085b      	lsrs	r3, r3, #1
 800494c:	2280      	movs	r2, #128	; 0x80
 800494e:	0252      	lsls	r2, r2, #9
 8004950:	189a      	adds	r2, r3, r2
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	0019      	movs	r1, r3
 8004958:	0010      	movs	r0, r2
 800495a:	f7fb fbd5 	bl	8000108 <__udivsi3>
 800495e:	0003      	movs	r3, r0
 8004960:	b29b      	uxth	r3, r3
 8004962:	61bb      	str	r3, [r7, #24]
        break;
 8004964:	e004      	b.n	8004970 <UART_SetConfig+0x238>
      default:
        ret = HAL_ERROR;
 8004966:	2317      	movs	r3, #23
 8004968:	18fb      	adds	r3, r7, r3
 800496a:	2201      	movs	r2, #1
 800496c:	701a      	strb	r2, [r3, #0]
        break;
 800496e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	2b0f      	cmp	r3, #15
 8004974:	d91b      	bls.n	80049ae <UART_SetConfig+0x276>
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	4a4a      	ldr	r2, [pc, #296]	; (8004aa4 <UART_SetConfig+0x36c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d817      	bhi.n	80049ae <UART_SetConfig+0x276>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	b29a      	uxth	r2, r3
 8004982:	200a      	movs	r0, #10
 8004984:	183b      	adds	r3, r7, r0
 8004986:	210f      	movs	r1, #15
 8004988:	438a      	bics	r2, r1
 800498a:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	085b      	lsrs	r3, r3, #1
 8004990:	b29b      	uxth	r3, r3
 8004992:	2207      	movs	r2, #7
 8004994:	4013      	ands	r3, r2
 8004996:	b299      	uxth	r1, r3
 8004998:	183b      	adds	r3, r7, r0
 800499a:	183a      	adds	r2, r7, r0
 800499c:	8812      	ldrh	r2, [r2, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	183a      	adds	r2, r7, r0
 80049a8:	8812      	ldrh	r2, [r2, #0]
 80049aa:	60da      	str	r2, [r3, #12]
 80049ac:	e082      	b.n	8004ab4 <UART_SetConfig+0x37c>
    }
    else
    {
      ret = HAL_ERROR;
 80049ae:	2317      	movs	r3, #23
 80049b0:	18fb      	adds	r3, r7, r3
 80049b2:	2201      	movs	r2, #1
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	e07d      	b.n	8004ab4 <UART_SetConfig+0x37c>
    }
  }
  else
  {
    switch (clocksource)
 80049b8:	231f      	movs	r3, #31
 80049ba:	18fb      	adds	r3, r7, r3
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d01b      	beq.n	80049fa <UART_SetConfig+0x2c2>
 80049c2:	dc02      	bgt.n	80049ca <UART_SetConfig+0x292>
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d005      	beq.n	80049d4 <UART_SetConfig+0x29c>
 80049c8:	e049      	b.n	8004a5e <UART_SetConfig+0x326>
 80049ca:	2b04      	cmp	r3, #4
 80049cc:	d024      	beq.n	8004a18 <UART_SetConfig+0x2e0>
 80049ce:	2b08      	cmp	r3, #8
 80049d0:	d035      	beq.n	8004a3e <UART_SetConfig+0x306>
 80049d2:	e044      	b.n	8004a5e <UART_SetConfig+0x326>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049d4:	f7fe feee 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
 80049d8:	0003      	movs	r3, r0
 80049da:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	085a      	lsrs	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	18d2      	adds	r2, r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	0019      	movs	r1, r3
 80049ec:	0010      	movs	r0, r2
 80049ee:	f7fb fb8b 	bl	8000108 <__udivsi3>
 80049f2:	0003      	movs	r3, r0
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	61bb      	str	r3, [r7, #24]
        break;
 80049f8:	e036      	b.n	8004a68 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	085b      	lsrs	r3, r3, #1
 8004a00:	4a29      	ldr	r2, [pc, #164]	; (8004aa8 <UART_SetConfig+0x370>)
 8004a02:	189a      	adds	r2, r3, r2
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	0019      	movs	r1, r3
 8004a0a:	0010      	movs	r0, r2
 8004a0c:	f7fb fb7c 	bl	8000108 <__udivsi3>
 8004a10:	0003      	movs	r3, r0
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	61bb      	str	r3, [r7, #24]
        break;
 8004a16:	e027      	b.n	8004a68 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a18:	f7fe fe44 	bl	80036a4 <HAL_RCC_GetSysClockFreq>
 8004a1c:	0003      	movs	r3, r0
 8004a1e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	085a      	lsrs	r2, r3, #1
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	18d2      	adds	r2, r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	0019      	movs	r1, r3
 8004a30:	0010      	movs	r0, r2
 8004a32:	f7fb fb69 	bl	8000108 <__udivsi3>
 8004a36:	0003      	movs	r3, r0
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	61bb      	str	r3, [r7, #24]
        break;
 8004a3c:	e014      	b.n	8004a68 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	085b      	lsrs	r3, r3, #1
 8004a44:	2280      	movs	r2, #128	; 0x80
 8004a46:	0212      	lsls	r2, r2, #8
 8004a48:	189a      	adds	r2, r3, r2
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	0019      	movs	r1, r3
 8004a50:	0010      	movs	r0, r2
 8004a52:	f7fb fb59 	bl	8000108 <__udivsi3>
 8004a56:	0003      	movs	r3, r0
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	61bb      	str	r3, [r7, #24]
        break;
 8004a5c:	e004      	b.n	8004a68 <UART_SetConfig+0x330>
      default:
        ret = HAL_ERROR;
 8004a5e:	2317      	movs	r3, #23
 8004a60:	18fb      	adds	r3, r7, r3
 8004a62:	2201      	movs	r2, #1
 8004a64:	701a      	strb	r2, [r3, #0]
        break;
 8004a66:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	2b0f      	cmp	r3, #15
 8004a6c:	d91e      	bls.n	8004aac <UART_SetConfig+0x374>
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	4a0c      	ldr	r2, [pc, #48]	; (8004aa4 <UART_SetConfig+0x36c>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d81a      	bhi.n	8004aac <UART_SetConfig+0x374>
    {
      huart->Instance->BRR = usartdiv;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	60da      	str	r2, [r3, #12]
 8004a7e:	e019      	b.n	8004ab4 <UART_SetConfig+0x37c>
 8004a80:	efff69f3 	.word	0xefff69f3
 8004a84:	ffffcfff 	.word	0xffffcfff
 8004a88:	fffff4ff 	.word	0xfffff4ff
 8004a8c:	40013800 	.word	0x40013800
 8004a90:	40021000 	.word	0x40021000
 8004a94:	40004400 	.word	0x40004400
 8004a98:	40004800 	.word	0x40004800
 8004a9c:	40004c00 	.word	0x40004c00
 8004aa0:	00f42400 	.word	0x00f42400
 8004aa4:	0000ffff 	.word	0x0000ffff
 8004aa8:	007a1200 	.word	0x007a1200
    }
    else
    {
      ret = HAL_ERROR;
 8004aac:	2317      	movs	r3, #23
 8004aae:	18fb      	adds	r3, r7, r3
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004ac0:	2317      	movs	r3, #23
 8004ac2:	18fb      	adds	r3, r7, r3
 8004ac4:	781b      	ldrb	r3, [r3, #0]
}
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	b008      	add	sp, #32
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	46c0      	nop			; (mov r8, r8)

08004ad0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004adc:	2201      	movs	r2, #1
 8004ade:	4013      	ands	r3, r2
 8004ae0:	d00b      	beq.n	8004afa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	4a4a      	ldr	r2, [pc, #296]	; (8004c14 <UART_AdvFeatureConfig+0x144>)
 8004aea:	4013      	ands	r3, r2
 8004aec:	0019      	movs	r1, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	430a      	orrs	r2, r1
 8004af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	2202      	movs	r2, #2
 8004b00:	4013      	ands	r3, r2
 8004b02:	d00b      	beq.n	8004b1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	4a43      	ldr	r2, [pc, #268]	; (8004c18 <UART_AdvFeatureConfig+0x148>)
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	0019      	movs	r1, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b20:	2204      	movs	r2, #4
 8004b22:	4013      	ands	r3, r2
 8004b24:	d00b      	beq.n	8004b3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	4a3b      	ldr	r2, [pc, #236]	; (8004c1c <UART_AdvFeatureConfig+0x14c>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	0019      	movs	r1, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	2208      	movs	r2, #8
 8004b44:	4013      	ands	r3, r2
 8004b46:	d00b      	beq.n	8004b60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	4a34      	ldr	r2, [pc, #208]	; (8004c20 <UART_AdvFeatureConfig+0x150>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	0019      	movs	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b64:	2210      	movs	r2, #16
 8004b66:	4013      	ands	r3, r2
 8004b68:	d00b      	beq.n	8004b82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	4a2c      	ldr	r2, [pc, #176]	; (8004c24 <UART_AdvFeatureConfig+0x154>)
 8004b72:	4013      	ands	r3, r2
 8004b74:	0019      	movs	r1, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	2220      	movs	r2, #32
 8004b88:	4013      	ands	r3, r2
 8004b8a:	d00b      	beq.n	8004ba4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	4a25      	ldr	r2, [pc, #148]	; (8004c28 <UART_AdvFeatureConfig+0x158>)
 8004b94:	4013      	ands	r3, r2
 8004b96:	0019      	movs	r1, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	2240      	movs	r2, #64	; 0x40
 8004baa:	4013      	ands	r3, r2
 8004bac:	d01d      	beq.n	8004bea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	4a1d      	ldr	r2, [pc, #116]	; (8004c2c <UART_AdvFeatureConfig+0x15c>)
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	0019      	movs	r1, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bca:	2380      	movs	r3, #128	; 0x80
 8004bcc:	035b      	lsls	r3, r3, #13
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d10b      	bne.n	8004bea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	4a15      	ldr	r2, [pc, #84]	; (8004c30 <UART_AdvFeatureConfig+0x160>)
 8004bda:	4013      	ands	r3, r2
 8004bdc:	0019      	movs	r1, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bee:	2280      	movs	r2, #128	; 0x80
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d00b      	beq.n	8004c0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	4a0e      	ldr	r2, [pc, #56]	; (8004c34 <UART_AdvFeatureConfig+0x164>)
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	0019      	movs	r1, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	605a      	str	r2, [r3, #4]
  }
}
 8004c0c:	46c0      	nop			; (mov r8, r8)
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b002      	add	sp, #8
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	fffdffff 	.word	0xfffdffff
 8004c18:	fffeffff 	.word	0xfffeffff
 8004c1c:	fffbffff 	.word	0xfffbffff
 8004c20:	ffff7fff 	.word	0xffff7fff
 8004c24:	ffffefff 	.word	0xffffefff
 8004c28:	ffffdfff 	.word	0xffffdfff
 8004c2c:	ffefffff 	.word	0xffefffff
 8004c30:	ff9fffff 	.word	0xff9fffff
 8004c34:	fff7ffff 	.word	0xfff7ffff

08004c38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004c46:	f7fd f9a1 	bl	8001f8c <HAL_GetTick>
 8004c4a:	0003      	movs	r3, r0
 8004c4c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2208      	movs	r2, #8
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	d10d      	bne.n	8004c78 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	2380      	movs	r3, #128	; 0x80
 8004c60:	0399      	lsls	r1, r3, #14
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	4b16      	ldr	r3, [pc, #88]	; (8004cc0 <UART_CheckIdleState+0x88>)
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	0013      	movs	r3, r2
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f000 f82a 	bl	8004cc4 <UART_WaitOnFlagUntilTimeout>
 8004c70:	1e03      	subs	r3, r0, #0
 8004c72:	d001      	beq.n	8004c78 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e01f      	b.n	8004cb8 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2204      	movs	r2, #4
 8004c80:	4013      	ands	r3, r2
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d10d      	bne.n	8004ca2 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	2380      	movs	r3, #128	; 0x80
 8004c8a:	03d9      	lsls	r1, r3, #15
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <UART_CheckIdleState+0x88>)
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	0013      	movs	r3, r2
 8004c94:	2200      	movs	r2, #0
 8004c96:	f000 f815 	bl	8004cc4 <UART_WaitOnFlagUntilTimeout>
 8004c9a:	1e03      	subs	r3, r0, #0
 8004c9c:	d001      	beq.n	8004ca2 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e00a      	b.n	8004cb8 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2220      	movs	r2, #32
 8004cac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2270      	movs	r2, #112	; 0x70
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	0018      	movs	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b004      	add	sp, #16
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	01ffffff 	.word	0x01ffffff

08004cc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	603b      	str	r3, [r7, #0]
 8004cd0:	1dfb      	adds	r3, r7, #7
 8004cd2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cd4:	e05d      	b.n	8004d92 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	d05a      	beq.n	8004d92 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cdc:	f7fd f956 	bl	8001f8c <HAL_GetTick>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d302      	bcc.n	8004cf2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d11b      	bne.n	8004d2a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	492f      	ldr	r1, [pc, #188]	; (8004dbc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004cfe:	400a      	ands	r2, r1
 8004d00:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	438a      	bics	r2, r1
 8004d10:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2220      	movs	r2, #32
 8004d16:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2270      	movs	r2, #112	; 0x70
 8004d22:	2100      	movs	r1, #0
 8004d24:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e043      	b.n	8004db2 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2204      	movs	r2, #4
 8004d32:	4013      	ands	r3, r2
 8004d34:	d02d      	beq.n	8004d92 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69da      	ldr	r2, [r3, #28]
 8004d3c:	2380      	movs	r3, #128	; 0x80
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	401a      	ands	r2, r3
 8004d42:	2380      	movs	r3, #128	; 0x80
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d123      	bne.n	8004d92 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2280      	movs	r2, #128	; 0x80
 8004d50:	0112      	lsls	r2, r2, #4
 8004d52:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4917      	ldr	r1, [pc, #92]	; (8004dbc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004d60:	400a      	ands	r2, r1
 8004d62:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2101      	movs	r1, #1
 8004d70:	438a      	bics	r2, r1
 8004d72:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2270      	movs	r2, #112	; 0x70
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e00f      	b.n	8004db2 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	425a      	negs	r2, r3
 8004da2:	4153      	adcs	r3, r2
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	001a      	movs	r2, r3
 8004da8:	1dfb      	adds	r3, r7, #7
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d092      	beq.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	0018      	movs	r0, r3
 8004db4:	46bd      	mov	sp, r7
 8004db6:	b004      	add	sp, #16
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	fffffe5f 	.word	0xfffffe5f

08004dc0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dc6:	f3ef 8305 	mrs	r3, IPSR
 8004dca:	60bb      	str	r3, [r7, #8]
  return(result);
 8004dcc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d109      	bne.n	8004de6 <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd2:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd6:	607b      	str	r3, [r7, #4]
  return(result);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d007      	beq.n	8004dee <osKernelInitialize+0x2e>
 8004dde:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <osKernelInitialize+0x54>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d103      	bne.n	8004dee <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8004de6:	2306      	movs	r3, #6
 8004de8:	425b      	negs	r3, r3
 8004dea:	60fb      	str	r3, [r7, #12]
 8004dec:	e00c      	b.n	8004e08 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004dee:	4b09      	ldr	r3, [pc, #36]	; (8004e14 <osKernelInitialize+0x54>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d105      	bne.n	8004e02 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004df6:	4b07      	ldr	r3, [pc, #28]	; (8004e14 <osKernelInitialize+0x54>)
 8004df8:	2201      	movs	r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	60fb      	str	r3, [r7, #12]
 8004e00:	e002      	b.n	8004e08 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8004e02:	2301      	movs	r3, #1
 8004e04:	425b      	negs	r3, r3
 8004e06:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004e08:	68fb      	ldr	r3, [r7, #12]
}
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	b004      	add	sp, #16
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	20000030 	.word	0x20000030

08004e18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e1e:	f3ef 8305 	mrs	r3, IPSR
 8004e22:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d109      	bne.n	8004e3e <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e2e:	607b      	str	r3, [r7, #4]
  return(result);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d007      	beq.n	8004e46 <osKernelStart+0x2e>
 8004e36:	4b0e      	ldr	r3, [pc, #56]	; (8004e70 <osKernelStart+0x58>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d103      	bne.n	8004e46 <osKernelStart+0x2e>
    stat = osErrorISR;
 8004e3e:	2306      	movs	r3, #6
 8004e40:	425b      	negs	r3, r3
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	e00e      	b.n	8004e64 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004e46:	4b0a      	ldr	r3, [pc, #40]	; (8004e70 <osKernelStart+0x58>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d107      	bne.n	8004e5e <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8004e4e:	4b08      	ldr	r3, [pc, #32]	; (8004e70 <osKernelStart+0x58>)
 8004e50:	2202      	movs	r2, #2
 8004e52:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004e54:	f000 ff7e 	bl	8005d54 <vTaskStartScheduler>
      stat = osOK;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	60fb      	str	r3, [r7, #12]
 8004e5c:	e002      	b.n	8004e64 <osKernelStart+0x4c>
    } else {
      stat = osError;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	425b      	negs	r3, r3
 8004e62:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004e64:	68fb      	ldr	r3, [r7, #12]
}
 8004e66:	0018      	movs	r0, r3
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b004      	add	sp, #16
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	20000030 	.word	0x20000030

08004e74 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004e74:	b5b0      	push	{r4, r5, r7, lr}
 8004e76:	b090      	sub	sp, #64	; 0x40
 8004e78:	af04      	add	r7, sp, #16
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004e80:	2300      	movs	r3, #0
 8004e82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e84:	f3ef 8305 	mrs	r3, IPSR
 8004e88:	61fb      	str	r3, [r7, #28]
  return(result);
 8004e8a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d000      	beq.n	8004e92 <osThreadNew+0x1e>
 8004e90:	e090      	b.n	8004fb4 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e92:	f3ef 8310 	mrs	r3, PRIMASK
 8004e96:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d004      	beq.n	8004ea8 <osThreadNew+0x34>
 8004e9e:	4b48      	ldr	r3, [pc, #288]	; (8004fc0 <osThreadNew+0x14c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d100      	bne.n	8004ea8 <osThreadNew+0x34>
 8004ea6:	e085      	b.n	8004fb4 <osThreadNew+0x140>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d100      	bne.n	8004eb0 <osThreadNew+0x3c>
 8004eae:	e081      	b.n	8004fb4 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8004eb0:	2380      	movs	r3, #128	; 0x80
 8004eb2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8004eb4:	2318      	movs	r3, #24
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 8004eb8:	2117      	movs	r1, #23
 8004eba:	187b      	adds	r3, r7, r1
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8004ec0:	187b      	adds	r3, r7, r1
 8004ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	425b      	negs	r3, r3
 8004ec8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d044      	beq.n	8004f5a <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d002      	beq.n	8004ede <osThreadNew+0x6a>
        name = attr->name;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <osThreadNew+0x8e>
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef4:	2b38      	cmp	r3, #56	; 0x38
 8004ef6:	d804      	bhi.n	8004f02 <osThreadNew+0x8e>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	4013      	ands	r3, r2
 8004f00:	d001      	beq.n	8004f06 <osThreadNew+0x92>
        return (NULL);
 8004f02:	2300      	movs	r3, #0
 8004f04:	e057      	b.n	8004fb6 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	089b      	lsrs	r3, r3, #2
 8004f14:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00e      	beq.n	8004f3c <osThreadNew+0xc8>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	2b5b      	cmp	r3, #91	; 0x5b
 8004f24:	d90a      	bls.n	8004f3c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d006      	beq.n	8004f3c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <osThreadNew+0xc8>
        mem = 1;
 8004f36:	2301      	movs	r3, #1
 8004f38:	623b      	str	r3, [r7, #32]
 8004f3a:	e010      	b.n	8004f5e <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10c      	bne.n	8004f5e <osThreadNew+0xea>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d108      	bne.n	8004f5e <osThreadNew+0xea>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d104      	bne.n	8004f5e <osThreadNew+0xea>
          mem = 0;
 8004f54:	2300      	movs	r3, #0
 8004f56:	623b      	str	r3, [r7, #32]
 8004f58:	e001      	b.n	8004f5e <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d112      	bne.n	8004f8a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004f6c:	68bd      	ldr	r5, [r7, #8]
 8004f6e:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8004f70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	9302      	str	r3, [sp, #8]
 8004f76:	9201      	str	r2, [sp, #4]
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	002b      	movs	r3, r5
 8004f7e:	0022      	movs	r2, r4
 8004f80:	f000 fd49 	bl	8005a16 <xTaskCreateStatic>
 8004f84:	0003      	movs	r3, r0
 8004f86:	613b      	str	r3, [r7, #16]
 8004f88:	e014      	b.n	8004fb4 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d111      	bne.n	8004fb4 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68bc      	ldr	r4, [r7, #8]
 8004f96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	2310      	movs	r3, #16
 8004f9c:	18fb      	adds	r3, r7, r3
 8004f9e:	9301      	str	r3, [sp, #4]
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	0023      	movs	r3, r4
 8004fa6:	f000 fd79 	bl	8005a9c <xTaskCreate>
 8004faa:	0003      	movs	r3, r0
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d001      	beq.n	8004fb4 <osThreadNew+0x140>
          hTask = NULL;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004fb4:	693b      	ldr	r3, [r7, #16]
}
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	b00c      	add	sp, #48	; 0x30
 8004fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8004fbe:	46c0      	nop			; (mov r8, r8)
 8004fc0:	20000030 	.word	0x20000030

08004fc4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fcc:	f3ef 8305 	mrs	r3, IPSR
 8004fd0:	613b      	str	r3, [r7, #16]
  return(result);
 8004fd2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d109      	bne.n	8004fec <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fd8:	f3ef 8310 	mrs	r3, PRIMASK
 8004fdc:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d007      	beq.n	8004ff4 <osDelay+0x30>
 8004fe4:	4b0a      	ldr	r3, [pc, #40]	; (8005010 <osDelay+0x4c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d103      	bne.n	8004ff4 <osDelay+0x30>
    stat = osErrorISR;
 8004fec:	2306      	movs	r3, #6
 8004fee:	425b      	negs	r3, r3
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	e008      	b.n	8005006 <osDelay+0x42>
  }
  else {
    stat = osOK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <osDelay+0x42>
      vTaskDelay(ticks);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	0018      	movs	r0, r3
 8005002:	f000 fe81 	bl	8005d08 <vTaskDelay>
    }
  }

  return (stat);
 8005006:	697b      	ldr	r3, [r7, #20]
}
 8005008:	0018      	movs	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	b006      	add	sp, #24
 800500e:	bd80      	pop	{r7, pc}
 8005010:	20000030 	.word	0x20000030

08005014 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4a06      	ldr	r2, [pc, #24]	; (800503c <vApplicationGetIdleTaskMemory+0x28>)
 8005024:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	4a05      	ldr	r2, [pc, #20]	; (8005040 <vApplicationGetIdleTaskMemory+0x2c>)
 800502a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2280      	movs	r2, #128	; 0x80
 8005030:	601a      	str	r2, [r3, #0]
}
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	46bd      	mov	sp, r7
 8005036:	b004      	add	sp, #16
 8005038:	bd80      	pop	{r7, pc}
 800503a:	46c0      	nop			; (mov r8, r8)
 800503c:	20000034 	.word	0x20000034
 8005040:	20000090 	.word	0x20000090

08005044 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	4a06      	ldr	r2, [pc, #24]	; (800506c <vApplicationGetTimerTaskMemory+0x28>)
 8005054:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	4a05      	ldr	r2, [pc, #20]	; (8005070 <vApplicationGetTimerTaskMemory+0x2c>)
 800505a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2280      	movs	r2, #128	; 0x80
 8005060:	0052      	lsls	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]
}
 8005064:	46c0      	nop			; (mov r8, r8)
 8005066:	46bd      	mov	sp, r7
 8005068:	b004      	add	sp, #16
 800506a:	bd80      	pop	{r7, pc}
 800506c:	20000290 	.word	0x20000290
 8005070:	200002ec 	.word	0x200002ec

08005074 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3308      	adds	r3, #8
 8005080:	001a      	movs	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	4252      	negs	r2, r2
 800508c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	3308      	adds	r3, #8
 8005092:	001a      	movs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	3308      	adds	r3, #8
 800509c:	001a      	movs	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80050a8:	46c0      	nop			; (mov r8, r8)
 80050aa:	46bd      	mov	sp, r7
 80050ac:	b002      	add	sp, #8
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80050be:	46c0      	nop			; (mov r8, r8)
 80050c0:	46bd      	mov	sp, r7
 80050c2:	b002      	add	sp, #8
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80050c6:	b580      	push	{r7, lr}
 80050c8:	b084      	sub	sp, #16
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
 80050ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	601a      	str	r2, [r3, #0]
}
 8005102:	46c0      	nop			; (mov r8, r8)
 8005104:	46bd      	mov	sp, r7
 8005106:	b004      	add	sp, #16
 8005108:	bd80      	pop	{r7, pc}

0800510a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b084      	sub	sp, #16
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
 8005112:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	3301      	adds	r3, #1
 800511e:	d103      	bne.n	8005128 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	60fb      	str	r3, [r7, #12]
 8005126:	e00c      	b.n	8005142 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	3308      	adds	r3, #8
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	e002      	b.n	8005136 <vListInsert+0x2c>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	429a      	cmp	r2, r3
 8005140:	d2f6      	bcs.n	8005130 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	683a      	ldr	r2, [r7, #0]
 800515c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	601a      	str	r2, [r3, #0]
}
 800516e:	46c0      	nop			; (mov r8, r8)
 8005170:	46bd      	mov	sp, r7
 8005172:	b004      	add	sp, #16
 8005174:	bd80      	pop	{r7, pc}

08005176 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b084      	sub	sp, #16
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	6892      	ldr	r2, [r2, #8]
 800518c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6852      	ldr	r2, [r2, #4]
 8005196:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d103      	bne.n	80051aa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	1e5a      	subs	r2, r3, #1
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
}
 80051be:	0018      	movs	r0, r3
 80051c0:	46bd      	mov	sp, r7
 80051c2:	b004      	add	sp, #16
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b084      	sub	sp, #16
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <xQueueGenericReset+0x18>
 80051da:	b672      	cpsid	i
 80051dc:	e7fe      	b.n	80051dc <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80051de:	f001 fdcf 	bl	8006d80 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	434b      	muls	r3, r1
 80051f0:	18d2      	adds	r2, r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520c:	1e59      	subs	r1, r3, #1
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005212:	434b      	muls	r3, r1
 8005214:	18d2      	adds	r2, r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2244      	movs	r2, #68	; 0x44
 800521e:	21ff      	movs	r1, #255	; 0xff
 8005220:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2245      	movs	r2, #69	; 0x45
 8005226:	21ff      	movs	r1, #255	; 0xff
 8005228:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10d      	bne.n	800524c <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d013      	beq.n	8005260 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	3310      	adds	r3, #16
 800523c:	0018      	movs	r0, r3
 800523e:	f000 ffcd 	bl	80061dc <xTaskRemoveFromEventList>
 8005242:	1e03      	subs	r3, r0, #0
 8005244:	d00c      	beq.n	8005260 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005246:	f001 fd8b 	bl	8006d60 <vPortYield>
 800524a:	e009      	b.n	8005260 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	3310      	adds	r3, #16
 8005250:	0018      	movs	r0, r3
 8005252:	f7ff ff0f 	bl	8005074 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	3324      	adds	r3, #36	; 0x24
 800525a:	0018      	movs	r0, r3
 800525c:	f7ff ff0a 	bl	8005074 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005260:	f001 fda0 	bl	8006da4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005264:	2301      	movs	r3, #1
}
 8005266:	0018      	movs	r0, r3
 8005268:	46bd      	mov	sp, r7
 800526a:	b004      	add	sp, #16
 800526c:	bd80      	pop	{r7, pc}

0800526e <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800526e:	b590      	push	{r4, r7, lr}
 8005270:	b089      	sub	sp, #36	; 0x24
 8005272:	af02      	add	r7, sp, #8
 8005274:	60f8      	str	r0, [r7, #12]
 8005276:	60b9      	str	r1, [r7, #8]
 8005278:	607a      	str	r2, [r7, #4]
 800527a:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <xQueueGenericCreateStatic+0x18>
 8005282:	b672      	cpsid	i
 8005284:	e7fe      	b.n	8005284 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <xQueueGenericCreateStatic+0x22>
 800528c:	b672      	cpsid	i
 800528e:	e7fe      	b.n	800528e <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d002      	beq.n	800529c <xQueueGenericCreateStatic+0x2e>
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <xQueueGenericCreateStatic+0x32>
 800529c:	2301      	movs	r3, #1
 800529e:	e000      	b.n	80052a2 <xQueueGenericCreateStatic+0x34>
 80052a0:	2300      	movs	r3, #0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <xQueueGenericCreateStatic+0x3c>
 80052a6:	b672      	cpsid	i
 80052a8:	e7fe      	b.n	80052a8 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d102      	bne.n	80052b6 <xQueueGenericCreateStatic+0x48>
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d101      	bne.n	80052ba <xQueueGenericCreateStatic+0x4c>
 80052b6:	2301      	movs	r3, #1
 80052b8:	e000      	b.n	80052bc <xQueueGenericCreateStatic+0x4e>
 80052ba:	2300      	movs	r3, #0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <xQueueGenericCreateStatic+0x56>
 80052c0:	b672      	cpsid	i
 80052c2:	e7fe      	b.n	80052c2 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80052c4:	2350      	movs	r3, #80	; 0x50
 80052c6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	2b50      	cmp	r3, #80	; 0x50
 80052cc:	d001      	beq.n	80052d2 <xQueueGenericCreateStatic+0x64>
 80052ce:	b672      	cpsid	i
 80052d0:	e7fe      	b.n	80052d0 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00e      	beq.n	80052fa <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	2246      	movs	r2, #70	; 0x46
 80052e0:	2101      	movs	r1, #1
 80052e2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052e4:	2328      	movs	r3, #40	; 0x28
 80052e6:	18fb      	adds	r3, r7, r3
 80052e8:	781c      	ldrb	r4, [r3, #0]
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	68b9      	ldr	r1, [r7, #8]
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	0023      	movs	r3, r4
 80052f6:	f000 f805 	bl	8005304 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80052fa:	697b      	ldr	r3, [r7, #20]
	}
 80052fc:	0018      	movs	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	b007      	add	sp, #28
 8005302:	bd90      	pop	{r4, r7, pc}

08005304 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	001a      	movs	r2, r3
 8005312:	1cfb      	adds	r3, r7, #3
 8005314:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d103      	bne.n	8005324 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	69ba      	ldr	r2, [r7, #24]
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	e002      	b.n	800532a <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	2101      	movs	r1, #1
 800533a:	0018      	movs	r0, r3
 800533c:	f7ff ff43 	bl	80051c6 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	1cfa      	adds	r2, r7, #3
 8005344:	214c      	movs	r1, #76	; 0x4c
 8005346:	7812      	ldrb	r2, [r2, #0]
 8005348:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800534a:	46c0      	nop			; (mov r8, r8)
 800534c:	46bd      	mov	sp, r7
 800534e:	b004      	add	sp, #16
 8005350:	bd80      	pop	{r7, pc}

08005352 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b08a      	sub	sp, #40	; 0x28
 8005356:	af00      	add	r7, sp, #0
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	607a      	str	r2, [r7, #4]
 800535e:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005360:	2300      	movs	r3, #0
 8005362:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d101      	bne.n	8005372 <xQueueGenericSend+0x20>
 800536e:	b672      	cpsid	i
 8005370:	e7fe      	b.n	8005370 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d103      	bne.n	8005380 <xQueueGenericSend+0x2e>
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <xQueueGenericSend+0x32>
 8005380:	2301      	movs	r3, #1
 8005382:	e000      	b.n	8005386 <xQueueGenericSend+0x34>
 8005384:	2300      	movs	r3, #0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <xQueueGenericSend+0x3c>
 800538a:	b672      	cpsid	i
 800538c:	e7fe      	b.n	800538c <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b02      	cmp	r3, #2
 8005392:	d103      	bne.n	800539c <xQueueGenericSend+0x4a>
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005398:	2b01      	cmp	r3, #1
 800539a:	d101      	bne.n	80053a0 <xQueueGenericSend+0x4e>
 800539c:	2301      	movs	r3, #1
 800539e:	e000      	b.n	80053a2 <xQueueGenericSend+0x50>
 80053a0:	2300      	movs	r3, #0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <xQueueGenericSend+0x58>
 80053a6:	b672      	cpsid	i
 80053a8:	e7fe      	b.n	80053a8 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053aa:	f001 f8af 	bl	800650c <xTaskGetSchedulerState>
 80053ae:	1e03      	subs	r3, r0, #0
 80053b0:	d102      	bne.n	80053b8 <xQueueGenericSend+0x66>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <xQueueGenericSend+0x6a>
 80053b8:	2301      	movs	r3, #1
 80053ba:	e000      	b.n	80053be <xQueueGenericSend+0x6c>
 80053bc:	2300      	movs	r3, #0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <xQueueGenericSend+0x74>
 80053c2:	b672      	cpsid	i
 80053c4:	e7fe      	b.n	80053c4 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053c6:	f001 fcdb 	bl	8006d80 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d302      	bcc.n	80053dc <xQueueGenericSend+0x8a>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d11e      	bne.n	800541a <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	68b9      	ldr	r1, [r7, #8]
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	0018      	movs	r0, r3
 80053e4:	f000 f99f 	bl	8005726 <prvCopyDataToQueue>
 80053e8:	0003      	movs	r3, r0
 80053ea:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d009      	beq.n	8005408 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	3324      	adds	r3, #36	; 0x24
 80053f8:	0018      	movs	r0, r3
 80053fa:	f000 feef 	bl	80061dc <xTaskRemoveFromEventList>
 80053fe:	1e03      	subs	r3, r0, #0
 8005400:	d007      	beq.n	8005412 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005402:	f001 fcad 	bl	8006d60 <vPortYield>
 8005406:	e004      	b.n	8005412 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800540e:	f001 fca7 	bl	8006d60 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005412:	f001 fcc7 	bl	8006da4 <vPortExitCritical>
				return pdPASS;
 8005416:	2301      	movs	r3, #1
 8005418:	e05b      	b.n	80054d2 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d103      	bne.n	8005428 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005420:	f001 fcc0 	bl	8006da4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005424:	2300      	movs	r3, #0
 8005426:	e054      	b.n	80054d2 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542a:	2b00      	cmp	r3, #0
 800542c:	d106      	bne.n	800543c <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800542e:	2314      	movs	r3, #20
 8005430:	18fb      	adds	r3, r7, r3
 8005432:	0018      	movs	r0, r3
 8005434:	f000 ff2e 	bl	8006294 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005438:	2301      	movs	r3, #1
 800543a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800543c:	f001 fcb2 	bl	8006da4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005440:	f000 fcdc 	bl	8005dfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005444:	f001 fc9c 	bl	8006d80 <vPortEnterCritical>
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	2244      	movs	r2, #68	; 0x44
 800544c:	5c9b      	ldrb	r3, [r3, r2]
 800544e:	b25b      	sxtb	r3, r3
 8005450:	3301      	adds	r3, #1
 8005452:	d103      	bne.n	800545c <xQueueGenericSend+0x10a>
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	2244      	movs	r2, #68	; 0x44
 8005458:	2100      	movs	r1, #0
 800545a:	5499      	strb	r1, [r3, r2]
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	2245      	movs	r2, #69	; 0x45
 8005460:	5c9b      	ldrb	r3, [r3, r2]
 8005462:	b25b      	sxtb	r3, r3
 8005464:	3301      	adds	r3, #1
 8005466:	d103      	bne.n	8005470 <xQueueGenericSend+0x11e>
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	2245      	movs	r2, #69	; 0x45
 800546c:	2100      	movs	r1, #0
 800546e:	5499      	strb	r1, [r3, r2]
 8005470:	f001 fc98 	bl	8006da4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005474:	1d3a      	adds	r2, r7, #4
 8005476:	2314      	movs	r3, #20
 8005478:	18fb      	adds	r3, r7, r3
 800547a:	0011      	movs	r1, r2
 800547c:	0018      	movs	r0, r3
 800547e:	f000 ff1d 	bl	80062bc <xTaskCheckForTimeOut>
 8005482:	1e03      	subs	r3, r0, #0
 8005484:	d11e      	bne.n	80054c4 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	0018      	movs	r0, r3
 800548a:	f000 fa51 	bl	8005930 <prvIsQueueFull>
 800548e:	1e03      	subs	r3, r0, #0
 8005490:	d011      	beq.n	80054b6 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005492:	6a3b      	ldr	r3, [r7, #32]
 8005494:	3310      	adds	r3, #16
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	0011      	movs	r1, r2
 800549a:	0018      	movs	r0, r3
 800549c:	f000 fe5a 	bl	8006154 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80054a0:	6a3b      	ldr	r3, [r7, #32]
 80054a2:	0018      	movs	r0, r3
 80054a4:	f000 f9d0 	bl	8005848 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80054a8:	f000 fcb4 	bl	8005e14 <xTaskResumeAll>
 80054ac:	1e03      	subs	r3, r0, #0
 80054ae:	d18a      	bne.n	80053c6 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 80054b0:	f001 fc56 	bl	8006d60 <vPortYield>
 80054b4:	e787      	b.n	80053c6 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	0018      	movs	r0, r3
 80054ba:	f000 f9c5 	bl	8005848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054be:	f000 fca9 	bl	8005e14 <xTaskResumeAll>
 80054c2:	e780      	b.n	80053c6 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80054c4:	6a3b      	ldr	r3, [r7, #32]
 80054c6:	0018      	movs	r0, r3
 80054c8:	f000 f9be 	bl	8005848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054cc:	f000 fca2 	bl	8005e14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80054d0:	2300      	movs	r3, #0
		}
	}
}
 80054d2:	0018      	movs	r0, r3
 80054d4:	46bd      	mov	sp, r7
 80054d6:	b00a      	add	sp, #40	; 0x28
 80054d8:	bd80      	pop	{r7, pc}

080054da <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80054da:	b590      	push	{r4, r7, lr}
 80054dc:	b089      	sub	sp, #36	; 0x24
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
 80054e6:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <xQueueGenericSendFromISR+0x1c>
 80054f2:	b672      	cpsid	i
 80054f4:	e7fe      	b.n	80054f4 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d103      	bne.n	8005504 <xQueueGenericSendFromISR+0x2a>
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005500:	2b00      	cmp	r3, #0
 8005502:	d101      	bne.n	8005508 <xQueueGenericSendFromISR+0x2e>
 8005504:	2301      	movs	r3, #1
 8005506:	e000      	b.n	800550a <xQueueGenericSendFromISR+0x30>
 8005508:	2300      	movs	r3, #0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <xQueueGenericSendFromISR+0x38>
 800550e:	b672      	cpsid	i
 8005510:	e7fe      	b.n	8005510 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b02      	cmp	r3, #2
 8005516:	d103      	bne.n	8005520 <xQueueGenericSendFromISR+0x46>
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800551c:	2b01      	cmp	r3, #1
 800551e:	d101      	bne.n	8005524 <xQueueGenericSendFromISR+0x4a>
 8005520:	2301      	movs	r3, #1
 8005522:	e000      	b.n	8005526 <xQueueGenericSendFromISR+0x4c>
 8005524:	2300      	movs	r3, #0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <xQueueGenericSendFromISR+0x54>
 800552a:	b672      	cpsid	i
 800552c:	e7fe      	b.n	800552c <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800552e:	f001 fc51 	bl	8006dd4 <ulSetInterruptMaskFromISR>
 8005532:	0003      	movs	r3, r0
 8005534:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800553e:	429a      	cmp	r2, r3
 8005540:	d302      	bcc.n	8005548 <xQueueGenericSendFromISR+0x6e>
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b02      	cmp	r3, #2
 8005546:	d12e      	bne.n	80055a6 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005548:	2413      	movs	r4, #19
 800554a:	193b      	adds	r3, r7, r4
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	2145      	movs	r1, #69	; 0x45
 8005550:	5c52      	ldrb	r2, [r2, r1]
 8005552:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005554:	683a      	ldr	r2, [r7, #0]
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	0018      	movs	r0, r3
 800555c:	f000 f8e3 	bl	8005726 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005560:	193b      	adds	r3, r7, r4
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	b25b      	sxtb	r3, r3
 8005566:	3301      	adds	r3, #1
 8005568:	d111      	bne.n	800558e <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d016      	beq.n	80055a0 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	3324      	adds	r3, #36	; 0x24
 8005576:	0018      	movs	r0, r3
 8005578:	f000 fe30 	bl	80061dc <xTaskRemoveFromEventList>
 800557c:	1e03      	subs	r3, r0, #0
 800557e:	d00f      	beq.n	80055a0 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00c      	beq.n	80055a0 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	601a      	str	r2, [r3, #0]
 800558c:	e008      	b.n	80055a0 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800558e:	2313      	movs	r3, #19
 8005590:	18fb      	adds	r3, r7, r3
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	3301      	adds	r3, #1
 8005596:	b2db      	uxtb	r3, r3
 8005598:	b259      	sxtb	r1, r3
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	2245      	movs	r2, #69	; 0x45
 800559e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80055a0:	2301      	movs	r3, #1
 80055a2:	61fb      	str	r3, [r7, #28]
		{
 80055a4:	e001      	b.n	80055aa <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055a6:	2300      	movs	r3, #0
 80055a8:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	0018      	movs	r0, r3
 80055ae:	f001 fc17 	bl	8006de0 <vClearInterruptMaskFromISR>

	return xReturn;
 80055b2:	69fb      	ldr	r3, [r7, #28]
}
 80055b4:	0018      	movs	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b009      	add	sp, #36	; 0x24
 80055ba:	bd90      	pop	{r4, r7, pc}

080055bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b08a      	sub	sp, #40	; 0x28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80055c8:	2300      	movs	r3, #0
 80055ca:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <xQueueReceive+0x1e>
 80055d6:	b672      	cpsid	i
 80055d8:	e7fe      	b.n	80055d8 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d103      	bne.n	80055e8 <xQueueReceive+0x2c>
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d101      	bne.n	80055ec <xQueueReceive+0x30>
 80055e8:	2301      	movs	r3, #1
 80055ea:	e000      	b.n	80055ee <xQueueReceive+0x32>
 80055ec:	2300      	movs	r3, #0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <xQueueReceive+0x3a>
 80055f2:	b672      	cpsid	i
 80055f4:	e7fe      	b.n	80055f4 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055f6:	f000 ff89 	bl	800650c <xTaskGetSchedulerState>
 80055fa:	1e03      	subs	r3, r0, #0
 80055fc:	d102      	bne.n	8005604 <xQueueReceive+0x48>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <xQueueReceive+0x4c>
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <xQueueReceive+0x4e>
 8005608:	2300      	movs	r3, #0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <xQueueReceive+0x56>
 800560e:	b672      	cpsid	i
 8005610:	e7fe      	b.n	8005610 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005612:	f001 fbb5 	bl	8006d80 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d01a      	beq.n	8005658 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	6a3b      	ldr	r3, [r7, #32]
 8005626:	0011      	movs	r1, r2
 8005628:	0018      	movs	r0, r3
 800562a:	f000 f8e7 	bl	80057fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	1e5a      	subs	r2, r3, #1
 8005632:	6a3b      	ldr	r3, [r7, #32]
 8005634:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005636:	6a3b      	ldr	r3, [r7, #32]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d008      	beq.n	8005650 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800563e:	6a3b      	ldr	r3, [r7, #32]
 8005640:	3310      	adds	r3, #16
 8005642:	0018      	movs	r0, r3
 8005644:	f000 fdca 	bl	80061dc <xTaskRemoveFromEventList>
 8005648:	1e03      	subs	r3, r0, #0
 800564a:	d001      	beq.n	8005650 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800564c:	f001 fb88 	bl	8006d60 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005650:	f001 fba8 	bl	8006da4 <vPortExitCritical>
				return pdPASS;
 8005654:	2301      	movs	r3, #1
 8005656:	e062      	b.n	800571e <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d103      	bne.n	8005666 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800565e:	f001 fba1 	bl	8006da4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005662:	2300      	movs	r3, #0
 8005664:	e05b      	b.n	800571e <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005668:	2b00      	cmp	r3, #0
 800566a:	d106      	bne.n	800567a <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800566c:	2314      	movs	r3, #20
 800566e:	18fb      	adds	r3, r7, r3
 8005670:	0018      	movs	r0, r3
 8005672:	f000 fe0f 	bl	8006294 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005676:	2301      	movs	r3, #1
 8005678:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800567a:	f001 fb93 	bl	8006da4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800567e:	f000 fbbd 	bl	8005dfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005682:	f001 fb7d 	bl	8006d80 <vPortEnterCritical>
 8005686:	6a3b      	ldr	r3, [r7, #32]
 8005688:	2244      	movs	r2, #68	; 0x44
 800568a:	5c9b      	ldrb	r3, [r3, r2]
 800568c:	b25b      	sxtb	r3, r3
 800568e:	3301      	adds	r3, #1
 8005690:	d103      	bne.n	800569a <xQueueReceive+0xde>
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	2244      	movs	r2, #68	; 0x44
 8005696:	2100      	movs	r1, #0
 8005698:	5499      	strb	r1, [r3, r2]
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	2245      	movs	r2, #69	; 0x45
 800569e:	5c9b      	ldrb	r3, [r3, r2]
 80056a0:	b25b      	sxtb	r3, r3
 80056a2:	3301      	adds	r3, #1
 80056a4:	d103      	bne.n	80056ae <xQueueReceive+0xf2>
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	2245      	movs	r2, #69	; 0x45
 80056aa:	2100      	movs	r1, #0
 80056ac:	5499      	strb	r1, [r3, r2]
 80056ae:	f001 fb79 	bl	8006da4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056b2:	1d3a      	adds	r2, r7, #4
 80056b4:	2314      	movs	r3, #20
 80056b6:	18fb      	adds	r3, r7, r3
 80056b8:	0011      	movs	r1, r2
 80056ba:	0018      	movs	r0, r3
 80056bc:	f000 fdfe 	bl	80062bc <xTaskCheckForTimeOut>
 80056c0:	1e03      	subs	r3, r0, #0
 80056c2:	d11e      	bne.n	8005702 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	0018      	movs	r0, r3
 80056c8:	f000 f91c 	bl	8005904 <prvIsQueueEmpty>
 80056cc:	1e03      	subs	r3, r0, #0
 80056ce:	d011      	beq.n	80056f4 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	3324      	adds	r3, #36	; 0x24
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	0011      	movs	r1, r2
 80056d8:	0018      	movs	r0, r3
 80056da:	f000 fd3b 	bl	8006154 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	0018      	movs	r0, r3
 80056e2:	f000 f8b1 	bl	8005848 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80056e6:	f000 fb95 	bl	8005e14 <xTaskResumeAll>
 80056ea:	1e03      	subs	r3, r0, #0
 80056ec:	d191      	bne.n	8005612 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80056ee:	f001 fb37 	bl	8006d60 <vPortYield>
 80056f2:	e78e      	b.n	8005612 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80056f4:	6a3b      	ldr	r3, [r7, #32]
 80056f6:	0018      	movs	r0, r3
 80056f8:	f000 f8a6 	bl	8005848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056fc:	f000 fb8a 	bl	8005e14 <xTaskResumeAll>
 8005700:	e787      	b.n	8005612 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	0018      	movs	r0, r3
 8005706:	f000 f89f 	bl	8005848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800570a:	f000 fb83 	bl	8005e14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	0018      	movs	r0, r3
 8005712:	f000 f8f7 	bl	8005904 <prvIsQueueEmpty>
 8005716:	1e03      	subs	r3, r0, #0
 8005718:	d100      	bne.n	800571c <xQueueReceive+0x160>
 800571a:	e77a      	b.n	8005612 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800571c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800571e:	0018      	movs	r0, r3
 8005720:	46bd      	mov	sp, r7
 8005722:	b00a      	add	sp, #40	; 0x28
 8005724:	bd80      	pop	{r7, pc}

08005726 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b086      	sub	sp, #24
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10e      	bne.n	8005762 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d14e      	bne.n	80057ea <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	0018      	movs	r0, r3
 8005752:	f000 fef7 	bl	8006544 <xTaskPriorityDisinherit>
 8005756:	0003      	movs	r3, r0
 8005758:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	605a      	str	r2, [r3, #4]
 8005760:	e043      	b.n	80057ea <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d119      	bne.n	800579c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6898      	ldr	r0, [r3, #8]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	0019      	movs	r1, r3
 8005774:	f001 fd66 	bl	8007244 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005780:	18d2      	adds	r2, r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689a      	ldr	r2, [r3, #8]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	429a      	cmp	r2, r3
 8005790:	d32b      	bcc.n	80057ea <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	609a      	str	r2, [r3, #8]
 800579a:	e026      	b.n	80057ea <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	68d8      	ldr	r0, [r3, #12]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	0019      	movs	r1, r3
 80057a8:	f001 fd4c 	bl	8007244 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	68da      	ldr	r2, [r3, #12]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b4:	425b      	negs	r3, r3
 80057b6:	18d2      	adds	r2, r2, r3
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	68da      	ldr	r2, [r3, #12]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d207      	bcs.n	80057d8 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d0:	425b      	negs	r3, r3
 80057d2:	18d2      	adds	r2, r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d105      	bne.n	80057ea <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	3b01      	subs	r3, #1
 80057e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	1c5a      	adds	r2, r3, #1
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80057f2:	697b      	ldr	r3, [r7, #20]
}
 80057f4:	0018      	movs	r0, r3
 80057f6:	46bd      	mov	sp, r7
 80057f8:	b006      	add	sp, #24
 80057fa:	bd80      	pop	{r7, pc}

080057fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	d018      	beq.n	8005840 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68da      	ldr	r2, [r3, #12]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	18d2      	adds	r2, r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68da      	ldr	r2, [r3, #12]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	429a      	cmp	r2, r3
 8005826:	d303      	bcc.n	8005830 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68d9      	ldr	r1, [r3, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	0018      	movs	r0, r3
 800583c:	f001 fd02 	bl	8007244 <memcpy>
	}
}
 8005840:	46c0      	nop			; (mov r8, r8)
 8005842:	46bd      	mov	sp, r7
 8005844:	b002      	add	sp, #8
 8005846:	bd80      	pop	{r7, pc}

08005848 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005850:	f001 fa96 	bl	8006d80 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005854:	230f      	movs	r3, #15
 8005856:	18fb      	adds	r3, r7, r3
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	2145      	movs	r1, #69	; 0x45
 800585c:	5c52      	ldrb	r2, [r2, r1]
 800585e:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005860:	e013      	b.n	800588a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005866:	2b00      	cmp	r3, #0
 8005868:	d016      	beq.n	8005898 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	3324      	adds	r3, #36	; 0x24
 800586e:	0018      	movs	r0, r3
 8005870:	f000 fcb4 	bl	80061dc <xTaskRemoveFromEventList>
 8005874:	1e03      	subs	r3, r0, #0
 8005876:	d001      	beq.n	800587c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005878:	f000 fd70 	bl	800635c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800587c:	210f      	movs	r1, #15
 800587e:	187b      	adds	r3, r7, r1
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	3b01      	subs	r3, #1
 8005884:	b2da      	uxtb	r2, r3
 8005886:	187b      	adds	r3, r7, r1
 8005888:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800588a:	230f      	movs	r3, #15
 800588c:	18fb      	adds	r3, r7, r3
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	b25b      	sxtb	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	dce5      	bgt.n	8005862 <prvUnlockQueue+0x1a>
 8005896:	e000      	b.n	800589a <prvUnlockQueue+0x52>
					break;
 8005898:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2245      	movs	r2, #69	; 0x45
 800589e:	21ff      	movs	r1, #255	; 0xff
 80058a0:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80058a2:	f001 fa7f 	bl	8006da4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80058a6:	f001 fa6b 	bl	8006d80 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80058aa:	230e      	movs	r3, #14
 80058ac:	18fb      	adds	r3, r7, r3
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	2144      	movs	r1, #68	; 0x44
 80058b2:	5c52      	ldrb	r2, [r2, r1]
 80058b4:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058b6:	e013      	b.n	80058e0 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d016      	beq.n	80058ee <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	3310      	adds	r3, #16
 80058c4:	0018      	movs	r0, r3
 80058c6:	f000 fc89 	bl	80061dc <xTaskRemoveFromEventList>
 80058ca:	1e03      	subs	r3, r0, #0
 80058cc:	d001      	beq.n	80058d2 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80058ce:	f000 fd45 	bl	800635c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80058d2:	210e      	movs	r1, #14
 80058d4:	187b      	adds	r3, r7, r1
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	3b01      	subs	r3, #1
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	187b      	adds	r3, r7, r1
 80058de:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058e0:	230e      	movs	r3, #14
 80058e2:	18fb      	adds	r3, r7, r3
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	b25b      	sxtb	r3, r3
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	dce5      	bgt.n	80058b8 <prvUnlockQueue+0x70>
 80058ec:	e000      	b.n	80058f0 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80058ee:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2244      	movs	r2, #68	; 0x44
 80058f4:	21ff      	movs	r1, #255	; 0xff
 80058f6:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80058f8:	f001 fa54 	bl	8006da4 <vPortExitCritical>
}
 80058fc:	46c0      	nop			; (mov r8, r8)
 80058fe:	46bd      	mov	sp, r7
 8005900:	b004      	add	sp, #16
 8005902:	bd80      	pop	{r7, pc}

08005904 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800590c:	f001 fa38 	bl	8006d80 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005918:	2301      	movs	r3, #1
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	e001      	b.n	8005922 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005922:	f001 fa3f 	bl	8006da4 <vPortExitCritical>

	return xReturn;
 8005926:	68fb      	ldr	r3, [r7, #12]
}
 8005928:	0018      	movs	r0, r3
 800592a:	46bd      	mov	sp, r7
 800592c:	b004      	add	sp, #16
 800592e:	bd80      	pop	{r7, pc}

08005930 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005938:	f001 fa22 	bl	8006d80 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005944:	429a      	cmp	r2, r3
 8005946:	d102      	bne.n	800594e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005948:	2301      	movs	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	e001      	b.n	8005952 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800594e:	2300      	movs	r3, #0
 8005950:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005952:	f001 fa27 	bl	8006da4 <vPortExitCritical>

	return xReturn;
 8005956:	68fb      	ldr	r3, [r7, #12]
}
 8005958:	0018      	movs	r0, r3
 800595a:	46bd      	mov	sp, r7
 800595c:	b004      	add	sp, #16
 800595e:	bd80      	pop	{r7, pc}

08005960 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800596a:	2300      	movs	r3, #0
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	e015      	b.n	800599c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005970:	4b0e      	ldr	r3, [pc, #56]	; (80059ac <vQueueAddToRegistry+0x4c>)
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	00d2      	lsls	r2, r2, #3
 8005976:	58d3      	ldr	r3, [r2, r3]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10c      	bne.n	8005996 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800597c:	4b0b      	ldr	r3, [pc, #44]	; (80059ac <vQueueAddToRegistry+0x4c>)
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	00d2      	lsls	r2, r2, #3
 8005982:	6839      	ldr	r1, [r7, #0]
 8005984:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005986:	4a09      	ldr	r2, [pc, #36]	; (80059ac <vQueueAddToRegistry+0x4c>)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	18d3      	adds	r3, r2, r3
 800598e:	3304      	adds	r3, #4
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005994:	e005      	b.n	80059a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	3301      	adds	r3, #1
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2b07      	cmp	r3, #7
 80059a0:	d9e6      	bls.n	8005970 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059a2:	46c0      	nop			; (mov r8, r8)
 80059a4:	46bd      	mov	sp, r7
 80059a6:	b004      	add	sp, #16
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	46c0      	nop			; (mov r8, r8)
 80059ac:	20001acc 	.word	0x20001acc

080059b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b086      	sub	sp, #24
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80059c0:	f001 f9de 	bl	8006d80 <vPortEnterCritical>
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	2244      	movs	r2, #68	; 0x44
 80059c8:	5c9b      	ldrb	r3, [r3, r2]
 80059ca:	b25b      	sxtb	r3, r3
 80059cc:	3301      	adds	r3, #1
 80059ce:	d103      	bne.n	80059d8 <vQueueWaitForMessageRestricted+0x28>
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	2244      	movs	r2, #68	; 0x44
 80059d4:	2100      	movs	r1, #0
 80059d6:	5499      	strb	r1, [r3, r2]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2245      	movs	r2, #69	; 0x45
 80059dc:	5c9b      	ldrb	r3, [r3, r2]
 80059de:	b25b      	sxtb	r3, r3
 80059e0:	3301      	adds	r3, #1
 80059e2:	d103      	bne.n	80059ec <vQueueWaitForMessageRestricted+0x3c>
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	2245      	movs	r2, #69	; 0x45
 80059e8:	2100      	movs	r1, #0
 80059ea:	5499      	strb	r1, [r3, r2]
 80059ec:	f001 f9da 	bl	8006da4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d106      	bne.n	8005a06 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	3324      	adds	r3, #36	; 0x24
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	68b9      	ldr	r1, [r7, #8]
 8005a00:	0018      	movs	r0, r3
 8005a02:	f000 fbc5 	bl	8006190 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	0018      	movs	r0, r3
 8005a0a:	f7ff ff1d 	bl	8005848 <prvUnlockQueue>
	}
 8005a0e:	46c0      	nop			; (mov r8, r8)
 8005a10:	46bd      	mov	sp, r7
 8005a12:	b006      	add	sp, #24
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a16:	b590      	push	{r4, r7, lr}
 8005a18:	b08d      	sub	sp, #52	; 0x34
 8005a1a:	af04      	add	r7, sp, #16
 8005a1c:	60f8      	str	r0, [r7, #12]
 8005a1e:	60b9      	str	r1, [r7, #8]
 8005a20:	607a      	str	r2, [r7, #4]
 8005a22:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <xTaskCreateStatic+0x18>
 8005a2a:	b672      	cpsid	i
 8005a2c:	e7fe      	b.n	8005a2c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8005a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <xTaskCreateStatic+0x22>
 8005a34:	b672      	cpsid	i
 8005a36:	e7fe      	b.n	8005a36 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005a38:	235c      	movs	r3, #92	; 0x5c
 8005a3a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	2b5c      	cmp	r3, #92	; 0x5c
 8005a40:	d001      	beq.n	8005a46 <xTaskCreateStatic+0x30>
 8005a42:	b672      	cpsid	i
 8005a44:	e7fe      	b.n	8005a44 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d020      	beq.n	8005a8e <xTaskCreateStatic+0x78>
 8005a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d01d      	beq.n	8005a8e <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a54:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a5a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	2259      	movs	r2, #89	; 0x59
 8005a60:	2102      	movs	r1, #2
 8005a62:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005a64:	683c      	ldr	r4, [r7, #0]
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	68b9      	ldr	r1, [r7, #8]
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	9303      	str	r3, [sp, #12]
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	9302      	str	r3, [sp, #8]
 8005a74:	2318      	movs	r3, #24
 8005a76:	18fb      	adds	r3, r7, r3
 8005a78:	9301      	str	r3, [sp, #4]
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a7c:	9300      	str	r3, [sp, #0]
 8005a7e:	0023      	movs	r3, r4
 8005a80:	f000 f858 	bl	8005b34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	0018      	movs	r0, r3
 8005a88:	f000 f8d6 	bl	8005c38 <prvAddNewTaskToReadyList>
 8005a8c:	e001      	b.n	8005a92 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a92:	69bb      	ldr	r3, [r7, #24]
	}
 8005a94:	0018      	movs	r0, r3
 8005a96:	46bd      	mov	sp, r7
 8005a98:	b009      	add	sp, #36	; 0x24
 8005a9a:	bd90      	pop	{r4, r7, pc}

08005a9c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a9c:	b590      	push	{r4, r7, lr}
 8005a9e:	b08d      	sub	sp, #52	; 0x34
 8005aa0:	af04      	add	r7, sp, #16
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	603b      	str	r3, [r7, #0]
 8005aa8:	1dbb      	adds	r3, r7, #6
 8005aaa:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aac:	1dbb      	adds	r3, r7, #6
 8005aae:	881b      	ldrh	r3, [r3, #0]
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	f001 f9fc 	bl	8006eb0 <pvPortMalloc>
 8005ab8:	0003      	movs	r3, r0
 8005aba:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d010      	beq.n	8005ae4 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005ac2:	205c      	movs	r0, #92	; 0x5c
 8005ac4:	f001 f9f4 	bl	8006eb0 <pvPortMalloc>
 8005ac8:	0003      	movs	r3, r0
 8005aca:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	631a      	str	r2, [r3, #48]	; 0x30
 8005ad8:	e006      	b.n	8005ae8 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	0018      	movs	r0, r3
 8005ade:	f001 fa8d 	bl	8006ffc <vPortFree>
 8005ae2:	e001      	b.n	8005ae8 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d01a      	beq.n	8005b24 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	2259      	movs	r2, #89	; 0x59
 8005af2:	2100      	movs	r1, #0
 8005af4:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005af6:	1dbb      	adds	r3, r7, #6
 8005af8:	881a      	ldrh	r2, [r3, #0]
 8005afa:	683c      	ldr	r4, [r7, #0]
 8005afc:	68b9      	ldr	r1, [r7, #8]
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	2300      	movs	r3, #0
 8005b02:	9303      	str	r3, [sp, #12]
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	9302      	str	r3, [sp, #8]
 8005b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b0a:	9301      	str	r3, [sp, #4]
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	0023      	movs	r3, r4
 8005b12:	f000 f80f 	bl	8005b34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	0018      	movs	r0, r3
 8005b1a:	f000 f88d 	bl	8005c38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	61bb      	str	r3, [r7, #24]
 8005b22:	e002      	b.n	8005b2a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b24:	2301      	movs	r3, #1
 8005b26:	425b      	negs	r3, r3
 8005b28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b2a:	69bb      	ldr	r3, [r7, #24]
	}
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	b009      	add	sp, #36	; 0x24
 8005b32:	bd90      	pop	{r4, r7, pc}

08005b34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
 8005b40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	001a      	movs	r2, r3
 8005b4c:	21a5      	movs	r1, #165	; 0xa5
 8005b4e:	f001 fb82 	bl	8007256 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4936      	ldr	r1, [pc, #216]	; (8005c34 <prvInitialiseNewTask+0x100>)
 8005b5a:	468c      	mov	ip, r1
 8005b5c:	4463      	add	r3, ip
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	18d3      	adds	r3, r2, r3
 8005b62:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2207      	movs	r2, #7
 8005b68:	4393      	bics	r3, r2
 8005b6a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	2207      	movs	r2, #7
 8005b70:	4013      	ands	r3, r2
 8005b72:	d001      	beq.n	8005b78 <prvInitialiseNewTask+0x44>
 8005b74:	b672      	cpsid	i
 8005b76:	e7fe      	b.n	8005b76 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b78:	2300      	movs	r3, #0
 8005b7a:	617b      	str	r3, [r7, #20]
 8005b7c:	e013      	b.n	8005ba6 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	18d3      	adds	r3, r2, r3
 8005b84:	7818      	ldrb	r0, [r3, #0]
 8005b86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b88:	2134      	movs	r1, #52	; 0x34
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	18d3      	adds	r3, r2, r3
 8005b8e:	185b      	adds	r3, r3, r1
 8005b90:	1c02      	adds	r2, r0, #0
 8005b92:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	18d3      	adds	r3, r2, r3
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d006      	beq.n	8005bae <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b0f      	cmp	r3, #15
 8005baa:	d9e8      	bls.n	8005b7e <prvInitialiseNewTask+0x4a>
 8005bac:	e000      	b.n	8005bb0 <prvInitialiseNewTask+0x7c>
		{
			break;
 8005bae:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb2:	2243      	movs	r2, #67	; 0x43
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	2b37      	cmp	r3, #55	; 0x37
 8005bbc:	d901      	bls.n	8005bc2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005bbe:	2337      	movs	r3, #55	; 0x37
 8005bc0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc4:	6a3a      	ldr	r2, [r7, #32]
 8005bc6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bca:	6a3a      	ldr	r2, [r7, #32]
 8005bcc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd6:	3304      	adds	r3, #4
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f7ff fa69 	bl	80050b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be0:	3318      	adds	r3, #24
 8005be2:	0018      	movs	r0, r3
 8005be4:	f7ff fa64 	bl	80050b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	2238      	movs	r2, #56	; 0x38
 8005bf2:	1ad2      	subs	r2, r2, r3
 8005bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c00:	2200      	movs	r2, #0
 8005c02:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c06:	2258      	movs	r2, #88	; 0x58
 8005c08:	2100      	movs	r1, #0
 8005c0a:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	68f9      	ldr	r1, [r7, #12]
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	0018      	movs	r0, r3
 8005c14:	f001 f81c 	bl	8006c50 <pxPortInitialiseStack>
 8005c18:	0002      	movs	r2, r0
 8005c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c2a:	46c0      	nop			; (mov r8, r8)
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	b006      	add	sp, #24
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	46c0      	nop			; (mov r8, r8)
 8005c34:	3fffffff 	.word	0x3fffffff

08005c38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c40:	f001 f89e 	bl	8006d80 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c44:	4b2a      	ldr	r3, [pc, #168]	; (8005cf0 <prvAddNewTaskToReadyList+0xb8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	4b29      	ldr	r3, [pc, #164]	; (8005cf0 <prvAddNewTaskToReadyList+0xb8>)
 8005c4c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005c4e:	4b29      	ldr	r3, [pc, #164]	; (8005cf4 <prvAddNewTaskToReadyList+0xbc>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d109      	bne.n	8005c6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c56:	4b27      	ldr	r3, [pc, #156]	; (8005cf4 <prvAddNewTaskToReadyList+0xbc>)
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c5c:	4b24      	ldr	r3, [pc, #144]	; (8005cf0 <prvAddNewTaskToReadyList+0xb8>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d110      	bne.n	8005c86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c64:	f000 fb94 	bl	8006390 <prvInitialiseTaskLists>
 8005c68:	e00d      	b.n	8005c86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c6a:	4b23      	ldr	r3, [pc, #140]	; (8005cf8 <prvAddNewTaskToReadyList+0xc0>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d109      	bne.n	8005c86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c72:	4b20      	ldr	r3, [pc, #128]	; (8005cf4 <prvAddNewTaskToReadyList+0xbc>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d802      	bhi.n	8005c86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c80:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <prvAddNewTaskToReadyList+0xbc>)
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c86:	4b1d      	ldr	r3, [pc, #116]	; (8005cfc <prvAddNewTaskToReadyList+0xc4>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	1c5a      	adds	r2, r3, #1
 8005c8c:	4b1b      	ldr	r3, [pc, #108]	; (8005cfc <prvAddNewTaskToReadyList+0xc4>)
 8005c8e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c90:	4b1a      	ldr	r3, [pc, #104]	; (8005cfc <prvAddNewTaskToReadyList+0xc4>)
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c9c:	4b18      	ldr	r3, [pc, #96]	; (8005d00 <prvAddNewTaskToReadyList+0xc8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d903      	bls.n	8005cac <prvAddNewTaskToReadyList+0x74>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ca8:	4b15      	ldr	r3, [pc, #84]	; (8005d00 <prvAddNewTaskToReadyList+0xc8>)
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cb0:	0013      	movs	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	189b      	adds	r3, r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4a12      	ldr	r2, [pc, #72]	; (8005d04 <prvAddNewTaskToReadyList+0xcc>)
 8005cba:	189a      	adds	r2, r3, r2
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	3304      	adds	r3, #4
 8005cc0:	0019      	movs	r1, r3
 8005cc2:	0010      	movs	r0, r2
 8005cc4:	f7ff f9ff 	bl	80050c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005cc8:	f001 f86c 	bl	8006da4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	; (8005cf8 <prvAddNewTaskToReadyList+0xc0>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005cd4:	4b07      	ldr	r3, [pc, #28]	; (8005cf4 <prvAddNewTaskToReadyList+0xbc>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d201      	bcs.n	8005ce6 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ce2:	f001 f83d 	bl	8006d60 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ce6:	46c0      	nop			; (mov r8, r8)
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	b002      	add	sp, #8
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	46c0      	nop			; (mov r8, r8)
 8005cf0:	20000bc0 	.word	0x20000bc0
 8005cf4:	200006ec 	.word	0x200006ec
 8005cf8:	20000bcc 	.word	0x20000bcc
 8005cfc:	20000bdc 	.word	0x20000bdc
 8005d00:	20000bc8 	.word	0x20000bc8
 8005d04:	200006f0 	.word	0x200006f0

08005d08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005d10:	2300      	movs	r3, #0
 8005d12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d010      	beq.n	8005d3c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005d1a:	4b0d      	ldr	r3, [pc, #52]	; (8005d50 <vTaskDelay+0x48>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <vTaskDelay+0x1e>
 8005d22:	b672      	cpsid	i
 8005d24:	e7fe      	b.n	8005d24 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005d26:	f000 f869 	bl	8005dfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	0018      	movs	r0, r3
 8005d30:	f000 fc64 	bl	80065fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d34:	f000 f86e 	bl	8005e14 <xTaskResumeAll>
 8005d38:	0003      	movs	r3, r0
 8005d3a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8005d42:	f001 f80d 	bl	8006d60 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d46:	46c0      	nop			; (mov r8, r8)
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	b004      	add	sp, #16
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	46c0      	nop			; (mov r8, r8)
 8005d50:	20000be8 	.word	0x20000be8

08005d54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d54:	b590      	push	{r4, r7, lr}
 8005d56:	b089      	sub	sp, #36	; 0x24
 8005d58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d62:	003a      	movs	r2, r7
 8005d64:	1d39      	adds	r1, r7, #4
 8005d66:	2308      	movs	r3, #8
 8005d68:	18fb      	adds	r3, r7, r3
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	f7ff f952 	bl	8005014 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d70:	683c      	ldr	r4, [r7, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	491b      	ldr	r1, [pc, #108]	; (8005de4 <vTaskStartScheduler+0x90>)
 8005d78:	481b      	ldr	r0, [pc, #108]	; (8005de8 <vTaskStartScheduler+0x94>)
 8005d7a:	9202      	str	r2, [sp, #8]
 8005d7c:	9301      	str	r3, [sp, #4]
 8005d7e:	2300      	movs	r3, #0
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	2300      	movs	r3, #0
 8005d84:	0022      	movs	r2, r4
 8005d86:	f7ff fe46 	bl	8005a16 <xTaskCreateStatic>
 8005d8a:	0002      	movs	r2, r0
 8005d8c:	4b17      	ldr	r3, [pc, #92]	; (8005dec <vTaskStartScheduler+0x98>)
 8005d8e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d90:	4b16      	ldr	r3, [pc, #88]	; (8005dec <vTaskStartScheduler+0x98>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d002      	beq.n	8005d9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	e001      	b.n	8005da2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d103      	bne.n	8005db0 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8005da8:	f000 fc7c 	bl	80066a4 <xTimerCreateTimerTask>
 8005dac:	0003      	movs	r3, r0
 8005dae:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d10d      	bne.n	8005dd2 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8005db6:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005db8:	4b0d      	ldr	r3, [pc, #52]	; (8005df0 <vTaskStartScheduler+0x9c>)
 8005dba:	2201      	movs	r2, #1
 8005dbc:	4252      	negs	r2, r2
 8005dbe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005dc0:	4b0c      	ldr	r3, [pc, #48]	; (8005df4 <vTaskStartScheduler+0xa0>)
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005dc6:	4b0c      	ldr	r3, [pc, #48]	; (8005df8 <vTaskStartScheduler+0xa4>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005dcc:	f000 ffa4 	bl	8006d18 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005dd0:	e004      	b.n	8005ddc <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	d101      	bne.n	8005ddc <vTaskStartScheduler+0x88>
 8005dd8:	b672      	cpsid	i
 8005dda:	e7fe      	b.n	8005dda <vTaskStartScheduler+0x86>
}
 8005ddc:	46c0      	nop			; (mov r8, r8)
 8005dde:	46bd      	mov	sp, r7
 8005de0:	b005      	add	sp, #20
 8005de2:	bd90      	pop	{r4, r7, pc}
 8005de4:	080072c4 	.word	0x080072c4
 8005de8:	08006371 	.word	0x08006371
 8005dec:	20000be4 	.word	0x20000be4
 8005df0:	20000be0 	.word	0x20000be0
 8005df4:	20000bcc 	.word	0x20000bcc
 8005df8:	20000bc4 	.word	0x20000bc4

08005dfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005e00:	4b03      	ldr	r3, [pc, #12]	; (8005e10 <vTaskSuspendAll+0x14>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	1c5a      	adds	r2, r3, #1
 8005e06:	4b02      	ldr	r3, [pc, #8]	; (8005e10 <vTaskSuspendAll+0x14>)
 8005e08:	601a      	str	r2, [r3, #0]
}
 8005e0a:	46c0      	nop			; (mov r8, r8)
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	20000be8 	.word	0x20000be8

08005e14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e22:	4b3a      	ldr	r3, [pc, #232]	; (8005f0c <xTaskResumeAll+0xf8>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <xTaskResumeAll+0x1a>
 8005e2a:	b672      	cpsid	i
 8005e2c:	e7fe      	b.n	8005e2c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e2e:	f000 ffa7 	bl	8006d80 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e32:	4b36      	ldr	r3, [pc, #216]	; (8005f0c <xTaskResumeAll+0xf8>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	1e5a      	subs	r2, r3, #1
 8005e38:	4b34      	ldr	r3, [pc, #208]	; (8005f0c <xTaskResumeAll+0xf8>)
 8005e3a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e3c:	4b33      	ldr	r3, [pc, #204]	; (8005f0c <xTaskResumeAll+0xf8>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d15b      	bne.n	8005efc <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e44:	4b32      	ldr	r3, [pc, #200]	; (8005f10 <xTaskResumeAll+0xfc>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d057      	beq.n	8005efc <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e4c:	e02f      	b.n	8005eae <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005e4e:	4b31      	ldr	r3, [pc, #196]	; (8005f14 <xTaskResumeAll+0x100>)
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	3318      	adds	r3, #24
 8005e5a:	0018      	movs	r0, r3
 8005e5c:	f7ff f98b 	bl	8005176 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	3304      	adds	r3, #4
 8005e64:	0018      	movs	r0, r3
 8005e66:	f7ff f986 	bl	8005176 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e6e:	4b2a      	ldr	r3, [pc, #168]	; (8005f18 <xTaskResumeAll+0x104>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d903      	bls.n	8005e7e <xTaskResumeAll+0x6a>
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e7a:	4b27      	ldr	r3, [pc, #156]	; (8005f18 <xTaskResumeAll+0x104>)
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e82:	0013      	movs	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	189b      	adds	r3, r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4a24      	ldr	r2, [pc, #144]	; (8005f1c <xTaskResumeAll+0x108>)
 8005e8c:	189a      	adds	r2, r3, r2
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3304      	adds	r3, #4
 8005e92:	0019      	movs	r1, r3
 8005e94:	0010      	movs	r0, r2
 8005e96:	f7ff f916 	bl	80050c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e9e:	4b20      	ldr	r3, [pc, #128]	; (8005f20 <xTaskResumeAll+0x10c>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d302      	bcc.n	8005eae <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8005ea8:	4b1e      	ldr	r3, [pc, #120]	; (8005f24 <xTaskResumeAll+0x110>)
 8005eaa:	2201      	movs	r2, #1
 8005eac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eae:	4b19      	ldr	r3, [pc, #100]	; (8005f14 <xTaskResumeAll+0x100>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1cb      	bne.n	8005e4e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d001      	beq.n	8005ec0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ebc:	f000 fb02 	bl	80064c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005ec0:	4b19      	ldr	r3, [pc, #100]	; (8005f28 <xTaskResumeAll+0x114>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00f      	beq.n	8005eec <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ecc:	f000 f83c 	bl	8005f48 <xTaskIncrementTick>
 8005ed0:	1e03      	subs	r3, r0, #0
 8005ed2:	d002      	beq.n	8005eda <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8005ed4:	4b13      	ldr	r3, [pc, #76]	; (8005f24 <xTaskResumeAll+0x110>)
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	3b01      	subs	r3, #1
 8005ede:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1f2      	bne.n	8005ecc <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8005ee6:	4b10      	ldr	r3, [pc, #64]	; (8005f28 <xTaskResumeAll+0x114>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005eec:	4b0d      	ldr	r3, [pc, #52]	; (8005f24 <xTaskResumeAll+0x110>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d003      	beq.n	8005efc <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ef8:	f000 ff32 	bl	8006d60 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005efc:	f000 ff52 	bl	8006da4 <vPortExitCritical>

	return xAlreadyYielded;
 8005f00:	68bb      	ldr	r3, [r7, #8]
}
 8005f02:	0018      	movs	r0, r3
 8005f04:	46bd      	mov	sp, r7
 8005f06:	b004      	add	sp, #16
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	46c0      	nop			; (mov r8, r8)
 8005f0c:	20000be8 	.word	0x20000be8
 8005f10:	20000bc0 	.word	0x20000bc0
 8005f14:	20000b80 	.word	0x20000b80
 8005f18:	20000bc8 	.word	0x20000bc8
 8005f1c:	200006f0 	.word	0x200006f0
 8005f20:	200006ec 	.word	0x200006ec
 8005f24:	20000bd4 	.word	0x20000bd4
 8005f28:	20000bd0 	.word	0x20000bd0

08005f2c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f32:	4b04      	ldr	r3, [pc, #16]	; (8005f44 <xTaskGetTickCount+0x18>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f38:	687b      	ldr	r3, [r7, #4]
}
 8005f3a:	0018      	movs	r0, r3
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	b002      	add	sp, #8
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	46c0      	nop			; (mov r8, r8)
 8005f44:	20000bc4 	.word	0x20000bc4

08005f48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b086      	sub	sp, #24
 8005f4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f52:	4b4c      	ldr	r3, [pc, #304]	; (8006084 <xTaskIncrementTick+0x13c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d000      	beq.n	8005f5c <xTaskIncrementTick+0x14>
 8005f5a:	e083      	b.n	8006064 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f5c:	4b4a      	ldr	r3, [pc, #296]	; (8006088 <xTaskIncrementTick+0x140>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	3301      	adds	r3, #1
 8005f62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f64:	4b48      	ldr	r3, [pc, #288]	; (8006088 <xTaskIncrementTick+0x140>)
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d117      	bne.n	8005fa0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f70:	4b46      	ldr	r3, [pc, #280]	; (800608c <xTaskIncrementTick+0x144>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <xTaskIncrementTick+0x36>
 8005f7a:	b672      	cpsid	i
 8005f7c:	e7fe      	b.n	8005f7c <xTaskIncrementTick+0x34>
 8005f7e:	4b43      	ldr	r3, [pc, #268]	; (800608c <xTaskIncrementTick+0x144>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	4b42      	ldr	r3, [pc, #264]	; (8006090 <xTaskIncrementTick+0x148>)
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	4b40      	ldr	r3, [pc, #256]	; (800608c <xTaskIncrementTick+0x144>)
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	4b40      	ldr	r3, [pc, #256]	; (8006090 <xTaskIncrementTick+0x148>)
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	601a      	str	r2, [r3, #0]
 8005f92:	4b40      	ldr	r3, [pc, #256]	; (8006094 <xTaskIncrementTick+0x14c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	4b3e      	ldr	r3, [pc, #248]	; (8006094 <xTaskIncrementTick+0x14c>)
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	f000 fa92 	bl	80064c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fa0:	4b3d      	ldr	r3, [pc, #244]	; (8006098 <xTaskIncrementTick+0x150>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d34e      	bcc.n	8006048 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005faa:	4b38      	ldr	r3, [pc, #224]	; (800608c <xTaskIncrementTick+0x144>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <xTaskIncrementTick+0x70>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e000      	b.n	8005fba <xTaskIncrementTick+0x72>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d004      	beq.n	8005fc8 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fbe:	4b36      	ldr	r3, [pc, #216]	; (8006098 <xTaskIncrementTick+0x150>)
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	4252      	negs	r2, r2
 8005fc4:	601a      	str	r2, [r3, #0]
					break;
 8005fc6:	e03f      	b.n	8006048 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fc8:	4b30      	ldr	r3, [pc, #192]	; (800608c <xTaskIncrementTick+0x144>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d203      	bcs.n	8005fe8 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fe0:	4b2d      	ldr	r3, [pc, #180]	; (8006098 <xTaskIncrementTick+0x150>)
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	601a      	str	r2, [r3, #0]
						break;
 8005fe6:	e02f      	b.n	8006048 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	3304      	adds	r3, #4
 8005fec:	0018      	movs	r0, r3
 8005fee:	f7ff f8c2 	bl	8005176 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d004      	beq.n	8006004 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	3318      	adds	r3, #24
 8005ffe:	0018      	movs	r0, r3
 8006000:	f7ff f8b9 	bl	8005176 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006008:	4b24      	ldr	r3, [pc, #144]	; (800609c <xTaskIncrementTick+0x154>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	429a      	cmp	r2, r3
 800600e:	d903      	bls.n	8006018 <xTaskIncrementTick+0xd0>
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006014:	4b21      	ldr	r3, [pc, #132]	; (800609c <xTaskIncrementTick+0x154>)
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800601c:	0013      	movs	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	189b      	adds	r3, r3, r2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	4a1e      	ldr	r2, [pc, #120]	; (80060a0 <xTaskIncrementTick+0x158>)
 8006026:	189a      	adds	r2, r3, r2
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	3304      	adds	r3, #4
 800602c:	0019      	movs	r1, r3
 800602e:	0010      	movs	r0, r2
 8006030:	f7ff f849 	bl	80050c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006038:	4b1a      	ldr	r3, [pc, #104]	; (80060a4 <xTaskIncrementTick+0x15c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603e:	429a      	cmp	r2, r3
 8006040:	d3b3      	bcc.n	8005faa <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006042:	2301      	movs	r3, #1
 8006044:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006046:	e7b0      	b.n	8005faa <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006048:	4b16      	ldr	r3, [pc, #88]	; (80060a4 <xTaskIncrementTick+0x15c>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800604e:	4914      	ldr	r1, [pc, #80]	; (80060a0 <xTaskIncrementTick+0x158>)
 8006050:	0013      	movs	r3, r2
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	189b      	adds	r3, r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	585b      	ldr	r3, [r3, r1]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d907      	bls.n	800606e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800605e:	2301      	movs	r3, #1
 8006060:	617b      	str	r3, [r7, #20]
 8006062:	e004      	b.n	800606e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006064:	4b10      	ldr	r3, [pc, #64]	; (80060a8 <xTaskIncrementTick+0x160>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	1c5a      	adds	r2, r3, #1
 800606a:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <xTaskIncrementTick+0x160>)
 800606c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800606e:	4b0f      	ldr	r3, [pc, #60]	; (80060ac <xTaskIncrementTick+0x164>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8006076:	2301      	movs	r3, #1
 8006078:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800607a:	697b      	ldr	r3, [r7, #20]
}
 800607c:	0018      	movs	r0, r3
 800607e:	46bd      	mov	sp, r7
 8006080:	b006      	add	sp, #24
 8006082:	bd80      	pop	{r7, pc}
 8006084:	20000be8 	.word	0x20000be8
 8006088:	20000bc4 	.word	0x20000bc4
 800608c:	20000b78 	.word	0x20000b78
 8006090:	20000b7c 	.word	0x20000b7c
 8006094:	20000bd8 	.word	0x20000bd8
 8006098:	20000be0 	.word	0x20000be0
 800609c:	20000bc8 	.word	0x20000bc8
 80060a0:	200006f0 	.word	0x200006f0
 80060a4:	200006ec 	.word	0x200006ec
 80060a8:	20000bd0 	.word	0x20000bd0
 80060ac:	20000bd4 	.word	0x20000bd4

080060b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060b6:	4b22      	ldr	r3, [pc, #136]	; (8006140 <vTaskSwitchContext+0x90>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060be:	4b21      	ldr	r3, [pc, #132]	; (8006144 <vTaskSwitchContext+0x94>)
 80060c0:	2201      	movs	r2, #1
 80060c2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060c4:	e037      	b.n	8006136 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 80060c6:	4b1f      	ldr	r3, [pc, #124]	; (8006144 <vTaskSwitchContext+0x94>)
 80060c8:	2200      	movs	r2, #0
 80060ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80060cc:	4b1e      	ldr	r3, [pc, #120]	; (8006148 <vTaskSwitchContext+0x98>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	607b      	str	r3, [r7, #4]
 80060d2:	e007      	b.n	80060e4 <vTaskSwitchContext+0x34>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <vTaskSwitchContext+0x2e>
 80060da:	b672      	cpsid	i
 80060dc:	e7fe      	b.n	80060dc <vTaskSwitchContext+0x2c>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	3b01      	subs	r3, #1
 80060e2:	607b      	str	r3, [r7, #4]
 80060e4:	4919      	ldr	r1, [pc, #100]	; (800614c <vTaskSwitchContext+0x9c>)
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	0013      	movs	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	189b      	adds	r3, r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	585b      	ldr	r3, [r3, r1]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d0ee      	beq.n	80060d4 <vTaskSwitchContext+0x24>
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	0013      	movs	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	189b      	adds	r3, r3, r2
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	4a12      	ldr	r2, [pc, #72]	; (800614c <vTaskSwitchContext+0x9c>)
 8006102:	189b      	adds	r3, r3, r2
 8006104:	603b      	str	r3, [r7, #0]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	605a      	str	r2, [r3, #4]
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	3308      	adds	r3, #8
 8006118:	429a      	cmp	r2, r3
 800611a:	d104      	bne.n	8006126 <vTaskSwitchContext+0x76>
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	605a      	str	r2, [r3, #4]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	68da      	ldr	r2, [r3, #12]
 800612c:	4b08      	ldr	r3, [pc, #32]	; (8006150 <vTaskSwitchContext+0xa0>)
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	4b05      	ldr	r3, [pc, #20]	; (8006148 <vTaskSwitchContext+0x98>)
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	601a      	str	r2, [r3, #0]
}
 8006136:	46c0      	nop			; (mov r8, r8)
 8006138:	46bd      	mov	sp, r7
 800613a:	b002      	add	sp, #8
 800613c:	bd80      	pop	{r7, pc}
 800613e:	46c0      	nop			; (mov r8, r8)
 8006140:	20000be8 	.word	0x20000be8
 8006144:	20000bd4 	.word	0x20000bd4
 8006148:	20000bc8 	.word	0x20000bc8
 800614c:	200006f0 	.word	0x200006f0
 8006150:	200006ec 	.word	0x200006ec

08006154 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <vTaskPlaceOnEventList+0x14>
 8006164:	b672      	cpsid	i
 8006166:	e7fe      	b.n	8006166 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006168:	4b08      	ldr	r3, [pc, #32]	; (800618c <vTaskPlaceOnEventList+0x38>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3318      	adds	r3, #24
 800616e:	001a      	movs	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	0011      	movs	r1, r2
 8006174:	0018      	movs	r0, r3
 8006176:	f7fe ffc8 	bl	800510a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2101      	movs	r1, #1
 800617e:	0018      	movs	r0, r3
 8006180:	f000 fa3c 	bl	80065fc <prvAddCurrentTaskToDelayedList>
}
 8006184:	46c0      	nop			; (mov r8, r8)
 8006186:	46bd      	mov	sp, r7
 8006188:	b002      	add	sp, #8
 800618a:	bd80      	pop	{r7, pc}
 800618c:	200006ec 	.word	0x200006ec

08006190 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <vTaskPlaceOnEventListRestricted+0x16>
 80061a2:	b672      	cpsid	i
 80061a4:	e7fe      	b.n	80061a4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061a6:	4b0c      	ldr	r3, [pc, #48]	; (80061d8 <vTaskPlaceOnEventListRestricted+0x48>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	3318      	adds	r3, #24
 80061ac:	001a      	movs	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	0011      	movs	r1, r2
 80061b2:	0018      	movs	r0, r3
 80061b4:	f7fe ff87 	bl	80050c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 80061be:	2301      	movs	r3, #1
 80061c0:	425b      	negs	r3, r3
 80061c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	0011      	movs	r1, r2
 80061ca:	0018      	movs	r0, r3
 80061cc:	f000 fa16 	bl	80065fc <prvAddCurrentTaskToDelayedList>
	}
 80061d0:	46c0      	nop			; (mov r8, r8)
 80061d2:	46bd      	mov	sp, r7
 80061d4:	b004      	add	sp, #16
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	200006ec 	.word	0x200006ec

080061dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <xTaskRemoveFromEventList+0x1a>
 80061f2:	b672      	cpsid	i
 80061f4:	e7fe      	b.n	80061f4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	3318      	adds	r3, #24
 80061fa:	0018      	movs	r0, r3
 80061fc:	f7fe ffbb 	bl	8005176 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006200:	4b1e      	ldr	r3, [pc, #120]	; (800627c <xTaskRemoveFromEventList+0xa0>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d11d      	bne.n	8006244 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	3304      	adds	r3, #4
 800620c:	0018      	movs	r0, r3
 800620e:	f7fe ffb2 	bl	8005176 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006216:	4b1a      	ldr	r3, [pc, #104]	; (8006280 <xTaskRemoveFromEventList+0xa4>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	429a      	cmp	r2, r3
 800621c:	d903      	bls.n	8006226 <xTaskRemoveFromEventList+0x4a>
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006222:	4b17      	ldr	r3, [pc, #92]	; (8006280 <xTaskRemoveFromEventList+0xa4>)
 8006224:	601a      	str	r2, [r3, #0]
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800622a:	0013      	movs	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	189b      	adds	r3, r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4a14      	ldr	r2, [pc, #80]	; (8006284 <xTaskRemoveFromEventList+0xa8>)
 8006234:	189a      	adds	r2, r3, r2
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	3304      	adds	r3, #4
 800623a:	0019      	movs	r1, r3
 800623c:	0010      	movs	r0, r2
 800623e:	f7fe ff42 	bl	80050c6 <vListInsertEnd>
 8006242:	e007      	b.n	8006254 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	3318      	adds	r3, #24
 8006248:	001a      	movs	r2, r3
 800624a:	4b0f      	ldr	r3, [pc, #60]	; (8006288 <xTaskRemoveFromEventList+0xac>)
 800624c:	0011      	movs	r1, r2
 800624e:	0018      	movs	r0, r3
 8006250:	f7fe ff39 	bl	80050c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006258:	4b0c      	ldr	r3, [pc, #48]	; (800628c <xTaskRemoveFromEventList+0xb0>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	429a      	cmp	r2, r3
 8006260:	d905      	bls.n	800626e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006262:	2301      	movs	r3, #1
 8006264:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006266:	4b0a      	ldr	r3, [pc, #40]	; (8006290 <xTaskRemoveFromEventList+0xb4>)
 8006268:	2201      	movs	r2, #1
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	e001      	b.n	8006272 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006272:	68fb      	ldr	r3, [r7, #12]
}
 8006274:	0018      	movs	r0, r3
 8006276:	46bd      	mov	sp, r7
 8006278:	b004      	add	sp, #16
 800627a:	bd80      	pop	{r7, pc}
 800627c:	20000be8 	.word	0x20000be8
 8006280:	20000bc8 	.word	0x20000bc8
 8006284:	200006f0 	.word	0x200006f0
 8006288:	20000b80 	.word	0x20000b80
 800628c:	200006ec 	.word	0x200006ec
 8006290:	20000bd4 	.word	0x20000bd4

08006294 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800629c:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <vTaskInternalSetTimeOutState+0x20>)
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <vTaskInternalSetTimeOutState+0x24>)
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	605a      	str	r2, [r3, #4]
}
 80062ac:	46c0      	nop			; (mov r8, r8)
 80062ae:	46bd      	mov	sp, r7
 80062b0:	b002      	add	sp, #8
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20000bd8 	.word	0x20000bd8
 80062b8:	20000bc4 	.word	0x20000bc4

080062bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b086      	sub	sp, #24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d101      	bne.n	80062d0 <xTaskCheckForTimeOut+0x14>
 80062cc:	b672      	cpsid	i
 80062ce:	e7fe      	b.n	80062ce <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <xTaskCheckForTimeOut+0x1e>
 80062d6:	b672      	cpsid	i
 80062d8:	e7fe      	b.n	80062d8 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80062da:	f000 fd51 	bl	8006d80 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80062de:	4b1d      	ldr	r3, [pc, #116]	; (8006354 <xTaskCheckForTimeOut+0x98>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3301      	adds	r3, #1
 80062f4:	d102      	bne.n	80062fc <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80062f6:	2300      	movs	r3, #0
 80062f8:	617b      	str	r3, [r7, #20]
 80062fa:	e024      	b.n	8006346 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	4b15      	ldr	r3, [pc, #84]	; (8006358 <xTaskCheckForTimeOut+0x9c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	429a      	cmp	r2, r3
 8006306:	d007      	beq.n	8006318 <xTaskCheckForTimeOut+0x5c>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	429a      	cmp	r2, r3
 8006310:	d302      	bcc.n	8006318 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006312:	2301      	movs	r3, #1
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	e016      	b.n	8006346 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	429a      	cmp	r2, r3
 8006320:	d20c      	bcs.n	800633c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	1ad2      	subs	r2, r2, r3
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	0018      	movs	r0, r3
 8006332:	f7ff ffaf 	bl	8006294 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006336:	2300      	movs	r3, #0
 8006338:	617b      	str	r3, [r7, #20]
 800633a:	e004      	b.n	8006346 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	2200      	movs	r2, #0
 8006340:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006342:	2301      	movs	r3, #1
 8006344:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006346:	f000 fd2d 	bl	8006da4 <vPortExitCritical>

	return xReturn;
 800634a:	697b      	ldr	r3, [r7, #20]
}
 800634c:	0018      	movs	r0, r3
 800634e:	46bd      	mov	sp, r7
 8006350:	b006      	add	sp, #24
 8006352:	bd80      	pop	{r7, pc}
 8006354:	20000bc4 	.word	0x20000bc4
 8006358:	20000bd8 	.word	0x20000bd8

0800635c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800635c:	b580      	push	{r7, lr}
 800635e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006360:	4b02      	ldr	r3, [pc, #8]	; (800636c <vTaskMissedYield+0x10>)
 8006362:	2201      	movs	r2, #1
 8006364:	601a      	str	r2, [r3, #0]
}
 8006366:	46c0      	nop			; (mov r8, r8)
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	20000bd4 	.word	0x20000bd4

08006370 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006378:	f000 f84e 	bl	8006418 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800637c:	4b03      	ldr	r3, [pc, #12]	; (800638c <prvIdleTask+0x1c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2b01      	cmp	r3, #1
 8006382:	d9f9      	bls.n	8006378 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006384:	f000 fcec 	bl	8006d60 <vPortYield>
		prvCheckTasksWaitingTermination();
 8006388:	e7f6      	b.n	8006378 <prvIdleTask+0x8>
 800638a:	46c0      	nop			; (mov r8, r8)
 800638c:	200006f0 	.word	0x200006f0

08006390 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006396:	2300      	movs	r3, #0
 8006398:	607b      	str	r3, [r7, #4]
 800639a:	e00c      	b.n	80063b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	0013      	movs	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	189b      	adds	r3, r3, r2
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	4a14      	ldr	r2, [pc, #80]	; (80063f8 <prvInitialiseTaskLists+0x68>)
 80063a8:	189b      	adds	r3, r3, r2
 80063aa:	0018      	movs	r0, r3
 80063ac:	f7fe fe62 	bl	8005074 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	3301      	adds	r3, #1
 80063b4:	607b      	str	r3, [r7, #4]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b37      	cmp	r3, #55	; 0x37
 80063ba:	d9ef      	bls.n	800639c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063bc:	4b0f      	ldr	r3, [pc, #60]	; (80063fc <prvInitialiseTaskLists+0x6c>)
 80063be:	0018      	movs	r0, r3
 80063c0:	f7fe fe58 	bl	8005074 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063c4:	4b0e      	ldr	r3, [pc, #56]	; (8006400 <prvInitialiseTaskLists+0x70>)
 80063c6:	0018      	movs	r0, r3
 80063c8:	f7fe fe54 	bl	8005074 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80063cc:	4b0d      	ldr	r3, [pc, #52]	; (8006404 <prvInitialiseTaskLists+0x74>)
 80063ce:	0018      	movs	r0, r3
 80063d0:	f7fe fe50 	bl	8005074 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80063d4:	4b0c      	ldr	r3, [pc, #48]	; (8006408 <prvInitialiseTaskLists+0x78>)
 80063d6:	0018      	movs	r0, r3
 80063d8:	f7fe fe4c 	bl	8005074 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063dc:	4b0b      	ldr	r3, [pc, #44]	; (800640c <prvInitialiseTaskLists+0x7c>)
 80063de:	0018      	movs	r0, r3
 80063e0:	f7fe fe48 	bl	8005074 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063e4:	4b0a      	ldr	r3, [pc, #40]	; (8006410 <prvInitialiseTaskLists+0x80>)
 80063e6:	4a05      	ldr	r2, [pc, #20]	; (80063fc <prvInitialiseTaskLists+0x6c>)
 80063e8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063ea:	4b0a      	ldr	r3, [pc, #40]	; (8006414 <prvInitialiseTaskLists+0x84>)
 80063ec:	4a04      	ldr	r2, [pc, #16]	; (8006400 <prvInitialiseTaskLists+0x70>)
 80063ee:	601a      	str	r2, [r3, #0]
}
 80063f0:	46c0      	nop			; (mov r8, r8)
 80063f2:	46bd      	mov	sp, r7
 80063f4:	b002      	add	sp, #8
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	200006f0 	.word	0x200006f0
 80063fc:	20000b50 	.word	0x20000b50
 8006400:	20000b64 	.word	0x20000b64
 8006404:	20000b80 	.word	0x20000b80
 8006408:	20000b94 	.word	0x20000b94
 800640c:	20000bac 	.word	0x20000bac
 8006410:	20000b78 	.word	0x20000b78
 8006414:	20000b7c 	.word	0x20000b7c

08006418 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800641e:	e01a      	b.n	8006456 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8006420:	f000 fcae 	bl	8006d80 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006424:	4b10      	ldr	r3, [pc, #64]	; (8006468 <prvCheckTasksWaitingTermination+0x50>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	0018      	movs	r0, r3
 8006432:	f7fe fea0 	bl	8005176 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006436:	4b0d      	ldr	r3, [pc, #52]	; (800646c <prvCheckTasksWaitingTermination+0x54>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	1e5a      	subs	r2, r3, #1
 800643c:	4b0b      	ldr	r3, [pc, #44]	; (800646c <prvCheckTasksWaitingTermination+0x54>)
 800643e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006440:	4b0b      	ldr	r3, [pc, #44]	; (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	1e5a      	subs	r2, r3, #1
 8006446:	4b0a      	ldr	r3, [pc, #40]	; (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006448:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800644a:	f000 fcab 	bl	8006da4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	0018      	movs	r0, r3
 8006452:	f000 f80f 	bl	8006474 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006456:	4b06      	ldr	r3, [pc, #24]	; (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e0      	bne.n	8006420 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800645e:	46c0      	nop			; (mov r8, r8)
 8006460:	46bd      	mov	sp, r7
 8006462:	b002      	add	sp, #8
 8006464:	bd80      	pop	{r7, pc}
 8006466:	46c0      	nop			; (mov r8, r8)
 8006468:	20000b94 	.word	0x20000b94
 800646c:	20000bc0 	.word	0x20000bc0
 8006470:	20000ba8 	.word	0x20000ba8

08006474 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2259      	movs	r2, #89	; 0x59
 8006480:	5c9b      	ldrb	r3, [r3, r2]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d109      	bne.n	800649a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648a:	0018      	movs	r0, r3
 800648c:	f000 fdb6 	bl	8006ffc <vPortFree>
				vPortFree( pxTCB );
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	0018      	movs	r0, r3
 8006494:	f000 fdb2 	bl	8006ffc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006498:	e010      	b.n	80064bc <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2259      	movs	r2, #89	; 0x59
 800649e:	5c9b      	ldrb	r3, [r3, r2]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d104      	bne.n	80064ae <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	0018      	movs	r0, r3
 80064a8:	f000 fda8 	bl	8006ffc <vPortFree>
	}
 80064ac:	e006      	b.n	80064bc <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2259      	movs	r2, #89	; 0x59
 80064b2:	5c9b      	ldrb	r3, [r3, r2]
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d001      	beq.n	80064bc <prvDeleteTCB+0x48>
 80064b8:	b672      	cpsid	i
 80064ba:	e7fe      	b.n	80064ba <prvDeleteTCB+0x46>
	}
 80064bc:	46c0      	nop			; (mov r8, r8)
 80064be:	46bd      	mov	sp, r7
 80064c0:	b002      	add	sp, #8
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064ca:	4b0e      	ldr	r3, [pc, #56]	; (8006504 <prvResetNextTaskUnblockTime+0x40>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <prvResetNextTaskUnblockTime+0x14>
 80064d4:	2301      	movs	r3, #1
 80064d6:	e000      	b.n	80064da <prvResetNextTaskUnblockTime+0x16>
 80064d8:	2300      	movs	r3, #0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d004      	beq.n	80064e8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064de:	4b0a      	ldr	r3, [pc, #40]	; (8006508 <prvResetNextTaskUnblockTime+0x44>)
 80064e0:	2201      	movs	r2, #1
 80064e2:	4252      	negs	r2, r2
 80064e4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064e6:	e008      	b.n	80064fa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80064e8:	4b06      	ldr	r3, [pc, #24]	; (8006504 <prvResetNextTaskUnblockTime+0x40>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685a      	ldr	r2, [r3, #4]
 80064f6:	4b04      	ldr	r3, [pc, #16]	; (8006508 <prvResetNextTaskUnblockTime+0x44>)
 80064f8:	601a      	str	r2, [r3, #0]
}
 80064fa:	46c0      	nop			; (mov r8, r8)
 80064fc:	46bd      	mov	sp, r7
 80064fe:	b002      	add	sp, #8
 8006500:	bd80      	pop	{r7, pc}
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	20000b78 	.word	0x20000b78
 8006508:	20000be0 	.word	0x20000be0

0800650c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006512:	4b0a      	ldr	r3, [pc, #40]	; (800653c <xTaskGetSchedulerState+0x30>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d102      	bne.n	8006520 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800651a:	2301      	movs	r3, #1
 800651c:	607b      	str	r3, [r7, #4]
 800651e:	e008      	b.n	8006532 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006520:	4b07      	ldr	r3, [pc, #28]	; (8006540 <xTaskGetSchedulerState+0x34>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d102      	bne.n	800652e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006528:	2302      	movs	r3, #2
 800652a:	607b      	str	r3, [r7, #4]
 800652c:	e001      	b.n	8006532 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800652e:	2300      	movs	r3, #0
 8006530:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006532:	687b      	ldr	r3, [r7, #4]
	}
 8006534:	0018      	movs	r0, r3
 8006536:	46bd      	mov	sp, r7
 8006538:	b002      	add	sp, #8
 800653a:	bd80      	pop	{r7, pc}
 800653c:	20000bcc 	.word	0x20000bcc
 8006540:	20000be8 	.word	0x20000be8

08006544 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006550:	2300      	movs	r3, #0
 8006552:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d044      	beq.n	80065e4 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800655a:	4b25      	ldr	r3, [pc, #148]	; (80065f0 <xTaskPriorityDisinherit+0xac>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	429a      	cmp	r2, r3
 8006562:	d001      	beq.n	8006568 <xTaskPriorityDisinherit+0x24>
 8006564:	b672      	cpsid	i
 8006566:	e7fe      	b.n	8006566 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <xTaskPriorityDisinherit+0x30>
 8006570:	b672      	cpsid	i
 8006572:	e7fe      	b.n	8006572 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006578:	1e5a      	subs	r2, r3, #1
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006586:	429a      	cmp	r2, r3
 8006588:	d02c      	beq.n	80065e4 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800658e:	2b00      	cmp	r3, #0
 8006590:	d128      	bne.n	80065e4 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	3304      	adds	r3, #4
 8006596:	0018      	movs	r0, r3
 8006598:	f7fe fded 	bl	8005176 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a8:	2238      	movs	r2, #56	; 0x38
 80065aa:	1ad2      	subs	r2, r2, r3
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065b4:	4b0f      	ldr	r3, [pc, #60]	; (80065f4 <xTaskPriorityDisinherit+0xb0>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d903      	bls.n	80065c4 <xTaskPriorityDisinherit+0x80>
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c0:	4b0c      	ldr	r3, [pc, #48]	; (80065f4 <xTaskPriorityDisinherit+0xb0>)
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c8:	0013      	movs	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	189b      	adds	r3, r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4a09      	ldr	r2, [pc, #36]	; (80065f8 <xTaskPriorityDisinherit+0xb4>)
 80065d2:	189a      	adds	r2, r3, r2
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	3304      	adds	r3, #4
 80065d8:	0019      	movs	r1, r3
 80065da:	0010      	movs	r0, r2
 80065dc:	f7fe fd73 	bl	80050c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065e0:	2301      	movs	r3, #1
 80065e2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065e4:	68fb      	ldr	r3, [r7, #12]
	}
 80065e6:	0018      	movs	r0, r3
 80065e8:	46bd      	mov	sp, r7
 80065ea:	b004      	add	sp, #16
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	46c0      	nop			; (mov r8, r8)
 80065f0:	200006ec 	.word	0x200006ec
 80065f4:	20000bc8 	.word	0x20000bc8
 80065f8:	200006f0 	.word	0x200006f0

080065fc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006606:	4b21      	ldr	r3, [pc, #132]	; (800668c <prvAddCurrentTaskToDelayedList+0x90>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800660c:	4b20      	ldr	r3, [pc, #128]	; (8006690 <prvAddCurrentTaskToDelayedList+0x94>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	3304      	adds	r3, #4
 8006612:	0018      	movs	r0, r3
 8006614:	f7fe fdaf 	bl	8005176 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	3301      	adds	r3, #1
 800661c:	d10b      	bne.n	8006636 <prvAddCurrentTaskToDelayedList+0x3a>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d008      	beq.n	8006636 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006624:	4b1a      	ldr	r3, [pc, #104]	; (8006690 <prvAddCurrentTaskToDelayedList+0x94>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	1d1a      	adds	r2, r3, #4
 800662a:	4b1a      	ldr	r3, [pc, #104]	; (8006694 <prvAddCurrentTaskToDelayedList+0x98>)
 800662c:	0011      	movs	r1, r2
 800662e:	0018      	movs	r0, r3
 8006630:	f7fe fd49 	bl	80050c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006634:	e026      	b.n	8006684 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	18d3      	adds	r3, r2, r3
 800663c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800663e:	4b14      	ldr	r3, [pc, #80]	; (8006690 <prvAddCurrentTaskToDelayedList+0x94>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	429a      	cmp	r2, r3
 800664c:	d209      	bcs.n	8006662 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800664e:	4b12      	ldr	r3, [pc, #72]	; (8006698 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	4b0f      	ldr	r3, [pc, #60]	; (8006690 <prvAddCurrentTaskToDelayedList+0x94>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3304      	adds	r3, #4
 8006658:	0019      	movs	r1, r3
 800665a:	0010      	movs	r0, r2
 800665c:	f7fe fd55 	bl	800510a <vListInsert>
}
 8006660:	e010      	b.n	8006684 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006662:	4b0e      	ldr	r3, [pc, #56]	; (800669c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	4b0a      	ldr	r3, [pc, #40]	; (8006690 <prvAddCurrentTaskToDelayedList+0x94>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3304      	adds	r3, #4
 800666c:	0019      	movs	r1, r3
 800666e:	0010      	movs	r0, r2
 8006670:	f7fe fd4b 	bl	800510a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006674:	4b0a      	ldr	r3, [pc, #40]	; (80066a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	429a      	cmp	r2, r3
 800667c:	d202      	bcs.n	8006684 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800667e:	4b08      	ldr	r3, [pc, #32]	; (80066a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	601a      	str	r2, [r3, #0]
}
 8006684:	46c0      	nop			; (mov r8, r8)
 8006686:	46bd      	mov	sp, r7
 8006688:	b004      	add	sp, #16
 800668a:	bd80      	pop	{r7, pc}
 800668c:	20000bc4 	.word	0x20000bc4
 8006690:	200006ec 	.word	0x200006ec
 8006694:	20000bac 	.word	0x20000bac
 8006698:	20000b7c 	.word	0x20000b7c
 800669c:	20000b78 	.word	0x20000b78
 80066a0:	20000be0 	.word	0x20000be0

080066a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80066a4:	b590      	push	{r4, r7, lr}
 80066a6:	b089      	sub	sp, #36	; 0x24
 80066a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80066ae:	f000 fa8b 	bl	8006bc8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80066b2:	4b17      	ldr	r3, [pc, #92]	; (8006710 <xTimerCreateTimerTask+0x6c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d020      	beq.n	80066fc <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80066c2:	003a      	movs	r2, r7
 80066c4:	1d39      	adds	r1, r7, #4
 80066c6:	2308      	movs	r3, #8
 80066c8:	18fb      	adds	r3, r7, r3
 80066ca:	0018      	movs	r0, r3
 80066cc:	f7fe fcba 	bl	8005044 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80066d0:	683c      	ldr	r4, [r7, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	490f      	ldr	r1, [pc, #60]	; (8006714 <xTimerCreateTimerTask+0x70>)
 80066d8:	480f      	ldr	r0, [pc, #60]	; (8006718 <xTimerCreateTimerTask+0x74>)
 80066da:	9202      	str	r2, [sp, #8]
 80066dc:	9301      	str	r3, [sp, #4]
 80066de:	2302      	movs	r3, #2
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	2300      	movs	r3, #0
 80066e4:	0022      	movs	r2, r4
 80066e6:	f7ff f996 	bl	8005a16 <xTaskCreateStatic>
 80066ea:	0002      	movs	r2, r0
 80066ec:	4b0b      	ldr	r3, [pc, #44]	; (800671c <xTimerCreateTimerTask+0x78>)
 80066ee:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80066f0:	4b0a      	ldr	r3, [pc, #40]	; (800671c <xTimerCreateTimerTask+0x78>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d001      	beq.n	80066fc <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80066f8:	2301      	movs	r3, #1
 80066fa:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <xTimerCreateTimerTask+0x62>
 8006702:	b672      	cpsid	i
 8006704:	e7fe      	b.n	8006704 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8006706:	68fb      	ldr	r3, [r7, #12]
}
 8006708:	0018      	movs	r0, r3
 800670a:	46bd      	mov	sp, r7
 800670c:	b005      	add	sp, #20
 800670e:	bd90      	pop	{r4, r7, pc}
 8006710:	20000c1c 	.word	0x20000c1c
 8006714:	080072cc 	.word	0x080072cc
 8006718:	08006829 	.word	0x08006829
 800671c:	20000c20 	.word	0x20000c20

08006720 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b08a      	sub	sp, #40	; 0x28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
 800672c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800672e:	2300      	movs	r3, #0
 8006730:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d101      	bne.n	800673c <xTimerGenericCommand+0x1c>
 8006738:	b672      	cpsid	i
 800673a:	e7fe      	b.n	800673a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800673c:	4b1d      	ldr	r3, [pc, #116]	; (80067b4 <xTimerGenericCommand+0x94>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d031      	beq.n	80067a8 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006744:	2114      	movs	r1, #20
 8006746:	187b      	adds	r3, r7, r1
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800674c:	187b      	adds	r3, r7, r1
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006752:	187b      	adds	r3, r7, r1
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	2b05      	cmp	r3, #5
 800675c:	dc1a      	bgt.n	8006794 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800675e:	f7ff fed5 	bl	800650c <xTaskGetSchedulerState>
 8006762:	0003      	movs	r3, r0
 8006764:	2b02      	cmp	r3, #2
 8006766:	d10a      	bne.n	800677e <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006768:	4b12      	ldr	r3, [pc, #72]	; (80067b4 <xTimerGenericCommand+0x94>)
 800676a:	6818      	ldr	r0, [r3, #0]
 800676c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800676e:	2314      	movs	r3, #20
 8006770:	18f9      	adds	r1, r7, r3
 8006772:	2300      	movs	r3, #0
 8006774:	f7fe fded 	bl	8005352 <xQueueGenericSend>
 8006778:	0003      	movs	r3, r0
 800677a:	627b      	str	r3, [r7, #36]	; 0x24
 800677c:	e014      	b.n	80067a8 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800677e:	4b0d      	ldr	r3, [pc, #52]	; (80067b4 <xTimerGenericCommand+0x94>)
 8006780:	6818      	ldr	r0, [r3, #0]
 8006782:	2314      	movs	r3, #20
 8006784:	18f9      	adds	r1, r7, r3
 8006786:	2300      	movs	r3, #0
 8006788:	2200      	movs	r2, #0
 800678a:	f7fe fde2 	bl	8005352 <xQueueGenericSend>
 800678e:	0003      	movs	r3, r0
 8006790:	627b      	str	r3, [r7, #36]	; 0x24
 8006792:	e009      	b.n	80067a8 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006794:	4b07      	ldr	r3, [pc, #28]	; (80067b4 <xTimerGenericCommand+0x94>)
 8006796:	6818      	ldr	r0, [r3, #0]
 8006798:	683a      	ldr	r2, [r7, #0]
 800679a:	2314      	movs	r3, #20
 800679c:	18f9      	adds	r1, r7, r3
 800679e:	2300      	movs	r3, #0
 80067a0:	f7fe fe9b 	bl	80054da <xQueueGenericSendFromISR>
 80067a4:	0003      	movs	r3, r0
 80067a6:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80067a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80067aa:	0018      	movs	r0, r3
 80067ac:	46bd      	mov	sp, r7
 80067ae:	b00a      	add	sp, #40	; 0x28
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	46c0      	nop			; (mov r8, r8)
 80067b4:	20000c1c 	.word	0x20000c1c

080067b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af02      	add	r7, sp, #8
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067c2:	4b18      	ldr	r3, [pc, #96]	; (8006824 <prvProcessExpiredTimer+0x6c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	3304      	adds	r3, #4
 80067d0:	0018      	movs	r0, r3
 80067d2:	f7fe fcd0 	bl	8005176 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d119      	bne.n	8006812 <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	699a      	ldr	r2, [r3, #24]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	18d1      	adds	r1, r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f000 f8b6 	bl	800695c <prvInsertTimerInActiveList>
 80067f0:	1e03      	subs	r3, r0, #0
 80067f2:	d00e      	beq.n	8006812 <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	2300      	movs	r3, #0
 80067fa:	9300      	str	r3, [sp, #0]
 80067fc:	2300      	movs	r3, #0
 80067fe:	2100      	movs	r1, #0
 8006800:	f7ff ff8e 	bl	8006720 <xTimerGenericCommand>
 8006804:	0003      	movs	r3, r0
 8006806:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <prvProcessExpiredTimer+0x5a>
 800680e:	b672      	cpsid	i
 8006810:	e7fe      	b.n	8006810 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	0010      	movs	r0, r2
 800681a:	4798      	blx	r3
}
 800681c:	46c0      	nop			; (mov r8, r8)
 800681e:	46bd      	mov	sp, r7
 8006820:	b004      	add	sp, #16
 8006822:	bd80      	pop	{r7, pc}
 8006824:	20000c14 	.word	0x20000c14

08006828 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006830:	2308      	movs	r3, #8
 8006832:	18fb      	adds	r3, r7, r3
 8006834:	0018      	movs	r0, r3
 8006836:	f000 f851 	bl	80068dc <prvGetNextExpireTime>
 800683a:	0003      	movs	r3, r0
 800683c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	0011      	movs	r1, r2
 8006844:	0018      	movs	r0, r3
 8006846:	f000 f803 	bl	8006850 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800684a:	f000 f8c9 	bl	80069e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800684e:	e7ef      	b.n	8006830 <prvTimerTask+0x8>

08006850 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800685a:	f7ff facf 	bl	8005dfc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800685e:	2308      	movs	r3, #8
 8006860:	18fb      	adds	r3, r7, r3
 8006862:	0018      	movs	r0, r3
 8006864:	f000 f85a 	bl	800691c <prvSampleTimeNow>
 8006868:	0003      	movs	r3, r0
 800686a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d129      	bne.n	80068c6 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10c      	bne.n	8006892 <prvProcessTimerOrBlockTask+0x42>
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	429a      	cmp	r2, r3
 800687e:	d808      	bhi.n	8006892 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8006880:	f7ff fac8 	bl	8005e14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	0011      	movs	r1, r2
 800688a:	0018      	movs	r0, r3
 800688c:	f7ff ff94 	bl	80067b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006890:	e01b      	b.n	80068ca <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d006      	beq.n	80068a6 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006898:	4b0e      	ldr	r3, [pc, #56]	; (80068d4 <prvProcessTimerOrBlockTask+0x84>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	425a      	negs	r2, r3
 80068a0:	4153      	adcs	r3, r2
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80068a6:	4b0c      	ldr	r3, [pc, #48]	; (80068d8 <prvProcessTimerOrBlockTask+0x88>)
 80068a8:	6818      	ldr	r0, [r3, #0]
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	683a      	ldr	r2, [r7, #0]
 80068b2:	0019      	movs	r1, r3
 80068b4:	f7ff f87c 	bl	80059b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80068b8:	f7ff faac 	bl	8005e14 <xTaskResumeAll>
 80068bc:	1e03      	subs	r3, r0, #0
 80068be:	d104      	bne.n	80068ca <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 80068c0:	f000 fa4e 	bl	8006d60 <vPortYield>
}
 80068c4:	e001      	b.n	80068ca <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 80068c6:	f7ff faa5 	bl	8005e14 <xTaskResumeAll>
}
 80068ca:	46c0      	nop			; (mov r8, r8)
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b004      	add	sp, #16
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	46c0      	nop			; (mov r8, r8)
 80068d4:	20000c18 	.word	0x20000c18
 80068d8:	20000c1c 	.word	0x20000c1c

080068dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80068e4:	4b0c      	ldr	r3, [pc, #48]	; (8006918 <prvGetNextExpireTime+0x3c>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	425a      	negs	r2, r3
 80068ec:	4153      	adcs	r3, r2
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	001a      	movs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d105      	bne.n	800690a <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068fe:	4b06      	ldr	r3, [pc, #24]	; (8006918 <prvGetNextExpireTime+0x3c>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	60fb      	str	r3, [r7, #12]
 8006908:	e001      	b.n	800690e <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800690a:	2300      	movs	r3, #0
 800690c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800690e:	68fb      	ldr	r3, [r7, #12]
}
 8006910:	0018      	movs	r0, r3
 8006912:	46bd      	mov	sp, r7
 8006914:	b004      	add	sp, #16
 8006916:	bd80      	pop	{r7, pc}
 8006918:	20000c14 	.word	0x20000c14

0800691c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006924:	f7ff fb02 	bl	8005f2c <xTaskGetTickCount>
 8006928:	0003      	movs	r3, r0
 800692a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800692c:	4b0a      	ldr	r3, [pc, #40]	; (8006958 <prvSampleTimeNow+0x3c>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	429a      	cmp	r2, r3
 8006934:	d205      	bcs.n	8006942 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8006936:	f000 f8ed 	bl	8006b14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	601a      	str	r2, [r3, #0]
 8006940:	e002      	b.n	8006948 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006948:	4b03      	ldr	r3, [pc, #12]	; (8006958 <prvSampleTimeNow+0x3c>)
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800694e:	68fb      	ldr	r3, [r7, #12]
}
 8006950:	0018      	movs	r0, r3
 8006952:	46bd      	mov	sp, r7
 8006954:	b004      	add	sp, #16
 8006956:	bd80      	pop	{r7, pc}
 8006958:	20000c24 	.word	0x20000c24

0800695c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800696a:	2300      	movs	r3, #0
 800696c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	429a      	cmp	r2, r3
 8006980:	d812      	bhi.n	80069a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	1ad2      	subs	r2, r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	429a      	cmp	r2, r3
 800698e:	d302      	bcc.n	8006996 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006990:	2301      	movs	r3, #1
 8006992:	617b      	str	r3, [r7, #20]
 8006994:	e01b      	b.n	80069ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006996:	4b10      	ldr	r3, [pc, #64]	; (80069d8 <prvInsertTimerInActiveList+0x7c>)
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	3304      	adds	r3, #4
 800699e:	0019      	movs	r1, r3
 80069a0:	0010      	movs	r0, r2
 80069a2:	f7fe fbb2 	bl	800510a <vListInsert>
 80069a6:	e012      	b.n	80069ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d206      	bcs.n	80069be <prvInsertTimerInActiveList+0x62>
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d302      	bcc.n	80069be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80069b8:	2301      	movs	r3, #1
 80069ba:	617b      	str	r3, [r7, #20]
 80069bc:	e007      	b.n	80069ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80069be:	4b07      	ldr	r3, [pc, #28]	; (80069dc <prvInsertTimerInActiveList+0x80>)
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	3304      	adds	r3, #4
 80069c6:	0019      	movs	r1, r3
 80069c8:	0010      	movs	r0, r2
 80069ca:	f7fe fb9e 	bl	800510a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80069ce:	697b      	ldr	r3, [r7, #20]
}
 80069d0:	0018      	movs	r0, r3
 80069d2:	46bd      	mov	sp, r7
 80069d4:	b006      	add	sp, #24
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	20000c18 	.word	0x20000c18
 80069dc:	20000c14 	.word	0x20000c14

080069e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b08c      	sub	sp, #48	; 0x30
 80069e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80069e6:	e082      	b.n	8006aee <prvProcessReceivedCommands+0x10e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80069e8:	2308      	movs	r3, #8
 80069ea:	18fb      	adds	r3, r7, r3
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	da10      	bge.n	8006a14 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80069f2:	2308      	movs	r3, #8
 80069f4:	18fb      	adds	r3, r7, r3
 80069f6:	3304      	adds	r3, #4
 80069f8:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <prvProcessReceivedCommands+0x24>
 8006a00:	b672      	cpsid	i
 8006a02:	e7fe      	b.n	8006a02 <prvProcessReceivedCommands+0x22>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	6858      	ldr	r0, [r3, #4]
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	0019      	movs	r1, r3
 8006a12:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006a14:	2308      	movs	r3, #8
 8006a16:	18fb      	adds	r3, r7, r3
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	db66      	blt.n	8006aec <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006a1e:	2308      	movs	r3, #8
 8006a20:	18fb      	adds	r3, r7, r3
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006a26:	6a3b      	ldr	r3, [r7, #32]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d004      	beq.n	8006a38 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a2e:	6a3b      	ldr	r3, [r7, #32]
 8006a30:	3304      	adds	r3, #4
 8006a32:	0018      	movs	r0, r3
 8006a34:	f7fe fb9f 	bl	8005176 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a38:	1d3b      	adds	r3, r7, #4
 8006a3a:	0018      	movs	r0, r3
 8006a3c:	f7ff ff6e 	bl	800691c <prvSampleTimeNow>
 8006a40:	0003      	movs	r3, r0
 8006a42:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8006a44:	2308      	movs	r3, #8
 8006a46:	18fb      	adds	r3, r7, r3
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b09      	cmp	r3, #9
 8006a4c:	d84f      	bhi.n	8006aee <prvProcessReceivedCommands+0x10e>
 8006a4e:	009a      	lsls	r2, r3, #2
 8006a50:	4b2e      	ldr	r3, [pc, #184]	; (8006b0c <prvProcessReceivedCommands+0x12c>)
 8006a52:	18d3      	adds	r3, r2, r3
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a58:	2008      	movs	r0, #8
 8006a5a:	183b      	adds	r3, r7, r0
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	18d1      	adds	r1, r2, r3
 8006a64:	183b      	adds	r3, r7, r0
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	69fa      	ldr	r2, [r7, #28]
 8006a6a:	6a38      	ldr	r0, [r7, #32]
 8006a6c:	f7ff ff76 	bl	800695c <prvInsertTimerInActiveList>
 8006a70:	1e03      	subs	r3, r0, #0
 8006a72:	d03c      	beq.n	8006aee <prvProcessReceivedCommands+0x10e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a78:	6a3a      	ldr	r2, [r7, #32]
 8006a7a:	0010      	movs	r0, r2
 8006a7c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	69db      	ldr	r3, [r3, #28]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d133      	bne.n	8006aee <prvProcessReceivedCommands+0x10e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a86:	2308      	movs	r3, #8
 8006a88:	18fb      	adds	r3, r7, r3
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	18d2      	adds	r2, r2, r3
 8006a92:	6a38      	ldr	r0, [r7, #32]
 8006a94:	2300      	movs	r3, #0
 8006a96:	9300      	str	r3, [sp, #0]
 8006a98:	2300      	movs	r3, #0
 8006a9a:	2100      	movs	r1, #0
 8006a9c:	f7ff fe40 	bl	8006720 <xTimerGenericCommand>
 8006aa0:	0003      	movs	r3, r0
 8006aa2:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d121      	bne.n	8006aee <prvProcessReceivedCommands+0x10e>
 8006aaa:	b672      	cpsid	i
 8006aac:	e7fe      	b.n	8006aac <prvProcessReceivedCommands+0xcc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006aae:	2308      	movs	r3, #8
 8006ab0:	18fb      	adds	r3, r7, r3
 8006ab2:	685a      	ldr	r2, [r3, #4]
 8006ab4:	6a3b      	ldr	r3, [r7, #32]
 8006ab6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ab8:	6a3b      	ldr	r3, [r7, #32]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <prvProcessReceivedCommands+0xe4>
 8006ac0:	b672      	cpsid	i
 8006ac2:	e7fe      	b.n	8006ac2 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	699a      	ldr	r2, [r3, #24]
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	18d1      	adds	r1, r2, r3
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	69fa      	ldr	r2, [r7, #28]
 8006ad0:	6a38      	ldr	r0, [r7, #32]
 8006ad2:	f7ff ff43 	bl	800695c <prvInsertTimerInActiveList>
					break;
 8006ad6:	e00a      	b.n	8006aee <prvProcessReceivedCommands+0x10e>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	222c      	movs	r2, #44	; 0x2c
 8006adc:	5c9b      	ldrb	r3, [r3, r2]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d105      	bne.n	8006aee <prvProcessReceivedCommands+0x10e>
						{
							vPortFree( pxTimer );
 8006ae2:	6a3b      	ldr	r3, [r7, #32]
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	f000 fa89 	bl	8006ffc <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006aea:	e000      	b.n	8006aee <prvProcessReceivedCommands+0x10e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006aec:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aee:	4b08      	ldr	r3, [pc, #32]	; (8006b10 <prvProcessReceivedCommands+0x130>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2208      	movs	r2, #8
 8006af4:	18b9      	adds	r1, r7, r2
 8006af6:	2200      	movs	r2, #0
 8006af8:	0018      	movs	r0, r3
 8006afa:	f7fe fd5f 	bl	80055bc <xQueueReceive>
 8006afe:	1e03      	subs	r3, r0, #0
 8006b00:	d000      	beq.n	8006b04 <prvProcessReceivedCommands+0x124>
 8006b02:	e771      	b.n	80069e8 <prvProcessReceivedCommands+0x8>
	}
}
 8006b04:	46c0      	nop			; (mov r8, r8)
 8006b06:	46bd      	mov	sp, r7
 8006b08:	b00a      	add	sp, #40	; 0x28
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	080073c4 	.word	0x080073c4
 8006b10:	20000c1c 	.word	0x20000c1c

08006b14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b088      	sub	sp, #32
 8006b18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b1a:	e03e      	b.n	8006b9a <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b1c:	4b28      	ldr	r3, [pc, #160]	; (8006bc0 <prvSwitchTimerLists+0xac>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b26:	4b26      	ldr	r3, [pc, #152]	; (8006bc0 <prvSwitchTimerLists+0xac>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	3304      	adds	r3, #4
 8006b34:	0018      	movs	r0, r3
 8006b36:	f7fe fb1e 	bl	8005176 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	0010      	movs	r0, r2
 8006b42:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	69db      	ldr	r3, [r3, #28]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d126      	bne.n	8006b9a <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	18d3      	adds	r3, r2, r3
 8006b54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d90e      	bls.n	8006b7c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b6a:	4b15      	ldr	r3, [pc, #84]	; (8006bc0 <prvSwitchTimerLists+0xac>)
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	3304      	adds	r3, #4
 8006b72:	0019      	movs	r1, r3
 8006b74:	0010      	movs	r0, r2
 8006b76:	f7fe fac8 	bl	800510a <vListInsert>
 8006b7a:	e00e      	b.n	8006b9a <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	2300      	movs	r3, #0
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	2300      	movs	r3, #0
 8006b86:	2100      	movs	r1, #0
 8006b88:	f7ff fdca 	bl	8006720 <xTimerGenericCommand>
 8006b8c:	0003      	movs	r3, r0
 8006b8e:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <prvSwitchTimerLists+0x86>
 8006b96:	b672      	cpsid	i
 8006b98:	e7fe      	b.n	8006b98 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b9a:	4b09      	ldr	r3, [pc, #36]	; (8006bc0 <prvSwitchTimerLists+0xac>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d1bb      	bne.n	8006b1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006ba4:	4b06      	ldr	r3, [pc, #24]	; (8006bc0 <prvSwitchTimerLists+0xac>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006baa:	4b06      	ldr	r3, [pc, #24]	; (8006bc4 <prvSwitchTimerLists+0xb0>)
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	4b04      	ldr	r3, [pc, #16]	; (8006bc0 <prvSwitchTimerLists+0xac>)
 8006bb0:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8006bb2:	4b04      	ldr	r3, [pc, #16]	; (8006bc4 <prvSwitchTimerLists+0xb0>)
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	601a      	str	r2, [r3, #0]
}
 8006bb8:	46c0      	nop			; (mov r8, r8)
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	b006      	add	sp, #24
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	20000c14 	.word	0x20000c14
 8006bc4:	20000c18 	.word	0x20000c18

08006bc8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006bce:	f000 f8d7 	bl	8006d80 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006bd2:	4b17      	ldr	r3, [pc, #92]	; (8006c30 <prvCheckForValidListAndQueue+0x68>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d124      	bne.n	8006c24 <prvCheckForValidListAndQueue+0x5c>
		{
			vListInitialise( &xActiveTimerList1 );
 8006bda:	4b16      	ldr	r3, [pc, #88]	; (8006c34 <prvCheckForValidListAndQueue+0x6c>)
 8006bdc:	0018      	movs	r0, r3
 8006bde:	f7fe fa49 	bl	8005074 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006be2:	4b15      	ldr	r3, [pc, #84]	; (8006c38 <prvCheckForValidListAndQueue+0x70>)
 8006be4:	0018      	movs	r0, r3
 8006be6:	f7fe fa45 	bl	8005074 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bea:	4b14      	ldr	r3, [pc, #80]	; (8006c3c <prvCheckForValidListAndQueue+0x74>)
 8006bec:	4a11      	ldr	r2, [pc, #68]	; (8006c34 <prvCheckForValidListAndQueue+0x6c>)
 8006bee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bf0:	4b13      	ldr	r3, [pc, #76]	; (8006c40 <prvCheckForValidListAndQueue+0x78>)
 8006bf2:	4a11      	ldr	r2, [pc, #68]	; (8006c38 <prvCheckForValidListAndQueue+0x70>)
 8006bf4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bf6:	4913      	ldr	r1, [pc, #76]	; (8006c44 <prvCheckForValidListAndQueue+0x7c>)
 8006bf8:	4a13      	ldr	r2, [pc, #76]	; (8006c48 <prvCheckForValidListAndQueue+0x80>)
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	000b      	movs	r3, r1
 8006c00:	2110      	movs	r1, #16
 8006c02:	200a      	movs	r0, #10
 8006c04:	f7fe fb33 	bl	800526e <xQueueGenericCreateStatic>
 8006c08:	0002      	movs	r2, r0
 8006c0a:	4b09      	ldr	r3, [pc, #36]	; (8006c30 <prvCheckForValidListAndQueue+0x68>)
 8006c0c:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006c0e:	4b08      	ldr	r3, [pc, #32]	; (8006c30 <prvCheckForValidListAndQueue+0x68>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d006      	beq.n	8006c24 <prvCheckForValidListAndQueue+0x5c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006c16:	4b06      	ldr	r3, [pc, #24]	; (8006c30 <prvCheckForValidListAndQueue+0x68>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a0c      	ldr	r2, [pc, #48]	; (8006c4c <prvCheckForValidListAndQueue+0x84>)
 8006c1c:	0011      	movs	r1, r2
 8006c1e:	0018      	movs	r0, r3
 8006c20:	f7fe fe9e 	bl	8005960 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c24:	f000 f8be 	bl	8006da4 <vPortExitCritical>
}
 8006c28:	46c0      	nop			; (mov r8, r8)
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	46c0      	nop			; (mov r8, r8)
 8006c30:	20000c1c 	.word	0x20000c1c
 8006c34:	20000bec 	.word	0x20000bec
 8006c38:	20000c00 	.word	0x20000c00
 8006c3c:	20000c14 	.word	0x20000c14
 8006c40:	20000c18 	.word	0x20000c18
 8006c44:	20000cc8 	.word	0x20000cc8
 8006c48:	20000c28 	.word	0x20000c28
 8006c4c:	080072d4 	.word	0x080072d4

08006c50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	3b04      	subs	r3, #4
 8006c60:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2280      	movs	r2, #128	; 0x80
 8006c66:	0452      	lsls	r2, r2, #17
 8006c68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	3b04      	subs	r3, #4
 8006c6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006c70:	68ba      	ldr	r2, [r7, #8]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3b04      	subs	r3, #4
 8006c7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c7c:	4a08      	ldr	r2, [pc, #32]	; (8006ca0 <pxPortInitialiseStack+0x50>)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	3b14      	subs	r3, #20
 8006c86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	3b20      	subs	r3, #32
 8006c92:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c94:	68fb      	ldr	r3, [r7, #12]
}
 8006c96:	0018      	movs	r0, r3
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	b004      	add	sp, #16
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	46c0      	nop			; (mov r8, r8)
 8006ca0:	08006ca5 	.word	0x08006ca5

08006ca4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006caa:	2300      	movs	r3, #0
 8006cac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006cae:	4b07      	ldr	r3, [pc, #28]	; (8006ccc <prvTaskExitError+0x28>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	d001      	beq.n	8006cba <prvTaskExitError+0x16>
 8006cb6:	b672      	cpsid	i
 8006cb8:	e7fe      	b.n	8006cb8 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8006cba:	b672      	cpsid	i
	while( ulDummy == 0 )
 8006cbc:	46c0      	nop			; (mov r8, r8)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d0fc      	beq.n	8006cbe <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006cc4:	46c0      	nop			; (mov r8, r8)
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	b002      	add	sp, #8
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	20000008 	.word	0x20000008

08006cd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8006cd4:	46c0      	nop			; (mov r8, r8)
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	0000      	movs	r0, r0
 8006cdc:	0000      	movs	r0, r0
	...

08006ce0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006ce0:	4a0b      	ldr	r2, [pc, #44]	; (8006d10 <pxCurrentTCBConst2>)
 8006ce2:	6813      	ldr	r3, [r2, #0]
 8006ce4:	6818      	ldr	r0, [r3, #0]
 8006ce6:	3020      	adds	r0, #32
 8006ce8:	f380 8809 	msr	PSP, r0
 8006cec:	2002      	movs	r0, #2
 8006cee:	f380 8814 	msr	CONTROL, r0
 8006cf2:	f3bf 8f6f 	isb	sy
 8006cf6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006cf8:	46ae      	mov	lr, r5
 8006cfa:	bc08      	pop	{r3}
 8006cfc:	bc04      	pop	{r2}
 8006cfe:	b662      	cpsie	i
 8006d00:	4718      	bx	r3
 8006d02:	46c0      	nop			; (mov r8, r8)
 8006d04:	46c0      	nop			; (mov r8, r8)
 8006d06:	46c0      	nop			; (mov r8, r8)
 8006d08:	46c0      	nop			; (mov r8, r8)
 8006d0a:	46c0      	nop			; (mov r8, r8)
 8006d0c:	46c0      	nop			; (mov r8, r8)
 8006d0e:	46c0      	nop			; (mov r8, r8)

08006d10 <pxCurrentTCBConst2>:
 8006d10:	200006ec 	.word	0x200006ec
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8006d14:	46c0      	nop			; (mov r8, r8)
 8006d16:	46c0      	nop			; (mov r8, r8)

08006d18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8006d1c:	4b0e      	ldr	r3, [pc, #56]	; (8006d58 <xPortStartScheduler+0x40>)
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	4b0d      	ldr	r3, [pc, #52]	; (8006d58 <xPortStartScheduler+0x40>)
 8006d22:	21ff      	movs	r1, #255	; 0xff
 8006d24:	0409      	lsls	r1, r1, #16
 8006d26:	430a      	orrs	r2, r1
 8006d28:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8006d2a:	4b0b      	ldr	r3, [pc, #44]	; (8006d58 <xPortStartScheduler+0x40>)
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	4b0a      	ldr	r3, [pc, #40]	; (8006d58 <xPortStartScheduler+0x40>)
 8006d30:	21ff      	movs	r1, #255	; 0xff
 8006d32:	0609      	lsls	r1, r1, #24
 8006d34:	430a      	orrs	r2, r1
 8006d36:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8006d38:	f000 f898 	bl	8006e6c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006d3c:	4b07      	ldr	r3, [pc, #28]	; (8006d5c <xPortStartScheduler+0x44>)
 8006d3e:	2200      	movs	r2, #0
 8006d40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8006d42:	f7ff ffcd 	bl	8006ce0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006d46:	f7ff f9b3 	bl	80060b0 <vTaskSwitchContext>
	prvTaskExitError();
 8006d4a:	f7ff ffab 	bl	8006ca4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	0018      	movs	r0, r3
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	46c0      	nop			; (mov r8, r8)
 8006d58:	e000ed20 	.word	0xe000ed20
 8006d5c:	20000008 	.word	0x20000008

08006d60 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8006d64:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <vPortYield+0x1c>)
 8006d66:	2280      	movs	r2, #128	; 0x80
 8006d68:	0552      	lsls	r2, r2, #21
 8006d6a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8006d6c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006d70:	f3bf 8f6f 	isb	sy
}
 8006d74:	46c0      	nop			; (mov r8, r8)
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	46c0      	nop			; (mov r8, r8)
 8006d7c:	e000ed04 	.word	0xe000ed04

08006d80 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8006d84:	b672      	cpsid	i
    uxCriticalNesting++;
 8006d86:	4b06      	ldr	r3, [pc, #24]	; (8006da0 <vPortEnterCritical+0x20>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	1c5a      	adds	r2, r3, #1
 8006d8c:	4b04      	ldr	r3, [pc, #16]	; (8006da0 <vPortEnterCritical+0x20>)
 8006d8e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006d90:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006d94:	f3bf 8f6f 	isb	sy
}
 8006d98:	46c0      	nop			; (mov r8, r8)
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	46c0      	nop			; (mov r8, r8)
 8006da0:	20000008 	.word	0x20000008

08006da4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006da8:	4b09      	ldr	r3, [pc, #36]	; (8006dd0 <vPortExitCritical+0x2c>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <vPortExitCritical+0x10>
 8006db0:	b672      	cpsid	i
 8006db2:	e7fe      	b.n	8006db2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8006db4:	4b06      	ldr	r3, [pc, #24]	; (8006dd0 <vPortExitCritical+0x2c>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	1e5a      	subs	r2, r3, #1
 8006dba:	4b05      	ldr	r3, [pc, #20]	; (8006dd0 <vPortExitCritical+0x2c>)
 8006dbc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8006dbe:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <vPortExitCritical+0x2c>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d100      	bne.n	8006dc8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8006dc6:	b662      	cpsie	i
    }
}
 8006dc8:	46c0      	nop			; (mov r8, r8)
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	46c0      	nop			; (mov r8, r8)
 8006dd0:	20000008 	.word	0x20000008

08006dd4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006dd4:	f3ef 8010 	mrs	r0, PRIMASK
 8006dd8:	b672      	cpsid	i
 8006dda:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8006ddc:	46c0      	nop			; (mov r8, r8)
 8006dde:	0018      	movs	r0, r3

08006de0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006de0:	f380 8810 	msr	PRIMASK, r0
 8006de4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8006de6:	46c0      	nop			; (mov r8, r8)
	...

08006df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006df0:	f3ef 8009 	mrs	r0, PSP
 8006df4:	4b0e      	ldr	r3, [pc, #56]	; (8006e30 <pxCurrentTCBConst>)
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	3820      	subs	r0, #32
 8006dfa:	6010      	str	r0, [r2, #0]
 8006dfc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006dfe:	4644      	mov	r4, r8
 8006e00:	464d      	mov	r5, r9
 8006e02:	4656      	mov	r6, sl
 8006e04:	465f      	mov	r7, fp
 8006e06:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006e08:	b508      	push	{r3, lr}
 8006e0a:	b672      	cpsid	i
 8006e0c:	f7ff f950 	bl	80060b0 <vTaskSwitchContext>
 8006e10:	b662      	cpsie	i
 8006e12:	bc0c      	pop	{r2, r3}
 8006e14:	6811      	ldr	r1, [r2, #0]
 8006e16:	6808      	ldr	r0, [r1, #0]
 8006e18:	3010      	adds	r0, #16
 8006e1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006e1c:	46a0      	mov	r8, r4
 8006e1e:	46a9      	mov	r9, r5
 8006e20:	46b2      	mov	sl, r6
 8006e22:	46bb      	mov	fp, r7
 8006e24:	f380 8809 	msr	PSP, r0
 8006e28:	3820      	subs	r0, #32
 8006e2a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006e2c:	4718      	bx	r3
 8006e2e:	46c0      	nop			; (mov r8, r8)

08006e30 <pxCurrentTCBConst>:
 8006e30:	200006ec 	.word	0x200006ec
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8006e34:	46c0      	nop			; (mov r8, r8)
 8006e36:	46c0      	nop			; (mov r8, r8)

08006e38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e3e:	f7ff ffc9 	bl	8006dd4 <ulSetInterruptMaskFromISR>
 8006e42:	0003      	movs	r3, r0
 8006e44:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006e46:	f7ff f87f 	bl	8005f48 <xTaskIncrementTick>
 8006e4a:	1e03      	subs	r3, r0, #0
 8006e4c:	d003      	beq.n	8006e56 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8006e4e:	4b06      	ldr	r3, [pc, #24]	; (8006e68 <SysTick_Handler+0x30>)
 8006e50:	2280      	movs	r2, #128	; 0x80
 8006e52:	0552      	lsls	r2, r2, #21
 8006e54:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	0018      	movs	r0, r3
 8006e5a:	f7ff ffc1 	bl	8006de0 <vClearInterruptMaskFromISR>
}
 8006e5e:	46c0      	nop			; (mov r8, r8)
 8006e60:	46bd      	mov	sp, r7
 8006e62:	b002      	add	sp, #8
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	46c0      	nop			; (mov r8, r8)
 8006e68:	e000ed04 	.word	0xe000ed04

08006e6c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8006e70:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <prvSetupTimerInterrupt+0x34>)
 8006e72:	2200      	movs	r2, #0
 8006e74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8006e76:	4b0b      	ldr	r3, [pc, #44]	; (8006ea4 <prvSetupTimerInterrupt+0x38>)
 8006e78:	2200      	movs	r2, #0
 8006e7a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e7c:	4b0a      	ldr	r3, [pc, #40]	; (8006ea8 <prvSetupTimerInterrupt+0x3c>)
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	23fa      	movs	r3, #250	; 0xfa
 8006e82:	0099      	lsls	r1, r3, #2
 8006e84:	0010      	movs	r0, r2
 8006e86:	f7f9 f93f 	bl	8000108 <__udivsi3>
 8006e8a:	0003      	movs	r3, r0
 8006e8c:	001a      	movs	r2, r3
 8006e8e:	4b07      	ldr	r3, [pc, #28]	; (8006eac <prvSetupTimerInterrupt+0x40>)
 8006e90:	3a01      	subs	r2, #1
 8006e92:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8006e94:	4b02      	ldr	r3, [pc, #8]	; (8006ea0 <prvSetupTimerInterrupt+0x34>)
 8006e96:	2207      	movs	r2, #7
 8006e98:	601a      	str	r2, [r3, #0]
}
 8006e9a:	46c0      	nop			; (mov r8, r8)
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	e000e010 	.word	0xe000e010
 8006ea4:	e000e018 	.word	0xe000e018
 8006ea8:	20000000 	.word	0x20000000
 8006eac:	e000e014 	.word	0xe000e014

08006eb0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8006ebc:	f7fe ff9e 	bl	8005dfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ec0:	4b49      	ldr	r3, [pc, #292]	; (8006fe8 <pvPortMalloc+0x138>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ec8:	f000 f8e0 	bl	800708c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ecc:	4b47      	ldr	r3, [pc, #284]	; (8006fec <pvPortMalloc+0x13c>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	d000      	beq.n	8006ed8 <pvPortMalloc+0x28>
 8006ed6:	e079      	b.n	8006fcc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d012      	beq.n	8006f04 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8006ede:	2208      	movs	r2, #8
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	189b      	adds	r3, r3, r2
 8006ee4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2207      	movs	r2, #7
 8006eea:	4013      	ands	r3, r2
 8006eec:	d00a      	beq.n	8006f04 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2207      	movs	r2, #7
 8006ef2:	4393      	bics	r3, r2
 8006ef4:	3308      	adds	r3, #8
 8006ef6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2207      	movs	r2, #7
 8006efc:	4013      	ands	r3, r2
 8006efe:	d001      	beq.n	8006f04 <pvPortMalloc+0x54>
 8006f00:	b672      	cpsid	i
 8006f02:	e7fe      	b.n	8006f02 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d060      	beq.n	8006fcc <pvPortMalloc+0x11c>
 8006f0a:	4b39      	ldr	r3, [pc, #228]	; (8006ff0 <pvPortMalloc+0x140>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d85b      	bhi.n	8006fcc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006f14:	4b37      	ldr	r3, [pc, #220]	; (8006ff4 <pvPortMalloc+0x144>)
 8006f16:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8006f18:	4b36      	ldr	r3, [pc, #216]	; (8006ff4 <pvPortMalloc+0x144>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f1e:	e004      	b.n	8006f2a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d903      	bls.n	8006f3c <pvPortMalloc+0x8c>
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d1f1      	bne.n	8006f20 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006f3c:	4b2a      	ldr	r3, [pc, #168]	; (8006fe8 <pvPortMalloc+0x138>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d042      	beq.n	8006fcc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2208      	movs	r2, #8
 8006f4c:	189b      	adds	r3, r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	685a      	ldr	r2, [r3, #4]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	1ad2      	subs	r2, r2, r3
 8006f60:	2308      	movs	r3, #8
 8006f62:	005b      	lsls	r3, r3, #1
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d916      	bls.n	8006f96 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	18d3      	adds	r3, r2, r3
 8006f6e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2207      	movs	r2, #7
 8006f74:	4013      	ands	r3, r2
 8006f76:	d001      	beq.n	8006f7c <pvPortMalloc+0xcc>
 8006f78:	b672      	cpsid	i
 8006f7a:	e7fe      	b.n	8006f7a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	685a      	ldr	r2, [r3, #4]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	1ad2      	subs	r2, r2, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	0018      	movs	r0, r3
 8006f92:	f000 f8db 	bl	800714c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006f96:	4b16      	ldr	r3, [pc, #88]	; (8006ff0 <pvPortMalloc+0x140>)
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	1ad2      	subs	r2, r2, r3
 8006fa0:	4b13      	ldr	r3, [pc, #76]	; (8006ff0 <pvPortMalloc+0x140>)
 8006fa2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006fa4:	4b12      	ldr	r3, [pc, #72]	; (8006ff0 <pvPortMalloc+0x140>)
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	4b13      	ldr	r3, [pc, #76]	; (8006ff8 <pvPortMalloc+0x148>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d203      	bcs.n	8006fb8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006fb0:	4b0f      	ldr	r3, [pc, #60]	; (8006ff0 <pvPortMalloc+0x140>)
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	4b10      	ldr	r3, [pc, #64]	; (8006ff8 <pvPortMalloc+0x148>)
 8006fb6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	685a      	ldr	r2, [r3, #4]
 8006fbc:	4b0b      	ldr	r3, [pc, #44]	; (8006fec <pvPortMalloc+0x13c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006fcc:	f7fe ff22 	bl	8005e14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2207      	movs	r2, #7
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	d001      	beq.n	8006fdc <pvPortMalloc+0x12c>
 8006fd8:	b672      	cpsid	i
 8006fda:	e7fe      	b.n	8006fda <pvPortMalloc+0x12a>
	return pvReturn;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
}
 8006fde:	0018      	movs	r0, r3
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	b006      	add	sp, #24
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	46c0      	nop			; (mov r8, r8)
 8006fe8:	20001920 	.word	0x20001920
 8006fec:	2000192c 	.word	0x2000192c
 8006ff0:	20001924 	.word	0x20001924
 8006ff4:	20001918 	.word	0x20001918
 8006ff8:	20001928 	.word	0x20001928

08006ffc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d035      	beq.n	800707a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800700e:	2308      	movs	r3, #8
 8007010:	425b      	negs	r3, r3
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	18d3      	adds	r3, r2, r3
 8007016:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	4b18      	ldr	r3, [pc, #96]	; (8007084 <vPortFree+0x88>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4013      	ands	r3, r2
 8007026:	d101      	bne.n	800702c <vPortFree+0x30>
 8007028:	b672      	cpsid	i
 800702a:	e7fe      	b.n	800702a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d001      	beq.n	8007038 <vPortFree+0x3c>
 8007034:	b672      	cpsid	i
 8007036:	e7fe      	b.n	8007036 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	685a      	ldr	r2, [r3, #4]
 800703c:	4b11      	ldr	r3, [pc, #68]	; (8007084 <vPortFree+0x88>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4013      	ands	r3, r2
 8007042:	d01a      	beq.n	800707a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d116      	bne.n	800707a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	4b0c      	ldr	r3, [pc, #48]	; (8007084 <vPortFree+0x88>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	43db      	mvns	r3, r3
 8007056:	401a      	ands	r2, r3
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800705c:	f7fe fece 	bl	8005dfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	4b08      	ldr	r3, [pc, #32]	; (8007088 <vPortFree+0x8c>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	18d2      	adds	r2, r2, r3
 800706a:	4b07      	ldr	r3, [pc, #28]	; (8007088 <vPortFree+0x8c>)
 800706c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	0018      	movs	r0, r3
 8007072:	f000 f86b 	bl	800714c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007076:	f7fe fecd 	bl	8005e14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800707a:	46c0      	nop			; (mov r8, r8)
 800707c:	46bd      	mov	sp, r7
 800707e:	b004      	add	sp, #16
 8007080:	bd80      	pop	{r7, pc}
 8007082:	46c0      	nop			; (mov r8, r8)
 8007084:	2000192c 	.word	0x2000192c
 8007088:	20001924 	.word	0x20001924

0800708c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007092:	23c0      	movs	r3, #192	; 0xc0
 8007094:	011b      	lsls	r3, r3, #4
 8007096:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007098:	4b26      	ldr	r3, [pc, #152]	; (8007134 <prvHeapInit+0xa8>)
 800709a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2207      	movs	r2, #7
 80070a0:	4013      	ands	r3, r2
 80070a2:	d00c      	beq.n	80070be <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	3307      	adds	r3, #7
 80070a8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2207      	movs	r2, #7
 80070ae:	4393      	bics	r3, r2
 80070b0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80070b2:	68ba      	ldr	r2, [r7, #8]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	1ad2      	subs	r2, r2, r3
 80070b8:	4b1e      	ldr	r3, [pc, #120]	; (8007134 <prvHeapInit+0xa8>)
 80070ba:	18d3      	adds	r3, r2, r3
 80070bc:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80070c2:	4b1d      	ldr	r3, [pc, #116]	; (8007138 <prvHeapInit+0xac>)
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80070c8:	4b1b      	ldr	r3, [pc, #108]	; (8007138 <prvHeapInit+0xac>)
 80070ca:	2200      	movs	r2, #0
 80070cc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	18d3      	adds	r3, r2, r3
 80070d4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80070d6:	2208      	movs	r2, #8
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	1a9b      	subs	r3, r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2207      	movs	r2, #7
 80070e2:	4393      	bics	r3, r2
 80070e4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	4b14      	ldr	r3, [pc, #80]	; (800713c <prvHeapInit+0xb0>)
 80070ea:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80070ec:	4b13      	ldr	r3, [pc, #76]	; (800713c <prvHeapInit+0xb0>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2200      	movs	r2, #0
 80070f2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80070f4:	4b11      	ldr	r3, [pc, #68]	; (800713c <prvHeapInit+0xb0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2200      	movs	r2, #0
 80070fa:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	1ad2      	subs	r2, r2, r3
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800710a:	4b0c      	ldr	r3, [pc, #48]	; (800713c <prvHeapInit+0xb0>)
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	4b0a      	ldr	r3, [pc, #40]	; (8007140 <prvHeapInit+0xb4>)
 8007118:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	4b09      	ldr	r3, [pc, #36]	; (8007144 <prvHeapInit+0xb8>)
 8007120:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007122:	4b09      	ldr	r3, [pc, #36]	; (8007148 <prvHeapInit+0xbc>)
 8007124:	2280      	movs	r2, #128	; 0x80
 8007126:	0612      	lsls	r2, r2, #24
 8007128:	601a      	str	r2, [r3, #0]
}
 800712a:	46c0      	nop			; (mov r8, r8)
 800712c:	46bd      	mov	sp, r7
 800712e:	b004      	add	sp, #16
 8007130:	bd80      	pop	{r7, pc}
 8007132:	46c0      	nop			; (mov r8, r8)
 8007134:	20000d18 	.word	0x20000d18
 8007138:	20001918 	.word	0x20001918
 800713c:	20001920 	.word	0x20001920
 8007140:	20001928 	.word	0x20001928
 8007144:	20001924 	.word	0x20001924
 8007148:	2000192c 	.word	0x2000192c

0800714c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007154:	4b27      	ldr	r3, [pc, #156]	; (80071f4 <prvInsertBlockIntoFreeList+0xa8>)
 8007156:	60fb      	str	r3, [r7, #12]
 8007158:	e002      	b.n	8007160 <prvInsertBlockIntoFreeList+0x14>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	60fb      	str	r3, [r7, #12]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	429a      	cmp	r2, r3
 8007168:	d8f7      	bhi.n	800715a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	68ba      	ldr	r2, [r7, #8]
 8007174:	18d3      	adds	r3, r2, r3
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	429a      	cmp	r2, r3
 800717a:	d108      	bne.n	800718e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	685a      	ldr	r2, [r3, #4]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	18d2      	adds	r2, r2, r3
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	18d2      	adds	r2, r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d118      	bne.n	80071d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	4b14      	ldr	r3, [pc, #80]	; (80071f8 <prvInsertBlockIntoFreeList+0xac>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d00d      	beq.n	80071ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	18d2      	adds	r2, r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	601a      	str	r2, [r3, #0]
 80071c8:	e008      	b.n	80071dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80071ca:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <prvInsertBlockIntoFreeList+0xac>)
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	e003      	b.n	80071dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d002      	beq.n	80071ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071ea:	46c0      	nop			; (mov r8, r8)
 80071ec:	46bd      	mov	sp, r7
 80071ee:	b004      	add	sp, #16
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	46c0      	nop			; (mov r8, r8)
 80071f4:	20001918 	.word	0x20001918
 80071f8:	20001920 	.word	0x20001920

080071fc <__libc_init_array>:
 80071fc:	b570      	push	{r4, r5, r6, lr}
 80071fe:	2600      	movs	r6, #0
 8007200:	4d0c      	ldr	r5, [pc, #48]	; (8007234 <__libc_init_array+0x38>)
 8007202:	4c0d      	ldr	r4, [pc, #52]	; (8007238 <__libc_init_array+0x3c>)
 8007204:	1b64      	subs	r4, r4, r5
 8007206:	10a4      	asrs	r4, r4, #2
 8007208:	42a6      	cmp	r6, r4
 800720a:	d109      	bne.n	8007220 <__libc_init_array+0x24>
 800720c:	2600      	movs	r6, #0
 800720e:	f000 f82b 	bl	8007268 <_init>
 8007212:	4d0a      	ldr	r5, [pc, #40]	; (800723c <__libc_init_array+0x40>)
 8007214:	4c0a      	ldr	r4, [pc, #40]	; (8007240 <__libc_init_array+0x44>)
 8007216:	1b64      	subs	r4, r4, r5
 8007218:	10a4      	asrs	r4, r4, #2
 800721a:	42a6      	cmp	r6, r4
 800721c:	d105      	bne.n	800722a <__libc_init_array+0x2e>
 800721e:	bd70      	pop	{r4, r5, r6, pc}
 8007220:	00b3      	lsls	r3, r6, #2
 8007222:	58eb      	ldr	r3, [r5, r3]
 8007224:	4798      	blx	r3
 8007226:	3601      	adds	r6, #1
 8007228:	e7ee      	b.n	8007208 <__libc_init_array+0xc>
 800722a:	00b3      	lsls	r3, r6, #2
 800722c:	58eb      	ldr	r3, [r5, r3]
 800722e:	4798      	blx	r3
 8007230:	3601      	adds	r6, #1
 8007232:	e7f2      	b.n	800721a <__libc_init_array+0x1e>
 8007234:	080073ec 	.word	0x080073ec
 8007238:	080073ec 	.word	0x080073ec
 800723c:	080073ec 	.word	0x080073ec
 8007240:	080073f0 	.word	0x080073f0

08007244 <memcpy>:
 8007244:	2300      	movs	r3, #0
 8007246:	b510      	push	{r4, lr}
 8007248:	429a      	cmp	r2, r3
 800724a:	d100      	bne.n	800724e <memcpy+0xa>
 800724c:	bd10      	pop	{r4, pc}
 800724e:	5ccc      	ldrb	r4, [r1, r3]
 8007250:	54c4      	strb	r4, [r0, r3]
 8007252:	3301      	adds	r3, #1
 8007254:	e7f8      	b.n	8007248 <memcpy+0x4>

08007256 <memset>:
 8007256:	0003      	movs	r3, r0
 8007258:	1812      	adds	r2, r2, r0
 800725a:	4293      	cmp	r3, r2
 800725c:	d100      	bne.n	8007260 <memset+0xa>
 800725e:	4770      	bx	lr
 8007260:	7019      	strb	r1, [r3, #0]
 8007262:	3301      	adds	r3, #1
 8007264:	e7f9      	b.n	800725a <memset+0x4>
	...

08007268 <_init>:
 8007268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726a:	46c0      	nop			; (mov r8, r8)
 800726c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800726e:	bc08      	pop	{r3}
 8007270:	469e      	mov	lr, r3
 8007272:	4770      	bx	lr

08007274 <_fini>:
 8007274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007276:	46c0      	nop			; (mov r8, r8)
 8007278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800727a:	bc08      	pop	{r3}
 800727c:	469e      	mov	lr, r3
 800727e:	4770      	bx	lr
