{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731233677690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731233677691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 17:14:35 2024 " "Processing started: Sun Nov 10 17:14:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731233677691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731233677691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731233677691 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731233680532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../src/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/sub_compare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv 3 1 " "Found 3 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680635 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opcode_type (SystemVerilog) " "Found design unit 2: opcode_type (SystemVerilog)" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680635 ""} { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../src/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../src/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../src/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/immgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731233680681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731233680681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731233680729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle singlecycle:single_cycle " "Elaborating entity \"singlecycle\" for hierarchy \"singlecycle:single_cycle\"" {  } { { "wrapper.sv" "single_cycle" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/wrapper.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233680777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit singlecycle:single_cycle\|control_unit:ctr_unit " "Elaborating entity \"control_unit\" for hierarchy \"singlecycle:single_cycle\|control_unit:ctr_unit\"" {  } { { "../src/singlecycle.sv" "ctr_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233680785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc singlecycle:single_cycle\|pc:pr_cnt " "Elaborating entity \"pc\" for hierarchy \"singlecycle:single_cycle\|pc:pr_cnt\"" {  } { { "../src/singlecycle.sv" "pr_cnt" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233680789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem singlecycle:single_cycle\|inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"singlecycle:single_cycle\|inst_mem:imem\"" {  } { { "../src/singlecycle.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233680794 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "227 0 2047 inst_mem.sv(14) " "Verilog HDL warning at inst_mem.sv(14): number of words (227) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1731233680805 "|wrapper|singlecycle:single_cycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_mem.sv(11) " "Net \"imem.data_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731233681197 "|wrapper|singlecycle:single_cycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_mem.sv(11) " "Net \"imem.waddr_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731233681198 "|wrapper|singlecycle:single_cycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_mem.sv(11) " "Net \"imem.we_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731233681198 "|wrapper|singlecycle:single_cycle|inst_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile singlecycle:single_cycle\|regfile:reg_files " "Elaborating entity \"regfile\" for hierarchy \"singlecycle:single_cycle\|regfile:reg_files\"" {  } { { "../src/singlecycle.sv" "reg_files" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen singlecycle:single_cycle\|immgen:immidiate " "Elaborating entity \"immgen\" for hierarchy \"singlecycle:single_cycle\|immgen:immidiate\"" {  } { { "../src/singlecycle.sv" "immidiate" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc singlecycle:single_cycle\|brc:branchcomp " "Elaborating entity \"brc\" for hierarchy \"singlecycle:single_cycle\|brc:branchcomp\"" {  } { { "../src/singlecycle.sv" "branchcomp" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brc.sv(23) " "Verilog HDL assignment warning at brc.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731233681223 "|singlecycle|brc:branchcomp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_compare singlecycle:single_cycle\|brc:branchcomp\|sub_compare:br_comp " "Elaborating entity \"sub_compare\" for hierarchy \"singlecycle:single_cycle\|brc:branchcomp\|sub_compare:br_comp\"" {  } { { "../src/brc.sv" "br_comp" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu singlecycle:single_cycle\|alu:alu_process " "Elaborating entity \"alu\" for hierarchy \"singlecycle:single_cycle\|alu:alu_process\"" {  } { { "../src/singlecycle.sv" "alu_process" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg singlecycle:single_cycle\|alu:alu_process\|shift_reg:shift " "Elaborating entity \"shift_reg\" for hierarchy \"singlecycle:single_cycle\|alu:alu_process\|shift_reg:shift\"" {  } { { "../src/alu.sv" "shift" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu singlecycle:single_cycle\|lsu:load_store_unit " "Elaborating entity \"lsu\" for hierarchy \"singlecycle:single_cycle\|lsu:load_store_unit\"" {  } { { "../src/singlecycle.sv" "load_store_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory singlecycle:single_cycle\|lsu:load_store_unit\|data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"singlecycle:single_cycle\|lsu:load_store_unit\|data_memory:dmem\"" {  } { { "../src/lsu.sv" "dmem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_peri singlecycle:single_cycle\|lsu:load_store_unit\|output_peri:peri_out " "Elaborating entity \"output_peri\" for hierarchy \"singlecycle:single_cycle\|lsu:load_store_unit\|output_peri:peri_out\"" {  } { { "../src/lsu.sv" "peri_out" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 output_peri.sv(96) " "Verilog HDL assignment warning at output_peri.sv(96): truncated value with size 56 to match size of target (32)" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731233681244 "|wrapper|singlecycle:single_cycle|lsu:load_store_unit|output_peri:peri_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_peri singlecycle:single_cycle\|lsu:load_store_unit\|input_peri:per_in " "Elaborating entity \"input_peri\" for hierarchy \"singlecycle:single_cycle\|lsu:load_store_unit\|input_peri:per_in\"" {  } { { "../src/lsu.sv" "per_in" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731233681246 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "singlecycle:single_cycle\|lsu:load_store_unit\|data_memory:dmem\|dmem " "RAM logic \"singlecycle:single_cycle\|lsu:load_store_unit\|data_memory:dmem\|dmem\" is uninferred due to asynchronous read logic" {  } { { "../src/data_memory.sv" "dmem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1731233684690 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1731233684690 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1731233684792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731234391486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/wrapper.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731234448313 "|wrapper|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731234448313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731234468031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731234468031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33528 " "Implemented 33528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731234469682 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731234469682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33411 " "Implemented 33411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731234469682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731234469682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731234469730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 17:27:49 2024 " "Processing ended: Sun Nov 10 17:27:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731234469730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:14 " "Elapsed time: 00:13:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731234469730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:08 " "Total CPU time (on all processors): 00:13:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731234469730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731234469730 ""}
