# Hi, I'm Shaheed Basha Shaik ğŸ‘‹  
ğŸ“ M.S. Computer Engineering @ San Diego State University  
ğŸ’¡ VLSI â€¢ Embedded Systems â€¢ ASIC/FPGA Design  
ğŸ“ San Diego, CA | ğŸ“§ skshaheed34@gmail.com | [LinkedIn](https://www.linkedin.com/in/shaheedbasha) 

## ğŸš€ About Me  
Iâ€™m a passionate **Computer Engineer** with hands-on experience in **VLSI design**, **Embedded systems**, and **Hardware validation**.  
My interests lie at the intersection of **hardware and software co-design**, where I love building intelligent, efficient systems â€” from transistor-level circuits to real-time firmware.

Iâ€™m currently seeking **Full-Time opportunities** in:
- **VLSI / ASIC / FPGA Design & Verification**
- **Embedded Firmware Development**
- **Post-Silicon Validation / Hardware Testing**

---

## ğŸ”§ Tech Stack & Tools  

**Hardware & EDA:**  
`Cadence Virtuoso` â€¢ `Synopsys DC` â€¢ `Vivado` â€¢ `ModelSim` â€¢ `HSPICE` â€¢ `Spectre`  

**Programming & Scripting:**  
`C` â€¢ `C++` â€¢ `Python` â€¢ `SystemVerilog` â€¢ `Verilog` â€¢ `TCL` â€¢ `MATLAB` â€¢ `Bash`  

**Embedded Systems:**  
`ARM Cortex-M` â€¢ `STM32` â€¢ `Keil` â€¢ `FreeRTOS` â€¢ `IÂ²C` â€¢ `SPI` â€¢ `UART`  

**Automation & Validation:**  
`LabVIEW` â€¢ `PyVisa` â€¢ `Matplotlib` â€¢ `Pandas` â€¢ `Signal Analyzer`  

**Version Control & Collaboration:**  
`Git` â€¢ `GitHub` â€¢ `JIRA` â€¢ `Linux`  

---

## ğŸ› ï¸ Featured Projects  

### ğŸ”¹ FPGA-Based 32-bit ALU Design  
- Designed and verified a **32-bit pipelined ALU** in Verilog with arithmetic and logical operations.  
- Implemented **SystemVerilog testbench** for functional verification using ModelSim.  
- Deployed design on **Xilinx FPGA**, validating timing and performance metrics.  
---

### ğŸ”¹ Low-Power Memory Controller for ASIC  
- Developed a **clock-gated SRAM controller** optimized for low dynamic power consumption.  
- Simulated timing and power performance using **Cadence Spectre** and **SPICE**.  
- Integrated into FPGA testbench for functionality validation across PVT corners.
---

### ğŸ”¹ FPGA System Characterization and Automation  
- Built **Python-based automation scripts** using PyVisa for lab equipment control and data capture.  
- Correlated **post-silicon power measurements** with simulation results for validation.  
- Reduced manual test time by 40% through data logging and real-time visualization.  
---

### ğŸ”¹ Embedded Bootloader & Flash Memory Update Module  
- Created a **custom bootloader** in Embedded C for firmware update from SPI Flash.  
- Implemented **checksum validation and interrupt-safe memory mapping**.  
- Verified using **JTAG and Serial Wire Viewer** on STM32-based target board.  
---

### ğŸ”¹ Neural Network-Based Color Detection   
- Designed a **Hardware Classifier** using Verilog and Python achieving **95% color classification accuracy**.  
- Integrated neural logic blocks into FPGA and analyzed real-time inference latency.  
---

## ğŸ¯ Current Focus  
- ğŸ§© Designing custom digital IP blocks in **SystemVerilog**  
- âš™ï¸ Building **test automation frameworks** for FPGA and SoC validation  
- ğŸ§  Implementing **neural hardware accelerators** using Cadence Virtuoso  
---

## ğŸ“« Letâ€™s Connect  
ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/shaheedbasha)  
ğŸ“§ skshaheed34@gmail.com  
ğŸŒ [Portfolio Website](#) https://skshaheed-34.github.io/portfolio/*  

If youâ€™re working on **semiconductor, embedded, or hardware co-design projects**, Iâ€™d love to collaborate or contribute!  

---

â­ **â€œBridging hardware and intelligence â€” one design at a time.â€**
