
MainBoard-TestCAN-Receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b48  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004d20  08004d20  00014d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d58  08004d58  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004d58  08004d58  00014d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d60  08004d60  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d60  08004d60  00014d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d64  08004d64  00014d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000000c  08004d74  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08004d74  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d98b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ac3  00000000  00000000  0002d9c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c00  00000000  00000000  0002f490  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b18  00000000  00000000  00030090  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024950  00000000  00000000  00030ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009c82  00000000  00000000  000554f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000eb295  00000000  00000000  0005f17a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014a40f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003194  00000000  00000000  0014a48c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004d08 	.word	0x08004d08

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08004d08 	.word	0x08004d08

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 fc01 	bl	8000d22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f8bc 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f9ea 	bl	80008fc <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000528:	f000 f9a2 	bl	8000870 <MX_LPUART1_UART_Init>
  MX_FDCAN1_Init();
 800052c:	f000 f95a 	bl	80007e4 <MX_FDCAN1_Init>
  MX_DAC2_Init();
 8000530:	f000 f91e 	bl	8000770 <MX_DAC2_Init>
  /* USER CODE BEGIN 2 */
  TxHeader.Identifier = 0x0;
 8000534:	4b4d      	ldr	r3, [pc, #308]	; (800066c <main+0x154>)
 8000536:	2200      	movs	r2, #0
 8000538:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_EXTENDED_ID;
 800053a:	4b4c      	ldr	r3, [pc, #304]	; (800066c <main+0x154>)
 800053c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000540:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000542:	4b4a      	ldr	r3, [pc, #296]	; (800066c <main+0x154>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000548:	4b48      	ldr	r3, [pc, #288]	; (800066c <main+0x154>)
 800054a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800054e:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000550:	4b46      	ldr	r3, [pc, #280]	; (800066c <main+0x154>)
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000556:	4b45      	ldr	r3, [pc, #276]	; (800066c <main+0x154>)
 8000558:	2200      	movs	r2, #0
 800055a:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800055c:	4b43      	ldr	r3, [pc, #268]	; (800066c <main+0x154>)
 800055e:	2200      	movs	r2, #0
 8000560:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000562:	4b42      	ldr	r3, [pc, #264]	; (800066c <main+0x154>)
 8000564:	2200      	movs	r2, #0
 8000566:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 8000568:	4b40      	ldr	r3, [pc, #256]	; (800066c <main+0x154>)
 800056a:	2200      	movs	r2, #0
 800056c:	621a      	str	r2, [r3, #32]
  TxData[0]=1;
 800056e:	4b40      	ldr	r3, [pc, #256]	; (8000670 <main+0x158>)
 8000570:	2201      	movs	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
  TxData[1]=2;
 8000574:	4b3e      	ldr	r3, [pc, #248]	; (8000670 <main+0x158>)
 8000576:	2202      	movs	r2, #2
 8000578:	705a      	strb	r2, [r3, #1]
  TxData[2]=3;
 800057a:	4b3d      	ldr	r3, [pc, #244]	; (8000670 <main+0x158>)
 800057c:	2203      	movs	r2, #3
 800057e:	709a      	strb	r2, [r3, #2]
  TxData[3]=4;
 8000580:	4b3b      	ldr	r3, [pc, #236]	; (8000670 <main+0x158>)
 8000582:	2204      	movs	r2, #4
 8000584:	70da      	strb	r2, [r3, #3]
  TxData[4]=5;
 8000586:	4b3a      	ldr	r3, [pc, #232]	; (8000670 <main+0x158>)
 8000588:	2205      	movs	r2, #5
 800058a:	711a      	strb	r2, [r3, #4]
  TxData[5]=6;
 800058c:	4b38      	ldr	r3, [pc, #224]	; (8000670 <main+0x158>)
 800058e:	2206      	movs	r2, #6
 8000590:	715a      	strb	r2, [r3, #5]
  TxData[6]=7;
 8000592:	4b37      	ldr	r3, [pc, #220]	; (8000670 <main+0x158>)
 8000594:	2207      	movs	r2, #7
 8000596:	719a      	strb	r2, [r3, #6]
  TxData[7]=8;
 8000598:	4b35      	ldr	r3, [pc, #212]	; (8000670 <main+0x158>)
 800059a:	2208      	movs	r2, #8
 800059c:	71da      	strb	r2, [r3, #7]
  sFilterConfig.FilterMaskIdHigh=0;
  sFilterConfig.FilterMaskIdLow=0;
  sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT;
  sFilterConfig.FilterActivation=ENABLE;*/

  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800059e:	4835      	ldr	r0, [pc, #212]	; (8000674 <main+0x15c>)
 80005a0:	f001 f904 	bl	80017ac <HAL_FDCAN_Start>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <main+0x96>
      {
        /* Start Error */
        Error_Handler();
 80005aa:	f000 fa33 	bl	8000a14 <Error_Handler>
      }
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80005ae:	2200      	movs	r2, #0
 80005b0:	2101      	movs	r1, #1
 80005b2:	4830      	ldr	r0, [pc, #192]	; (8000674 <main+0x15c>)
 80005b4:	f001 f9fc 	bl	80019b0 <HAL_FDCAN_ActivateNotification>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <main+0xaa>
      {
        /* Notification Error */
        Error_Handler();
 80005be:	f000 fa29 	bl	8000a14 <Error_Handler>
      }
    //HAL_DAC_ENABLE(&hdac2, DAC_CHANNEL_2);
    HAL_DAC_Start(&hdac2, DAC_CHANNEL_1);
 80005c2:	2100      	movs	r1, #0
 80005c4:	482c      	ldr	r0, [pc, #176]	; (8000678 <main+0x160>)
 80005c6:	f000 fd70 	bl	80010aa <HAL_DAC_Start>
    HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
 80005ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ce:	2200      	movs	r2, #0
 80005d0:	2100      	movs	r1, #0
 80005d2:	4829      	ldr	r0, [pc, #164]	; (8000678 <main+0x160>)
 80005d4:	f000 fdbc 	bl	8001150 <HAL_DAC_SetValue>
	  	  	  // Transmission request Error
	  	  	  Error_Handler();
	  	  	}
	  TxData[7]=TxData[7]+1;*/

	  if(HAL_FDCAN_GetRxMessage(&hfdcan1,FDCAN_RX_FIFO0,&RxHeader,RxData) == HAL_OK){
 80005d8:	4b28      	ldr	r3, [pc, #160]	; (800067c <main+0x164>)
 80005da:	4a29      	ldr	r2, [pc, #164]	; (8000680 <main+0x168>)
 80005dc:	2140      	movs	r1, #64	; 0x40
 80005de:	4825      	ldr	r0, [pc, #148]	; (8000674 <main+0x15c>)
 80005e0:	f001 f90c 	bl	80017fc <HAL_FDCAN_GetRxMessage>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d13c      	bne.n	8000664 <main+0x14c>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	2120      	movs	r1, #32
 80005ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f2:	f001 fe53 	bl	800229c <HAL_GPIO_WritePin>
		  ID = RxHeader.Identifier;
 80005f6:	4b22      	ldr	r3, [pc, #136]	; (8000680 <main+0x168>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a22      	ldr	r2, [pc, #136]	; (8000684 <main+0x16c>)
 80005fc:	6013      	str	r3, [r2, #0]
		  length = RxHeader.DataLength;
 80005fe:	4b20      	ldr	r3, [pc, #128]	; (8000680 <main+0x168>)
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	4a21      	ldr	r2, [pc, #132]	; (8000688 <main+0x170>)
 8000604:	6013      	str	r3, [r2, #0]
		  if(ID == 0x150){
 8000606:	4b1f      	ldr	r3, [pc, #124]	; (8000684 <main+0x16c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f5b3 7fa8 	cmp.w	r3, #336	; 0x150
 800060e:	d123      	bne.n	8000658 <main+0x140>
			  /*for(uint8_t j=0; j<64; j++){
				  controllertStatus[j] = RxData[j];
			  }*/
			  Time = RxHeader.RxTimestamp;
 8000610:	4b1b      	ldr	r3, [pc, #108]	; (8000680 <main+0x168>)
 8000612:	69db      	ldr	r3, [r3, #28]
 8000614:	4a1d      	ldr	r2, [pc, #116]	; (800068c <main+0x174>)
 8000616:	6013      	str	r3, [r2, #0]
			  inverterTemp = RxData[0] - 50;
 8000618:	4b18      	ldr	r3, [pc, #96]	; (800067c <main+0x164>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	3b32      	subs	r3, #50	; 0x32
 800061e:	b2da      	uxtb	r2, r3
 8000620:	4b1b      	ldr	r3, [pc, #108]	; (8000690 <main+0x178>)
 8000622:	701a      	strb	r2, [r3, #0]
			  motorTemp = RxData[1] - 50;
 8000624:	4b15      	ldr	r3, [pc, #84]	; (800067c <main+0x164>)
 8000626:	785b      	ldrb	r3, [r3, #1]
 8000628:	3b32      	subs	r3, #50	; 0x32
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4b19      	ldr	r3, [pc, #100]	; (8000694 <main+0x17c>)
 800062e:	701a      	strb	r2, [r3, #0]
			  dataToSend = motorTemp * 40;
 8000630:	4b18      	ldr	r3, [pc, #96]	; (8000694 <main+0x17c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	461a      	mov	r2, r3
 8000636:	4613      	mov	r3, r2
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	4413      	add	r3, r2
 800063c:	00db      	lsls	r3, r3, #3
 800063e:	461a      	mov	r2, r3
 8000640:	4b15      	ldr	r3, [pc, #84]	; (8000698 <main+0x180>)
 8000642:	601a      	str	r2, [r3, #0]

			  HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dataToSend);
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <main+0x180>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2200      	movs	r2, #0
 800064a:	2100      	movs	r1, #0
 800064c:	480a      	ldr	r0, [pc, #40]	; (8000678 <main+0x160>)
 800064e:	f000 fd7f 	bl	8001150 <HAL_DAC_SetValue>
			  HAL_Delay(1);
 8000652:	2001      	movs	r0, #1
 8000654:	f000 fbd6 	bl	8000e04 <HAL_Delay>
		  }
		  //HAL_Delay(1);
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000658:	2120      	movs	r1, #32
 800065a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800065e:	f001 fe35 	bl	80022cc <HAL_GPIO_TogglePin>
 8000662:	e7b9      	b.n	80005d8 <main+0xc0>
	  		}
	  else{
		  /* Transmission request Error */
		  Error_Handler();
 8000664:	f000 f9d6 	bl	8000a14 <Error_Handler>
	  if(HAL_FDCAN_GetRxMessage(&hfdcan1,FDCAN_RX_FIFO0,&RxHeader,RxData) == HAL_OK){
 8000668:	e7b6      	b.n	80005d8 <main+0xc0>
 800066a:	bf00      	nop
 800066c:	200001c8 	.word	0x200001c8
 8000670:	2000017c 	.word	0x2000017c
 8000674:	20000118 	.word	0x20000118
 8000678:	20000028 	.word	0x20000028
 800067c:	20000184 	.word	0x20000184
 8000680:	200001ec 	.word	0x200001ec
 8000684:	2000003c 	.word	0x2000003c
 8000688:	20000040 	.word	0x20000040
 800068c:	200001c4 	.word	0x200001c4
 8000690:	20000088 	.word	0x20000088
 8000694:	20000089 	.word	0x20000089
 8000698:	20000044 	.word	0x20000044

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b0a8      	sub	sp, #160	; 0xa0
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80006a6:	2238      	movs	r2, #56	; 0x38
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f004 fb24 	bl	8004cf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006c0:	463b      	mov	r3, r7
 80006c2:	2254      	movs	r2, #84	; 0x54
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f004 fb16 	bl	8004cf8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006d0:	f001 fe3a 	bl	8002348 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d4:	2301      	movs	r3, #1
 80006d6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006de:	2302      	movs	r3, #2
 80006e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e4:	2303      	movs	r3, #3
 80006e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 80006ea:	2303      	movs	r3, #3
 80006ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 32;
 80006f0:	2320      	movs	r3, #32
 80006f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f6:	2302      	movs	r3, #2
 80006f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006fc:	2302      	movs	r3, #2
 80006fe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000702:	2302      	movs	r3, #2
 8000704:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000708:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800070c:	4618      	mov	r0, r3
 800070e:	f001 febf 	bl	8002490 <HAL_RCC_OscConfig>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000718:	f000 f97c 	bl	8000a14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	230f      	movs	r3, #15
 800071e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000720:	2303      	movs	r3, #3
 8000722:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000730:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000734:	2106      	movs	r1, #6
 8000736:	4618      	mov	r0, r3
 8000738:	f002 f9c2 	bl	8002ac0 <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000742:	f000 f967 	bl	8000a14 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_FDCAN;
 8000746:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800074a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000750:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000754:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000756:	463b      	mov	r3, r7
 8000758:	4618      	mov	r0, r3
 800075a:	f002 fbcd 	bl	8002ef8 <HAL_RCCEx_PeriphCLKConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000764:	f000 f956 	bl	8000a14 <Error_Handler>
  }
}
 8000768:	bf00      	nop
 800076a:	37a0      	adds	r7, #160	; 0xa0
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08c      	sub	sp, #48	; 0x30
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000776:	463b      	mov	r3, r7
 8000778:	2230      	movs	r2, #48	; 0x30
 800077a:	2100      	movs	r1, #0
 800077c:	4618      	mov	r0, r3
 800077e:	f004 fabb 	bl	8004cf8 <memset>
  /* USER CODE BEGIN DAC2_Init 1 */

  /* USER CODE END DAC2_Init 1 */
  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8000782:	4b16      	ldr	r3, [pc, #88]	; (80007dc <MX_DAC2_Init+0x6c>)
 8000784:	4a16      	ldr	r2, [pc, #88]	; (80007e0 <MX_DAC2_Init+0x70>)
 8000786:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000788:	4814      	ldr	r0, [pc, #80]	; (80007dc <MX_DAC2_Init+0x6c>)
 800078a:	f000 fc6c 	bl	8001066 <HAL_DAC_Init>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000794:	f000 f93e 	bl	8000a14 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000798:	2302      	movs	r3, #2
 800079a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800079c:	2300      	movs	r3, #0
 800079e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80007a0:	2300      	movs	r3, #0
 80007a2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007a4:	2300      	movs	r3, #0
 80007a6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007a8:	2300      	movs	r3, #0
 80007aa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80007b4:	2305      	movs	r3, #5
 80007b6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007bc:	463b      	mov	r3, r7
 80007be:	2200      	movs	r2, #0
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	; (80007dc <MX_DAC2_Init+0x6c>)
 80007c4:	f000 fcec 	bl	80011a0 <HAL_DAC_ConfigChannel>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 80007ce:	f000 f921 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	3730      	adds	r7, #48	; 0x30
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000028 	.word	0x20000028
 80007e0:	50000c00 	.word	0x50000c00

080007e4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007e8:	4b1f      	ldr	r3, [pc, #124]	; (8000868 <MX_FDCAN1_Init+0x84>)
 80007ea:	4a20      	ldr	r2, [pc, #128]	; (800086c <MX_FDCAN1_Init+0x88>)
 80007ec:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV2;
 80007ee:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <MX_FDCAN1_Init+0x84>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007f4:	4b1c      	ldr	r3, [pc, #112]	; (8000868 <MX_FDCAN1_Init+0x84>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80007fa:	4b1b      	ldr	r3, [pc, #108]	; (8000868 <MX_FDCAN1_Init+0x84>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000800:	4b19      	ldr	r3, [pc, #100]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000802:	2200      	movs	r2, #0
 8000804:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000806:	4b18      	ldr	r3, [pc, #96]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000808:	2200      	movs	r2, #0
 800080a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800080c:	4b16      	ldr	r3, [pc, #88]	; (8000868 <MX_FDCAN1_Init+0x84>)
 800080e:	2200      	movs	r2, #0
 8000810:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 40;
 8000812:	4b15      	ldr	r3, [pc, #84]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000814:	2228      	movs	r2, #40	; 0x28
 8000816:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000818:	4b13      	ldr	r3, [pc, #76]	; (8000868 <MX_FDCAN1_Init+0x84>)
 800081a:	2201      	movs	r2, #1
 800081c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800081e:	4b12      	ldr	r3, [pc, #72]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000820:	220d      	movs	r2, #13
 8000822:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000824:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000826:	2202      	movs	r2, #2
 8000828:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800082a:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <MX_FDCAN1_Init+0x84>)
 800082c:	2201      	movs	r2, #1
 800082e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000830:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000832:	2201      	movs	r2, #1
 8000834:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000836:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000838:	2201      	movs	r2, #1
 800083a:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800083c:	4b0a      	ldr	r3, [pc, #40]	; (8000868 <MX_FDCAN1_Init+0x84>)
 800083e:	2201      	movs	r2, #1
 8000840:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000842:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000844:	2200      	movs	r2, #0
 8000846:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000848:	4b07      	ldr	r3, [pc, #28]	; (8000868 <MX_FDCAN1_Init+0x84>)
 800084a:	2200      	movs	r2, #0
 800084c:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000850:	2200      	movs	r2, #0
 8000852:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000854:	4804      	ldr	r0, [pc, #16]	; (8000868 <MX_FDCAN1_Init+0x84>)
 8000856:	f000 fe4f 	bl	80014f8 <HAL_FDCAN_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000860:	f000 f8d8 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20000118 	.word	0x20000118
 800086c:	40006400 	.word	0x40006400

08000870 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000874:	4b1f      	ldr	r3, [pc, #124]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 8000876:	4a20      	ldr	r2, [pc, #128]	; (80008f8 <MX_LPUART1_UART_Init+0x88>)
 8000878:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800087a:	4b1e      	ldr	r3, [pc, #120]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 800087c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000880:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000882:	4b1c      	ldr	r3, [pc, #112]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000888:	4b1a      	ldr	r3, [pc, #104]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000894:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008ac:	4811      	ldr	r0, [pc, #68]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 80008ae:	f002 fd6f 	bl	8003390 <HAL_UART_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80008b8:	f000 f8ac 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	480d      	ldr	r0, [pc, #52]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 80008c0:	f004 f911 	bl	8004ae6 <HAL_UARTEx_SetTxFifoThreshold>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_LPUART1_UART_Init+0x5e>
  {
    Error_Handler();
 80008ca:	f000 f8a3 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	4808      	ldr	r0, [pc, #32]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 80008d2:	f004 f946 	bl	8004b62 <HAL_UARTEx_SetRxFifoThreshold>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
 80008dc:	f000 f89a 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	; (80008f4 <MX_LPUART1_UART_Init+0x84>)
 80008e2:	f004 f8c7 	bl	8004a74 <HAL_UARTEx_DisableFifoMode>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_LPUART1_UART_Init+0x80>
  {
    Error_Handler();
 80008ec:	f000 f892 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	2000008c 	.word	0x2000008c
 80008f8:	40008000 	.word	0x40008000

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	; 0x28
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000912:	4b2f      	ldr	r3, [pc, #188]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000916:	4a2e      	ldr	r2, [pc, #184]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000918:	f043 0304 	orr.w	r3, r3, #4
 800091c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091e:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	f003 0304 	and.w	r3, r3, #4
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800092a:	4b29      	ldr	r3, [pc, #164]	; (80009d0 <MX_GPIO_Init+0xd4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092e:	4a28      	ldr	r2, [pc, #160]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000930:	f043 0320 	orr.w	r3, r3, #32
 8000934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000936:	4b26      	ldr	r3, [pc, #152]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093a:	f003 0320 	and.w	r3, r3, #32
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	4b23      	ldr	r3, [pc, #140]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000946:	4a22      	ldr	r2, [pc, #136]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094e:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800095a:	4b1d      	ldr	r3, [pc, #116]	; (80009d0 <MX_GPIO_Init+0xd4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095e:	4a1c      	ldr	r2, [pc, #112]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000960:	f043 0302 	orr.w	r3, r3, #2
 8000964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_GPIO_Init+0xd4>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2120      	movs	r1, #32
 8000976:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097a:	f001 fc8f 	bl	800229c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800097e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000984:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <MX_GPIO_Init+0xd8>)
 8000986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	4619      	mov	r1, r3
 8000992:	4811      	ldr	r0, [pc, #68]	; (80009d8 <MX_GPIO_Init+0xdc>)
 8000994:	f001 fb00 	bl	8001f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000998:	2320      	movs	r3, #32
 800099a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	2301      	movs	r3, #1
 800099e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4619      	mov	r1, r3
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b2:	f001 faf1 	bl	8001f98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2100      	movs	r1, #0
 80009ba:	2028      	movs	r0, #40	; 0x28
 80009bc:	f000 fb1f 	bl	8000ffe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009c0:	2028      	movs	r0, #40	; 0x28
 80009c2:	f000 fb36 	bl	8001032 <HAL_NVIC_EnableIRQ>

}
 80009c6:	bf00      	nop
 80009c8:	3728      	adds	r7, #40	; 0x28
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40021000 	.word	0x40021000
 80009d4:	10110000 	.word	0x10110000
 80009d8:	48000800 	.word	0x48000800

080009dc <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef*hcan, uint32_t RxFifo0ITs)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
	HAL_FDCAN_GetRxMessage(&hfdcan1,FDCAN_RX_FIFO0,&RxHeader,RxData);
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <HAL_FDCAN_RxFifo0Callback+0x28>)
 80009e8:	4a07      	ldr	r2, [pc, #28]	; (8000a08 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 80009ea:	2140      	movs	r1, #64	; 0x40
 80009ec:	4807      	ldr	r0, [pc, #28]	; (8000a0c <HAL_FDCAN_RxFifo0Callback+0x30>)
 80009ee:	f000 ff05 	bl	80017fc <HAL_FDCAN_GetRxMessage>
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_2);
 80009f2:	2104      	movs	r1, #4
 80009f4:	4806      	ldr	r0, [pc, #24]	; (8000a10 <HAL_FDCAN_RxFifo0Callback+0x34>)
 80009f6:	f001 fc69 	bl	80022cc <HAL_GPIO_TogglePin>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000184 	.word	0x20000184
 8000a08:	200001ec 	.word	0x200001ec
 8000a0c:	20000118 	.word	0x20000118
 8000a10:	48000400 	.word	0x48000400

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
	...

08000a24 <LL_PWR_DisableDeadBatteryPD>:
  * @brief  Disable USB Type-C and Power Delivery Dead Battery disable
  * @rmtoll CR3          UCPD_DBDIS          LL_PWR_DisableDeadBatteryPD
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableDeadBatteryPD(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000a28:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <LL_PWR_DisableDeadBatteryPD+0x1c>)
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	4a04      	ldr	r2, [pc, #16]	; (8000a40 <LL_PWR_DisableDeadBatteryPD+0x1c>)
 8000a2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a32:	6093      	str	r3, [r2, #8]
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40007000 	.word	0x40007000

08000a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	; (8000a88 <HAL_MspInit+0x44>)
 8000a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a4e:	4a0e      	ldr	r2, [pc, #56]	; (8000a88 <HAL_MspInit+0x44>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6613      	str	r3, [r2, #96]	; 0x60
 8000a56:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <HAL_MspInit+0x44>)
 8000a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a62:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <HAL_MspInit+0x44>)
 8000a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a66:	4a08      	ldr	r2, [pc, #32]	; (8000a88 <HAL_MspInit+0x44>)
 8000a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a6c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <HAL_MspInit+0x44>)
 8000a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000a7a:	f7ff ffd3 	bl	8000a24 <LL_PWR_DisableDeadBatteryPD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40021000 	.word	0x40021000

08000a8c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	; 0x28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
 8000aa2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC2)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a15      	ldr	r2, [pc, #84]	; (8000b00 <HAL_DAC_MspInit+0x74>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d124      	bne.n	8000af8 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC2_MspInit 0 */

  /* USER CODE END DAC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <HAL_DAC_MspInit+0x78>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	4a14      	ldr	r2, [pc, #80]	; (8000b04 <HAL_DAC_MspInit+0x78>)
 8000ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aba:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <HAL_DAC_MspInit+0x78>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <HAL_DAC_MspInit+0x78>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aca:	4a0e      	ldr	r2, [pc, #56]	; (8000b04 <HAL_DAC_MspInit+0x78>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <HAL_DAC_MspInit+0x78>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration    
    PA6     ------> DAC2_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ade:	2340      	movs	r3, #64	; 0x40
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af4:	f001 fa50 	bl	8001f98 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	; 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	50000c00 	.word	0x50000c00
 8000b04:	40021000 	.word	0x40021000

08000b08 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	; 0x28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a1c      	ldr	r2, [pc, #112]	; (8000b98 <HAL_FDCAN_MspInit+0x90>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d131      	bne.n	8000b8e <HAL_FDCAN_MspInit+0x86>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b2a:	4b1c      	ldr	r3, [pc, #112]	; (8000b9c <HAL_FDCAN_MspInit+0x94>)
 8000b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2e:	4a1b      	ldr	r2, [pc, #108]	; (8000b9c <HAL_FDCAN_MspInit+0x94>)
 8000b30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b34:	6593      	str	r3, [r2, #88]	; 0x58
 8000b36:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <HAL_FDCAN_MspInit+0x94>)
 8000b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b42:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <HAL_FDCAN_MspInit+0x94>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b46:	4a15      	ldr	r2, [pc, #84]	; (8000b9c <HAL_FDCAN_MspInit+0x94>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4e:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <HAL_FDCAN_MspInit+0x94>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration    
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b5a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000b6c:	2309      	movs	r3, #9
 8000b6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b7a:	f001 fa0d 	bl	8001f98 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	2015      	movs	r0, #21
 8000b84:	f000 fa3b 	bl	8000ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000b88:	2015      	movs	r0, #21
 8000b8a:	f000 fa52 	bl	8001032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000b8e:	bf00      	nop
 8000b90:	3728      	adds	r7, #40	; 0x28
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40006400 	.word	0x40006400
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	; 0x28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a17      	ldr	r2, [pc, #92]	; (8000c1c <HAL_UART_MspInit+0x7c>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d128      	bne.n	8000c14 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000bc2:	4b17      	ldr	r3, [pc, #92]	; (8000c20 <HAL_UART_MspInit+0x80>)
 8000bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bc6:	4a16      	ldr	r2, [pc, #88]	; (8000c20 <HAL_UART_MspInit+0x80>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000bce:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <HAL_UART_MspInit+0x80>)
 8000bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <HAL_UART_MspInit+0x80>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bde:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <HAL_UART_MspInit+0x80>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_UART_MspInit+0x80>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration    
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX 
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000bf2:	230c      	movs	r3, #12
 8000bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000c02:	230c      	movs	r3, #12
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c10:	f001 f9c2 	bl	8001f98 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000c14:	bf00      	nop
 8000c16:	3728      	adds	r7, #40	; 0x28
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40008000 	.word	0x40008000
 8000c20:	40021000 	.word	0x40021000

08000c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c36:	e7fe      	b.n	8000c36 <HardFault_Handler+0x4>

08000c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <MemManage_Handler+0x4>

08000c3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c42:	e7fe      	b.n	8000c42 <BusFault_Handler+0x4>

08000c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <UsageFault_Handler+0x4>

08000c4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c78:	f000 f8a6 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000c84:	4802      	ldr	r0, [pc, #8]	; (8000c90 <FDCAN1_IT0_IRQHandler+0x10>)
 8000c86:	f000 ff79 	bl	8001b7c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000118 	.word	0x20000118

08000c94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c9c:	f001 fb30 	bl	8002300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <SystemInit+0x28>)
 8000caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cae:	4a07      	ldr	r2, [pc, #28]	; (8000ccc <SystemInit+0x28>)
 8000cb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cb8:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <SystemInit+0x28>)
 8000cba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cbe:	609a      	str	r2, [r3, #8]
#endif
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd0:	480d      	ldr	r0, [pc, #52]	; (8000d08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cd2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd4:	480d      	ldr	r0, [pc, #52]	; (8000d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cd6:	490e      	ldr	r1, [pc, #56]	; (8000d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd8:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <LoopForever+0xe>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000cdc:	e002      	b.n	8000ce4 <LoopCopyDataInit>

08000cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce2:	3304      	adds	r3, #4

08000ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce8:	d3f9      	bcc.n	8000cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cea:	4a0b      	ldr	r2, [pc, #44]	; (8000d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cec:	4c0b      	ldr	r4, [pc, #44]	; (8000d1c <LoopForever+0x16>)
  movs r3, #0
 8000cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf0:	e001      	b.n	8000cf6 <LoopFillZerobss>

08000cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf4:	3204      	adds	r2, #4

08000cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf8:	d3fb      	bcc.n	8000cf2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cfa:	f7ff ffd3 	bl	8000ca4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cfe:	f003 ffd7 	bl	8004cb0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d02:	f7ff fc09 	bl	8000518 <main>

08000d06 <LoopForever>:

LoopForever:
    b LoopForever
 8000d06:	e7fe      	b.n	8000d06 <LoopForever>
  ldr   r0, =_estack
 8000d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d10:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d14:	08004d68 	.word	0x08004d68
  ldr r2, =_sbss
 8000d18:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d1c:	20000218 	.word	0x20000218

08000d20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d20:	e7fe      	b.n	8000d20 <ADC1_2_IRQHandler>

08000d22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 f95b 	bl	8000fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d32:	2000      	movs	r0, #0
 8000d34:	f000 f80e 	bl	8000d54 <HAL_InitTick>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d002      	beq.n	8000d44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	71fb      	strb	r3, [r7, #7]
 8000d42:	e001      	b.n	8000d48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d44:	f7ff fe7e 	bl	8000a44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d48:	79fb      	ldrb	r3, [r7, #7]

}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d60:	4b16      	ldr	r3, [pc, #88]	; (8000dbc <HAL_InitTick+0x68>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d022      	beq.n	8000dae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d68:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <HAL_InitTick+0x6c>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <HAL_InitTick+0x68>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 f966 	bl	800104e <HAL_SYSTICK_Config>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d10f      	bne.n	8000da8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b0f      	cmp	r3, #15
 8000d8c:	d809      	bhi.n	8000da2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	6879      	ldr	r1, [r7, #4]
 8000d92:	f04f 30ff 	mov.w	r0, #4294967295
 8000d96:	f000 f932 	bl	8000ffe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	; (8000dc4 <HAL_InitTick+0x70>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e007      	b.n	8000db2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e004      	b.n	8000db2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	73fb      	strb	r3, [r7, #15]
 8000dac:	e001      	b.n	8000db2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000008 	.word	0x20000008
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dcc:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <HAL_IncTick+0x1c>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <HAL_IncTick+0x20>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	4a03      	ldr	r2, [pc, #12]	; (8000de4 <HAL_IncTick+0x1c>)
 8000dd8:	6013      	str	r3, [r2, #0]
}
 8000dda:	bf00      	nop
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	20000214 	.word	0x20000214
 8000de8:	20000008 	.word	0x20000008

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <HAL_GetTick+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000214 	.word	0x20000214

08000e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e0c:	f7ff ffee 	bl	8000dec <HAL_GetTick>
 8000e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e1c:	d004      	beq.n	8000e28 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_Delay+0x40>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	4413      	add	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e28:	bf00      	nop
 8000e2a:	f7ff ffdf 	bl	8000dec <HAL_GetTick>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	68fa      	ldr	r2, [r7, #12]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d8f7      	bhi.n	8000e2a <HAL_Delay+0x26>
  {
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008

08000e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	f003 0307 	and.w	r3, r3, #7
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	db0b      	blt.n	8000ed6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	f003 021f 	and.w	r2, r3, #31
 8000ec4:	4907      	ldr	r1, [pc, #28]	; (8000ee4 <__NVIC_EnableIRQ+0x38>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	095b      	lsrs	r3, r3, #5
 8000ecc:	2001      	movs	r0, #1
 8000ece:	fa00 f202 	lsl.w	r2, r0, r2
 8000ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000e100 	.word	0xe000e100

08000ee8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	6039      	str	r1, [r7, #0]
 8000ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	db0a      	blt.n	8000f12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	490c      	ldr	r1, [pc, #48]	; (8000f34 <__NVIC_SetPriority+0x4c>)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f10:	e00a      	b.n	8000f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4908      	ldr	r1, [pc, #32]	; (8000f38 <__NVIC_SetPriority+0x50>)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	f003 030f 	and.w	r3, r3, #15
 8000f1e:	3b04      	subs	r3, #4
 8000f20:	0112      	lsls	r2, r2, #4
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	440b      	add	r3, r1
 8000f26:	761a      	strb	r2, [r3, #24]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	f1c3 0307 	rsb	r3, r3, #7
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	bf28      	it	cs
 8000f5a:	2304      	movcs	r3, #4
 8000f5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3304      	adds	r3, #4
 8000f62:	2b06      	cmp	r3, #6
 8000f64:	d902      	bls.n	8000f6c <NVIC_EncodePriority+0x30>
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3b03      	subs	r3, #3
 8000f6a:	e000      	b.n	8000f6e <NVIC_EncodePriority+0x32>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	f04f 32ff 	mov.w	r2, #4294967295
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43da      	mvns	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	401a      	ands	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	43d9      	mvns	r1, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	4313      	orrs	r3, r2
         );
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3724      	adds	r7, #36	; 0x24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fb4:	d301      	bcc.n	8000fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00f      	b.n	8000fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fba:	4a0a      	ldr	r2, [pc, #40]	; (8000fe4 <SysTick_Config+0x40>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fc2:	210f      	movs	r1, #15
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f7ff ff8e 	bl	8000ee8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <SysTick_Config+0x40>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd2:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <SysTick_Config+0x40>)
 8000fd4:	2207      	movs	r2, #7
 8000fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff ff29 	bl	8000e48 <__NVIC_SetPriorityGrouping>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af00      	add	r7, sp, #0
 8001004:	4603      	mov	r3, r0
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
 800100a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800100c:	f7ff ff40 	bl	8000e90 <__NVIC_GetPriorityGrouping>
 8001010:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	68b9      	ldr	r1, [r7, #8]
 8001016:	6978      	ldr	r0, [r7, #20]
 8001018:	f7ff ff90 	bl	8000f3c <NVIC_EncodePriority>
 800101c:	4602      	mov	r2, r0
 800101e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001022:	4611      	mov	r1, r2
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff5f 	bl	8000ee8 <__NVIC_SetPriority>
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	4603      	mov	r3, r0
 800103a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800103c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff33 	bl	8000eac <__NVIC_EnableIRQ>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff ffa4 	bl	8000fa4 <SysTick_Config>
 800105c:	4603      	mov	r3, r0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e014      	b.n	80010a2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	791b      	ldrb	r3, [r3, #4]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	2b00      	cmp	r3, #0
 8001080:	d105      	bne.n	800108e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff fcff 	bl	8000a8c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2202      	movs	r2, #2
 8001092:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2201      	movs	r2, #1
 800109e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
 80010b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	795b      	ldrb	r3, [r3, #5]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d101      	bne.n	80010c0 <HAL_DAC_Start+0x16>
 80010bc:	2302      	movs	r3, #2
 80010be:	e043      	b.n	8001148 <HAL_DAC_Start+0x9e>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2201      	movs	r2, #1
 80010c4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2202      	movs	r2, #2
 80010ca:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6819      	ldr	r1, [r3, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	f003 0310 	and.w	r3, r3, #16
 80010d8:	2201      	movs	r2, #1
 80010da:	409a      	lsls	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff fe8d 	bl	8000e04 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d10f      	bne.n	8001110 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d11d      	bne.n	800113a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f042 0201 	orr.w	r2, r2, #1
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	e014      	b.n	800113a <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	f003 0310 	and.w	r3, r3, #16
 8001120:	2102      	movs	r1, #2
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	429a      	cmp	r2, r3
 8001128:	d107      	bne.n	800113a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f042 0202 	orr.w	r2, r2, #2
 8001138:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2201      	movs	r2, #1
 800113e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001146:	2300      	movs	r3, #0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001150:	b480      	push	{r7}
 8001152:	b087      	sub	sp, #28
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
 800115c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d105      	bne.n	8001180 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	3308      	adds	r3, #8
 800117c:	617b      	str	r3, [r7, #20]
 800117e:	e004      	b.n	800118a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	3314      	adds	r3, #20
 8001188:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	461a      	mov	r2, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	371c      	adds	r7, #28
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	795b      	ldrb	r3, [r3, #5]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d101      	bne.n	80011bc <HAL_DAC_ConfigChannel+0x1c>
 80011b8:	2302      	movs	r3, #2
 80011ba:	e194      	b.n	80014e6 <HAL_DAC_ConfigChannel+0x346>
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	2201      	movs	r2, #1
 80011c0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2202      	movs	r2, #2
 80011c6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d174      	bne.n	80012ba <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d137      	bne.n	8001246 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fe09 	bl	8000dec <HAL_GetTick>
 80011da:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80011dc:	e011      	b.n	8001202 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80011de:	f7ff fe05 	bl	8000dec <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d90a      	bls.n	8001202 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	f043 0208 	orr.w	r2, r3, #8
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2203      	movs	r2, #3
 80011fc:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e171      	b.n	80014e6 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001208:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1e6      	bne.n	80011de <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8001210:	2001      	movs	r0, #1
 8001212:	f7ff fdf7 	bl	8000e04 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800121e:	641a      	str	r2, [r3, #64]	; 0x40
 8001220:	e01e      	b.n	8001260 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001222:	f7ff fde3 	bl	8000dec <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b01      	cmp	r3, #1
 800122e:	d90a      	bls.n	8001246 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	f043 0208 	orr.w	r2, r3, #8
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2203      	movs	r2, #3
 8001240:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e14f      	b.n	80014e6 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800124c:	2b00      	cmp	r3, #0
 800124e:	dbe8      	blt.n	8001222 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8001250:	2001      	movs	r0, #1
 8001252:	f7ff fdd7 	bl	8000e04 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800125e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f003 0310 	and.w	r3, r3, #16
 800126c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001270:	fa01 f303 	lsl.w	r3, r1, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	ea02 0103 	and.w	r1, r2, r3
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f003 0310 	and.w	r3, r3, #16
 8001284:	409a      	lsls	r2, r3
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	430a      	orrs	r2, r1
 800128c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f003 0310 	and.w	r3, r3, #16
 800129a:	21ff      	movs	r1, #255	; 0xff
 800129c:	fa01 f303 	lsl.w	r3, r1, r3
 80012a0:	43db      	mvns	r3, r3
 80012a2:	ea02 0103 	and.w	r1, r2, r3
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f003 0310 	and.w	r3, r3, #16
 80012b0:	409a      	lsls	r2, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	430a      	orrs	r2, r1
 80012b8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d11d      	bne.n	80012fe <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012c8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f003 0310 	and.w	r3, r3, #16
 80012d0:	221f      	movs	r2, #31
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012da:	4013      	ands	r3, r2
 80012dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	6a1b      	ldr	r3, [r3, #32]
 80012e2:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f003 0310 	and.w	r3, r3, #16
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012f2:	4313      	orrs	r3, r2
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012fc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f003 0310 	and.w	r3, r3, #16
 800130c:	2207      	movs	r2, #7
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001316:	4013      	ands	r3, r2
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b00      	cmp	r3, #0
 8001324:	d002      	beq.n	800132c <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8001326:	2300      	movs	r3, #0
 8001328:	623b      	str	r3, [r7, #32]
 800132a:	e011      	b.n	8001350 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	699b      	ldr	r3, [r3, #24]
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8001338:	2301      	movs	r3, #1
 800133a:	623b      	str	r3, [r7, #32]
 800133c:	e008      	b.n	8001350 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d102      	bne.n	800134c <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8001346:	2301      	movs	r3, #1
 8001348:	623b      	str	r3, [r7, #32]
 800134a:	e001      	b.n	8001350 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	695b      	ldr	r3, [r3, #20]
 8001358:	4313      	orrs	r3, r2
 800135a:	6a3a      	ldr	r2, [r7, #32]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	f44f 7280 	mov.w	r2, #256	; 0x100
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43db      	mvns	r3, r3
 8001370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001372:	4013      	ands	r3, r2
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	791b      	ldrb	r3, [r3, #4]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d102      	bne.n	8001384 <HAL_DAC_ConfigChannel+0x1e4>
 800137e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001382:	e000      	b.n	8001386 <HAL_DAC_ConfigChannel+0x1e6>
 8001384:	2300      	movs	r3, #0
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f003 0310 	and.w	r3, r3, #16
 8001392:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43db      	mvns	r3, r3
 800139c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800139e:	4013      	ands	r3, r2
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	795b      	ldrb	r3, [r3, #5]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d102      	bne.n	80013b0 <HAL_DAC_ConfigChannel+0x210>
 80013aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013ae:	e000      	b.n	80013b2 <HAL_DAC_ConfigChannel+0x212>
 80013b0:	2300      	movs	r3, #0
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d114      	bne.n	80013f2 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80013c8:	f001 fd18 	bl	8002dfc <HAL_RCC_GetHCLKFreq>
 80013cc:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	4a47      	ldr	r2, [pc, #284]	; (80014f0 <HAL_DAC_ConfigChannel+0x350>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d904      	bls.n	80013e0 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80013d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
 80013de:	e00d      	b.n	80013fc <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	4a44      	ldr	r2, [pc, #272]	; (80014f4 <HAL_DAC_ConfigChannel+0x354>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d909      	bls.n	80013fc <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80013e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ee:	627b      	str	r3, [r7, #36]	; 0x24
 80013f0:	e004      	b.n	80013fc <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013f8:	4313      	orrs	r3, r2
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f003 0310 	and.w	r3, r3, #16
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800140a:	4313      	orrs	r3, r2
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001414:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6819      	ldr	r1, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f003 0310 	and.w	r3, r3, #16
 8001422:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	43da      	mvns	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	400a      	ands	r2, r1
 8001432:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0310 	and.w	r3, r3, #16
 8001442:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800144e:	4013      	ands	r3, r2
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f003 0310 	and.w	r3, r3, #16
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001466:	4313      	orrs	r3, r2
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001470:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6819      	ldr	r1, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0310 	and.w	r3, r3, #16
 800147e:	22c0      	movs	r2, #192	; 0xc0
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	43da      	mvns	r2, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	400a      	ands	r2, r1
 800148c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	f003 030f 	and.w	r3, r3, #15
 8001498:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	089b      	lsrs	r3, r3, #2
 80014a0:	021b      	lsls	r3, r3, #8
 80014a2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f003 0310 	and.w	r3, r3, #16
 80014b8:	f640 710f 	movw	r1, #3855	; 0xf0f
 80014bc:	fa01 f303 	lsl.w	r3, r1, r3
 80014c0:	43db      	mvns	r3, r3
 80014c2:	ea02 0103 	and.w	r1, r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f003 0310 	and.w	r3, r3, #16
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	409a      	lsls	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	430a      	orrs	r2, r1
 80014d6:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2201      	movs	r2, #1
 80014dc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2200      	movs	r2, #0
 80014e2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3728      	adds	r7, #40	; 0x28
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	09896800 	.word	0x09896800
 80014f4:	04c4b400 	.word	0x04c4b400

080014f8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d101      	bne.n	800150a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e147      	b.n	800179a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d106      	bne.n	8001524 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff faf2 	bl	8000b08 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	699a      	ldr	r2, [r3, #24]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0210 	bic.w	r2, r2, #16
 8001532:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001534:	f7ff fc5a 	bl	8000dec <HAL_GetTick>
 8001538:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800153a:	e012      	b.n	8001562 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800153c:	f7ff fc56 	bl	8000dec <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b0a      	cmp	r3, #10
 8001548:	d90b      	bls.n	8001562 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800154e:	f043 0201 	orr.w	r2, r3, #1
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2203      	movs	r2, #3
 800155a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e11b      	b.n	800179a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	2b08      	cmp	r3, #8
 800156e:	d0e5      	beq.n	800153c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	699a      	ldr	r2, [r3, #24]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f042 0201 	orr.w	r2, r2, #1
 800157e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001580:	f7ff fc34 	bl	8000dec <HAL_GetTick>
 8001584:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001586:	e012      	b.n	80015ae <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001588:	f7ff fc30 	bl	8000dec <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b0a      	cmp	r3, #10
 8001594:	d90b      	bls.n	80015ae <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800159a:	f043 0201 	orr.w	r2, r3, #1
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2203      	movs	r2, #3
 80015a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e0f5      	b.n	800179a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0e5      	beq.n	8001588 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	699a      	ldr	r2, [r3, #24]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0202 	orr.w	r2, r2, #2
 80015ca:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a74      	ldr	r2, [pc, #464]	; (80017a4 <HAL_FDCAN_Init+0x2ac>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d103      	bne.n	80015de <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80015d6:	4a74      	ldr	r2, [pc, #464]	; (80017a8 <HAL_FDCAN_Init+0x2b0>)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	7c1b      	ldrb	r3, [r3, #16]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d108      	bne.n	80015f8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	699a      	ldr	r2, [r3, #24]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015f4:	619a      	str	r2, [r3, #24]
 80015f6:	e007      	b.n	8001608 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	699a      	ldr	r2, [r3, #24]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001606:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7c5b      	ldrb	r3, [r3, #17]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d108      	bne.n	8001622 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	699a      	ldr	r2, [r3, #24]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800161e:	619a      	str	r2, [r3, #24]
 8001620:	e007      	b.n	8001632 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	699a      	ldr	r2, [r3, #24]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001630:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	7c9b      	ldrb	r3, [r3, #18]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d108      	bne.n	800164c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	699a      	ldr	r2, [r3, #24]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001648:	619a      	str	r2, [r3, #24]
 800164a:	e007      	b.n	800165c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	699a      	ldr	r2, [r3, #24]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800165a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	430a      	orrs	r2, r1
 8001670:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	699a      	ldr	r2, [r3, #24]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001680:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	691a      	ldr	r2, [r3, #16]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 0210 	bic.w	r2, r2, #16
 8001690:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d108      	bne.n	80016ac <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	699a      	ldr	r2, [r3, #24]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f042 0204 	orr.w	r2, r2, #4
 80016a8:	619a      	str	r2, [r3, #24]
 80016aa:	e02c      	b.n	8001706 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d028      	beq.n	8001706 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d01c      	beq.n	80016f6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	699a      	ldr	r2, [r3, #24]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016ca:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	691a      	ldr	r2, [r3, #16]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f042 0210 	orr.w	r2, r2, #16
 80016da:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d110      	bne.n	8001706 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	699a      	ldr	r2, [r3, #24]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 0220 	orr.w	r2, r2, #32
 80016f2:	619a      	str	r2, [r3, #24]
 80016f4:	e007      	b.n	8001706 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	699a      	ldr	r2, [r3, #24]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f042 0220 	orr.w	r2, r2, #32
 8001704:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	3b01      	subs	r3, #1
 800170c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	3b01      	subs	r3, #1
 8001714:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001716:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6a1b      	ldr	r3, [r3, #32]
 800171c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800171e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	3b01      	subs	r3, #1
 8001728:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800172e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001730:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800173a:	d115      	bne.n	8001768 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001740:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	3b01      	subs	r3, #1
 8001748:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800174a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001750:	3b01      	subs	r3, #1
 8001752:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001754:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	3b01      	subs	r3, #1
 800175e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001764:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001766:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 fb9e 	bl	8001ec0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2201      	movs	r2, #1
 8001794:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40006400 	.word	0x40006400
 80017a8:	40006500 	.word	0x40006500

080017ac <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d110      	bne.n	80017e2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2202      	movs	r2, #2
 80017c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0201 	bic.w	r2, r2, #1
 80017d6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	e006      	b.n	80017f0 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e6:	f043 0204 	orr.w	r2, r3, #4
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
  }
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b08b      	sub	sp, #44	; 0x2c
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
 8001808:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001810:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001812:	7efb      	ldrb	r3, [r7, #27]
 8001814:	2b02      	cmp	r3, #2
 8001816:	f040 80bc 	bne.w	8001992 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b40      	cmp	r3, #64	; 0x40
 800181e:	d121      	bne.n	8001864 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001828:	f003 030f 	and.w	r3, r3, #15
 800182c:	2b00      	cmp	r3, #0
 800182e:	d107      	bne.n	8001840 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001834:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e0af      	b.n	80019a0 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001848:	0a1b      	lsrs	r3, r3, #8
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8001854:	69fa      	ldr	r2, [r7, #28]
 8001856:	4613      	mov	r3, r2
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	4413      	add	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	440b      	add	r3, r1
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
 8001862:	e020      	b.n	80018a6 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800186c:	f003 030f 	and.w	r3, r3, #15
 8001870:	2b00      	cmp	r3, #0
 8001872:	d107      	bne.n	8001884 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001878:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e08d      	b.n	80019a0 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800188c:	0a1b      	lsrs	r3, r3, #8
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8001898:	69fa      	ldr	r2, [r7, #28]
 800189a:	4613      	mov	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	4413      	add	r3, r2
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	440b      	add	r3, r1
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d107      	bne.n	80018ca <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	0c9b      	lsrs	r3, r3, #18
 80018c0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	e005      	b.n	80018d6 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80018ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80018ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f0:	3304      	adds	r3, #4
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80018f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	0e1b      	lsrs	r3, r3, #24
 8001928:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	0fda      	lsrs	r2, r3, #31
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800193a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193c:	3304      	adds	r3, #4
 800193e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
 8001948:	e00a      	b.n	8001960 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	6a3b      	ldr	r3, [r7, #32]
 800194e:	441a      	add	r2, r3
 8001950:	6839      	ldr	r1, [r7, #0]
 8001952:	6a3b      	ldr	r3, [r7, #32]
 8001954:	440b      	add	r3, r1
 8001956:	7812      	ldrb	r2, [r2, #0]
 8001958:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800195a:	6a3b      	ldr	r3, [r7, #32]
 800195c:	3301      	adds	r3, #1
 800195e:	623b      	str	r3, [r7, #32]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	0c1b      	lsrs	r3, r3, #16
 8001966:	4a11      	ldr	r2, [pc, #68]	; (80019ac <HAL_FDCAN_GetRxMessage+0x1b0>)
 8001968:	5cd3      	ldrb	r3, [r2, r3]
 800196a:	461a      	mov	r2, r3
 800196c:	6a3b      	ldr	r3, [r7, #32]
 800196e:	4293      	cmp	r3, r2
 8001970:	d3eb      	bcc.n	800194a <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	2b40      	cmp	r3, #64	; 0x40
 8001976:	d105      	bne.n	8001984 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	69fa      	ldr	r2, [r7, #28]
 800197e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8001982:	e004      	b.n	800198e <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	69fa      	ldr	r2, [r7, #28]
 800198a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800198e:	2300      	movs	r3, #0
 8001990:	e006      	b.n	80019a0 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001996:	f043 0208 	orr.w	r2, r3, #8
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
  }
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	372c      	adds	r7, #44	; 0x2c
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	08004d48 	.word	0x08004d48

080019b0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80019c2:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80019c4:	7dfb      	ldrb	r3, [r7, #23]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d003      	beq.n	80019d2 <HAL_FDCAN_ActivateNotification+0x22>
 80019ca:	7dfb      	ldrb	r3, [r7, #23]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	f040 80c8 	bne.w	8001b62 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d8:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d004      	beq.n	80019ee <HAL_FDCAN_ActivateNotification+0x3e>
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d03b      	beq.n	8001a66 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d004      	beq.n	8001a02 <HAL_FDCAN_ActivateNotification+0x52>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d031      	beq.n	8001a66 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d004      	beq.n	8001a16 <HAL_FDCAN_ActivateNotification+0x66>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	f003 0304 	and.w	r3, r3, #4
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d027      	beq.n	8001a66 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d004      	beq.n	8001a2a <HAL_FDCAN_ActivateNotification+0x7a>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f003 0308 	and.w	r3, r3, #8
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d01d      	beq.n	8001a66 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d004      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0x8e>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	f003 0310 	and.w	r3, r3, #16
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d013      	beq.n	8001a66 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d004      	beq.n	8001a52 <HAL_FDCAN_ActivateNotification+0xa2>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	f003 0320 	and.w	r3, r3, #32
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d009      	beq.n	8001a66 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d00c      	beq.n	8001a76 <HAL_FDCAN_ActivateNotification+0xc6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d107      	bne.n	8001a76 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f042 0201 	orr.w	r2, r2, #1
 8001a74:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d004      	beq.n	8001a8a <HAL_FDCAN_ActivateNotification+0xda>
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d13b      	bne.n	8001b02 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d004      	beq.n	8001a9e <HAL_FDCAN_ActivateNotification+0xee>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d131      	bne.n	8001b02 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d004      	beq.n	8001ab2 <HAL_FDCAN_ActivateNotification+0x102>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d127      	bne.n	8001b02 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d004      	beq.n	8001ac6 <HAL_FDCAN_ActivateNotification+0x116>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d11d      	bne.n	8001b02 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d004      	beq.n	8001ada <HAL_FDCAN_ActivateNotification+0x12a>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	f003 0310 	and.w	r3, r3, #16
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d113      	bne.n	8001b02 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d004      	beq.n	8001aee <HAL_FDCAN_ActivateNotification+0x13e>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	f003 0320 	and.w	r3, r3, #32
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d109      	bne.n	8001b02 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d00c      	beq.n	8001b12 <HAL_FDCAN_ActivateNotification+0x162>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d007      	beq.n	8001b12 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f042 0202 	orr.w	r2, r2, #2
 8001b10:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d009      	beq.n	8001b30 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occure if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d009      	beq.n	8001b4e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occure if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e006      	b.n	8001b70 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b66:	f043 0202 	orr.w	r2, r3, #2
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
  }
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	; 0x28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b8a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b98:	4013      	ands	r3, r2
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bae:	6a3a      	ldr	r2, [r7, #32]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bbe:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bc6:	69fa      	ldr	r2, [r7, #28]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bd2:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8001bd6:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bea:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bee:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00d      	beq.n	8001c26 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d006      	beq.n	8001c26 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2240      	movs	r2, #64	; 0x40
 8001c1e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 f92e 	bl	8001e82 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d01b      	beq.n	8001c6c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d014      	beq.n	8001c6c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001c4a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4013      	ands	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c62:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001c64:	6939      	ldr	r1, [r7, #16]
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f8ec 	bl	8001e44 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d007      	beq.n	8001c82 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c78:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001c7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f000 f8b6 	bl	8001dee <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d007      	beq.n	8001c98 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6a3a      	ldr	r2, [r7, #32]
 8001c8e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001c90:	6a39      	ldr	r1, [r7, #32]
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7fe fea2 	bl	80009dc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	69fa      	ldr	r2, [r7, #28]
 8001ca4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001ca6:	69f9      	ldr	r1, [r7, #28]
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f8ab 	bl	8001e04 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d00e      	beq.n	8001cda <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d007      	beq.n	8001cda <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cd2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 f8a0 	bl	8001e1a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d01a      	beq.n	8001d1e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d013      	beq.n	8001d1e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001cfe:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2280      	movs	r2, #128	; 0x80
 8001d14:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001d16:	68f9      	ldr	r1, [r7, #12]
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f888 	bl	8001e2e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d00e      	beq.n	8001d4a <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d007      	beq.n	8001d4a <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d42:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f888 	bl	8001e5a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d00e      	beq.n	8001d76 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d007      	beq.n	8001d76 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d6e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f87c 	bl	8001e6e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d011      	beq.n	8001da8 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00a      	beq.n	8001da8 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d9a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001da0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d007      	beq.n	8001dbe <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
      /* Error Status Callback */
      HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001db6:	6979      	ldr	r1, [r7, #20]
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f876 	bl	8001eaa <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d009      	beq.n	8001dd8 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d002      	beq.n	8001de6 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f858 	bl	8001e96 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001de6:	bf00      	nop
 8001de8:	3728      	adds	r7, #40	; 0x28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001ec8:	4b30      	ldr	r3, [pc, #192]	; (8001f8c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8001eca:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a2f      	ldr	r2, [pc, #188]	; (8001f90 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d103      	bne.n	8001ede <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8001edc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a2c      	ldr	r2, [pc, #176]	; (8001f94 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d103      	bne.n	8001ef0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8001eee:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001efe:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f06:	041a      	lsls	r2, r3, #16
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f24:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f2c:	061a      	lsls	r2, r3, #24
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	e005      	b.n	8001f72 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	3304      	adds	r3, #4
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d3f3      	bcc.n	8001f66 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	4000a400 	.word	0x4000a400
 8001f90:	40006800 	.word	0x40006800
 8001f94:	40006c00 	.word	0x40006c00

08001f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fa6:	e15a      	b.n	800225e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2101      	movs	r1, #1
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 814c 	beq.w	8002258 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x38>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	2b12      	cmp	r3, #18
 8001fce:	d123      	bne.n	8002018 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	08da      	lsrs	r2, r3, #3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3208      	adds	r2, #8
 8001fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	f003 0307 	and.w	r3, r3, #7
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	220f      	movs	r2, #15
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	08da      	lsrs	r2, r3, #3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3208      	adds	r2, #8
 8002012:	6939      	ldr	r1, [r7, #16]
 8002014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	2203      	movs	r2, #3
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 0203 	and.w	r2, r3, #3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d00b      	beq.n	800206c <HAL_GPIO_Init+0xd4>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b02      	cmp	r3, #2
 800205a:	d007      	beq.n	800206c <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002060:	2b11      	cmp	r3, #17
 8002062:	d003      	beq.n	800206c <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b12      	cmp	r3, #18
 800206a:	d130      	bne.n	80020ce <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	2203      	movs	r2, #3
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4013      	ands	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4313      	orrs	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020a2:	2201      	movs	r2, #1
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	091b      	lsrs	r3, r3, #4
 80020b8:	f003 0201 	and.w	r2, r3, #1
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	2203      	movs	r2, #3
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 80a6 	beq.w	8002258 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210c:	4b5b      	ldr	r3, [pc, #364]	; (800227c <HAL_GPIO_Init+0x2e4>)
 800210e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002110:	4a5a      	ldr	r2, [pc, #360]	; (800227c <HAL_GPIO_Init+0x2e4>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6613      	str	r3, [r2, #96]	; 0x60
 8002118:	4b58      	ldr	r3, [pc, #352]	; (800227c <HAL_GPIO_Init+0x2e4>)
 800211a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002124:	4a56      	ldr	r2, [pc, #344]	; (8002280 <HAL_GPIO_Init+0x2e8>)
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	089b      	lsrs	r3, r3, #2
 800212a:	3302      	adds	r3, #2
 800212c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	f003 0303 	and.w	r3, r3, #3
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	220f      	movs	r2, #15
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	43db      	mvns	r3, r3
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4013      	ands	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800214e:	d01f      	beq.n	8002190 <HAL_GPIO_Init+0x1f8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a4c      	ldr	r2, [pc, #304]	; (8002284 <HAL_GPIO_Init+0x2ec>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d019      	beq.n	800218c <HAL_GPIO_Init+0x1f4>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a4b      	ldr	r2, [pc, #300]	; (8002288 <HAL_GPIO_Init+0x2f0>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d013      	beq.n	8002188 <HAL_GPIO_Init+0x1f0>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a4a      	ldr	r2, [pc, #296]	; (800228c <HAL_GPIO_Init+0x2f4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00d      	beq.n	8002184 <HAL_GPIO_Init+0x1ec>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a49      	ldr	r2, [pc, #292]	; (8002290 <HAL_GPIO_Init+0x2f8>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d007      	beq.n	8002180 <HAL_GPIO_Init+0x1e8>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a48      	ldr	r2, [pc, #288]	; (8002294 <HAL_GPIO_Init+0x2fc>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d101      	bne.n	800217c <HAL_GPIO_Init+0x1e4>
 8002178:	2305      	movs	r3, #5
 800217a:	e00a      	b.n	8002192 <HAL_GPIO_Init+0x1fa>
 800217c:	2306      	movs	r3, #6
 800217e:	e008      	b.n	8002192 <HAL_GPIO_Init+0x1fa>
 8002180:	2304      	movs	r3, #4
 8002182:	e006      	b.n	8002192 <HAL_GPIO_Init+0x1fa>
 8002184:	2303      	movs	r3, #3
 8002186:	e004      	b.n	8002192 <HAL_GPIO_Init+0x1fa>
 8002188:	2302      	movs	r3, #2
 800218a:	e002      	b.n	8002192 <HAL_GPIO_Init+0x1fa>
 800218c:	2301      	movs	r3, #1
 800218e:	e000      	b.n	8002192 <HAL_GPIO_Init+0x1fa>
 8002190:	2300      	movs	r3, #0
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	f002 0203 	and.w	r2, r2, #3
 8002198:	0092      	lsls	r2, r2, #2
 800219a:	4093      	lsls	r3, r2
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	4313      	orrs	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021a2:	4937      	ldr	r1, [pc, #220]	; (8002280 <HAL_GPIO_Init+0x2e8>)
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	089b      	lsrs	r3, r3, #2
 80021a8:	3302      	adds	r3, #2
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021b0:	4b39      	ldr	r3, [pc, #228]	; (8002298 <HAL_GPIO_Init+0x300>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d003      	beq.n	80021d4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021d4:	4a30      	ldr	r2, [pc, #192]	; (8002298 <HAL_GPIO_Init+0x300>)
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80021da:	4b2f      	ldr	r3, [pc, #188]	; (8002298 <HAL_GPIO_Init+0x300>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	43db      	mvns	r3, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4013      	ands	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021fe:	4a26      	ldr	r2, [pc, #152]	; (8002298 <HAL_GPIO_Init+0x300>)
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002204:	4b24      	ldr	r3, [pc, #144]	; (8002298 <HAL_GPIO_Init+0x300>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	43db      	mvns	r3, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4013      	ands	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002228:	4a1b      	ldr	r2, [pc, #108]	; (8002298 <HAL_GPIO_Init+0x300>)
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800222e:	4b1a      	ldr	r3, [pc, #104]	; (8002298 <HAL_GPIO_Init+0x300>)
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	43db      	mvns	r3, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002252:	4a11      	ldr	r2, [pc, #68]	; (8002298 <HAL_GPIO_Init+0x300>)
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	3301      	adds	r3, #1
 800225c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	fa22 f303 	lsr.w	r3, r2, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	f47f ae9d 	bne.w	8001fa8 <HAL_GPIO_Init+0x10>
  }
}
 800226e:	bf00      	nop
 8002270:	371c      	adds	r7, #28
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
 8002280:	40010000 	.word	0x40010000
 8002284:	48000400 	.word	0x48000400
 8002288:	48000800 	.word	0x48000800
 800228c:	48000c00 	.word	0x48000c00
 8002290:	48001000 	.word	0x48001000
 8002294:	48001400 	.word	0x48001400
 8002298:	40010400 	.word	0x40010400

0800229c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	460b      	mov	r3, r1
 80022a6:	807b      	strh	r3, [r7, #2]
 80022a8:	4613      	mov	r3, r2
 80022aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022ac:	787b      	ldrb	r3, [r7, #1]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022b2:	887a      	ldrh	r2, [r7, #2]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022b8:	e002      	b.n	80022c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022ba:	887a      	ldrh	r2, [r7, #2]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695a      	ldr	r2, [r3, #20]
 80022dc:	887b      	ldrh	r3, [r7, #2]
 80022de:	4013      	ands	r3, r2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022e4:	887a      	ldrh	r2, [r7, #2]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80022ea:	e002      	b.n	80022f2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022ec:	887a      	ldrh	r2, [r7, #2]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	619a      	str	r2, [r3, #24]
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
	...

08002300 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800230c:	695a      	ldr	r2, [r3, #20]
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	4013      	ands	r3, r2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d006      	beq.n	8002324 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002316:	4a05      	ldr	r2, [pc, #20]	; (800232c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002318:	88fb      	ldrh	r3, [r7, #6]
 800231a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800231c:	88fb      	ldrh	r3, [r7, #6]
 800231e:	4618      	mov	r0, r3
 8002320:	f000 f806 	bl	8002330 <HAL_GPIO_EXTI_Callback>
  }
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40010400 	.word	0x40010400

08002330 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
	...

08002348 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d141      	bne.n	80023da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002356:	4b4b      	ldr	r3, [pc, #300]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800235e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002362:	d131      	bne.n	80023c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002364:	4b47      	ldr	r3, [pc, #284]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800236a:	4a46      	ldr	r2, [pc, #280]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800236c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002370:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002374:	4b43      	ldr	r3, [pc, #268]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800237c:	4a41      	ldr	r2, [pc, #260]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800237e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002382:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002384:	4b40      	ldr	r3, [pc, #256]	; (8002488 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2232      	movs	r2, #50	; 0x32
 800238a:	fb02 f303 	mul.w	r3, r2, r3
 800238e:	4a3f      	ldr	r2, [pc, #252]	; (800248c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002390:	fba2 2303 	umull	r2, r3, r2, r3
 8002394:	0c9b      	lsrs	r3, r3, #18
 8002396:	3301      	adds	r3, #1
 8002398:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800239a:	e002      	b.n	80023a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	3b01      	subs	r3, #1
 80023a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023a2:	4b38      	ldr	r3, [pc, #224]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ae:	d102      	bne.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f2      	bne.n	800239c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80023b6:	4b33      	ldr	r3, [pc, #204]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023c2:	d158      	bne.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e057      	b.n	8002478 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023c8:	4b2e      	ldr	r3, [pc, #184]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023ce:	4a2d      	ldr	r2, [pc, #180]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80023d8:	e04d      	b.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023e0:	d141      	bne.n	8002466 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023e2:	4b28      	ldr	r3, [pc, #160]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ee:	d131      	bne.n	8002454 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023f0:	4b24      	ldr	r3, [pc, #144]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023f6:	4a23      	ldr	r2, [pc, #140]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002400:	4b20      	ldr	r3, [pc, #128]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002408:	4a1e      	ldr	r2, [pc, #120]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800240a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800240e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002410:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2232      	movs	r2, #50	; 0x32
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	4a1c      	ldr	r2, [pc, #112]	; (800248c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800241c:	fba2 2303 	umull	r2, r3, r2, r3
 8002420:	0c9b      	lsrs	r3, r3, #18
 8002422:	3301      	adds	r3, #1
 8002424:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002426:	e002      	b.n	800242e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	3b01      	subs	r3, #1
 800242c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800242e:	4b15      	ldr	r3, [pc, #84]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243a:	d102      	bne.n	8002442 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f2      	bne.n	8002428 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800244a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800244e:	d112      	bne.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e011      	b.n	8002478 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002454:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800245a:	4a0a      	ldr	r2, [pc, #40]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800245c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002460:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002464:	e007      	b.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002466:	4b07      	ldr	r3, [pc, #28]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800246e:	4a05      	ldr	r2, [pc, #20]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002470:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002474:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	40007000 	.word	0x40007000
 8002488:	20000000 	.word	0x20000000
 800248c:	431bde83 	.word	0x431bde83

08002490 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e308      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d075      	beq.n	800259a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ae:	4ba3      	ldr	r3, [pc, #652]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 030c 	and.w	r3, r3, #12
 80024b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024b8:	4ba0      	ldr	r3, [pc, #640]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	2b0c      	cmp	r3, #12
 80024c6:	d102      	bne.n	80024ce <HAL_RCC_OscConfig+0x3e>
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2b03      	cmp	r3, #3
 80024cc:	d002      	beq.n	80024d4 <HAL_RCC_OscConfig+0x44>
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d10b      	bne.n	80024ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d4:	4b99      	ldr	r3, [pc, #612]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d05b      	beq.n	8002598 <HAL_RCC_OscConfig+0x108>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d157      	bne.n	8002598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e2e3      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f4:	d106      	bne.n	8002504 <HAL_RCC_OscConfig+0x74>
 80024f6:	4b91      	ldr	r3, [pc, #580]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a90      	ldr	r2, [pc, #576]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	e01d      	b.n	8002540 <HAL_RCC_OscConfig+0xb0>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800250c:	d10c      	bne.n	8002528 <HAL_RCC_OscConfig+0x98>
 800250e:	4b8b      	ldr	r3, [pc, #556]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a8a      	ldr	r2, [pc, #552]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	4b88      	ldr	r3, [pc, #544]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a87      	ldr	r2, [pc, #540]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e00b      	b.n	8002540 <HAL_RCC_OscConfig+0xb0>
 8002528:	4b84      	ldr	r3, [pc, #528]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a83      	ldr	r2, [pc, #524]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800252e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	4b81      	ldr	r3, [pc, #516]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a80      	ldr	r2, [pc, #512]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800253a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800253e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d013      	beq.n	8002570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002548:	f7fe fc50 	bl	8000dec <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002550:	f7fe fc4c 	bl	8000dec <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b64      	cmp	r3, #100	; 0x64
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e2a8      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002562:	4b76      	ldr	r3, [pc, #472]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0f0      	beq.n	8002550 <HAL_RCC_OscConfig+0xc0>
 800256e:	e014      	b.n	800259a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fc3c 	bl	8000dec <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002578:	f7fe fc38 	bl	8000dec <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b64      	cmp	r3, #100	; 0x64
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e294      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800258a:	4b6c      	ldr	r3, [pc, #432]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0xe8>
 8002596:	e000      	b.n	800259a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d075      	beq.n	8002692 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a6:	4b65      	ldr	r3, [pc, #404]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 030c 	and.w	r3, r3, #12
 80025ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025b0:	4b62      	ldr	r3, [pc, #392]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b0c      	cmp	r3, #12
 80025be:	d102      	bne.n	80025c6 <HAL_RCC_OscConfig+0x136>
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d002      	beq.n	80025cc <HAL_RCC_OscConfig+0x13c>
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d11f      	bne.n	800260c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025cc:	4b5b      	ldr	r3, [pc, #364]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_OscConfig+0x154>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e267      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e4:	4b55      	ldr	r3, [pc, #340]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	061b      	lsls	r3, r3, #24
 80025f2:	4952      	ldr	r1, [pc, #328]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80025f8:	4b51      	ldr	r3, [pc, #324]	; (8002740 <HAL_RCC_OscConfig+0x2b0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fe fba9 	bl	8000d54 <HAL_InitTick>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d043      	beq.n	8002690 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e253      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d023      	beq.n	800265c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002614:	4b49      	ldr	r3, [pc, #292]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a48      	ldr	r2, [pc, #288]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800261a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7fe fbe4 	bl	8000dec <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002628:	f7fe fbe0 	bl	8000dec <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e23c      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800263a:	4b40      	ldr	r3, [pc, #256]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f0      	beq.n	8002628 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002646:	4b3d      	ldr	r3, [pc, #244]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	061b      	lsls	r3, r3, #24
 8002654:	4939      	ldr	r1, [pc, #228]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002656:	4313      	orrs	r3, r2
 8002658:	604b      	str	r3, [r1, #4]
 800265a:	e01a      	b.n	8002692 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800265c:	4b37      	ldr	r3, [pc, #220]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a36      	ldr	r2, [pc, #216]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002662:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002666:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7fe fbc0 	bl	8000dec <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002670:	f7fe fbbc 	bl	8000dec <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e218      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002682:	4b2e      	ldr	r3, [pc, #184]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f0      	bne.n	8002670 <HAL_RCC_OscConfig+0x1e0>
 800268e:	e000      	b.n	8002692 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002690:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d03c      	beq.n	8002718 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d01c      	beq.n	80026e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a6:	4b25      	ldr	r3, [pc, #148]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026ac:	4a23      	ldr	r2, [pc, #140]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026ae:	f043 0301 	orr.w	r3, r3, #1
 80026b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b6:	f7fe fb99 	bl	8000dec <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026be:	f7fe fb95 	bl	8000dec <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e1f1      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026d0:	4b1a      	ldr	r3, [pc, #104]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0ef      	beq.n	80026be <HAL_RCC_OscConfig+0x22e>
 80026de:	e01b      	b.n	8002718 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e0:	4b16      	ldr	r3, [pc, #88]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026e6:	4a15      	ldr	r2, [pc, #84]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026e8:	f023 0301 	bic.w	r3, r3, #1
 80026ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f0:	f7fe fb7c 	bl	8000dec <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f8:	f7fe fb78 	bl	8000dec <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e1d4      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800270c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1ef      	bne.n	80026f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80ab 	beq.w	800287c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002726:	2300      	movs	r3, #0
 8002728:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800272a:	4b04      	ldr	r3, [pc, #16]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800272c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d106      	bne.n	8002744 <HAL_RCC_OscConfig+0x2b4>
 8002736:	2301      	movs	r3, #1
 8002738:	e005      	b.n	8002746 <HAL_RCC_OscConfig+0x2b6>
 800273a:	bf00      	nop
 800273c:	40021000 	.word	0x40021000
 8002740:	20000004 	.word	0x20000004
 8002744:	2300      	movs	r3, #0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00d      	beq.n	8002766 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800274a:	4baf      	ldr	r3, [pc, #700]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 800274c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274e:	4aae      	ldr	r2, [pc, #696]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002754:	6593      	str	r3, [r2, #88]	; 0x58
 8002756:	4bac      	ldr	r3, [pc, #688]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800275a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002762:	2301      	movs	r3, #1
 8002764:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002766:	4ba9      	ldr	r3, [pc, #676]	; (8002a0c <HAL_RCC_OscConfig+0x57c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800276e:	2b00      	cmp	r3, #0
 8002770:	d118      	bne.n	80027a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002772:	4ba6      	ldr	r3, [pc, #664]	; (8002a0c <HAL_RCC_OscConfig+0x57c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4aa5      	ldr	r2, [pc, #660]	; (8002a0c <HAL_RCC_OscConfig+0x57c>)
 8002778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800277e:	f7fe fb35 	bl	8000dec <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002786:	f7fe fb31 	bl	8000dec <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e18d      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002798:	4b9c      	ldr	r3, [pc, #624]	; (8002a0c <HAL_RCC_OscConfig+0x57c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f0      	beq.n	8002786 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d108      	bne.n	80027be <HAL_RCC_OscConfig+0x32e>
 80027ac:	4b96      	ldr	r3, [pc, #600]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b2:	4a95      	ldr	r2, [pc, #596]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027bc:	e024      	b.n	8002808 <HAL_RCC_OscConfig+0x378>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b05      	cmp	r3, #5
 80027c4:	d110      	bne.n	80027e8 <HAL_RCC_OscConfig+0x358>
 80027c6:	4b90      	ldr	r3, [pc, #576]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027cc:	4a8e      	ldr	r2, [pc, #568]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027ce:	f043 0304 	orr.w	r3, r3, #4
 80027d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027d6:	4b8c      	ldr	r3, [pc, #560]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027dc:	4a8a      	ldr	r2, [pc, #552]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027e6:	e00f      	b.n	8002808 <HAL_RCC_OscConfig+0x378>
 80027e8:	4b87      	ldr	r3, [pc, #540]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ee:	4a86      	ldr	r2, [pc, #536]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027f8:	4b83      	ldr	r3, [pc, #524]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80027fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027fe:	4a82      	ldr	r2, [pc, #520]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002800:	f023 0304 	bic.w	r3, r3, #4
 8002804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d016      	beq.n	800283e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002810:	f7fe faec 	bl	8000dec <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002816:	e00a      	b.n	800282e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002818:	f7fe fae8 	bl	8000dec <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f241 3288 	movw	r2, #5000	; 0x1388
 8002826:	4293      	cmp	r3, r2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e142      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800282e:	4b76      	ldr	r3, [pc, #472]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0ed      	beq.n	8002818 <HAL_RCC_OscConfig+0x388>
 800283c:	e015      	b.n	800286a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800283e:	f7fe fad5 	bl	8000dec <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002844:	e00a      	b.n	800285c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002846:	f7fe fad1 	bl	8000dec <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	f241 3288 	movw	r2, #5000	; 0x1388
 8002854:	4293      	cmp	r3, r2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e12b      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800285c:	4b6a      	ldr	r3, [pc, #424]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 800285e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1ed      	bne.n	8002846 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800286a:	7ffb      	ldrb	r3, [r7, #31]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d105      	bne.n	800287c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002870:	4b65      	ldr	r3, [pc, #404]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002874:	4a64      	ldr	r2, [pc, #400]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800287a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b00      	cmp	r3, #0
 8002886:	d03c      	beq.n	8002902 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d01c      	beq.n	80028ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002890:	4b5d      	ldr	r3, [pc, #372]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002892:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002896:	4a5c      	ldr	r2, [pc, #368]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a0:	f7fe faa4 	bl	8000dec <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028a8:	f7fe faa0 	bl	8000dec <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e0fc      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028ba:	4b53      	ldr	r3, [pc, #332]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80028bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0ef      	beq.n	80028a8 <HAL_RCC_OscConfig+0x418>
 80028c8:	e01b      	b.n	8002902 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028ca:	4b4f      	ldr	r3, [pc, #316]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80028cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028d0:	4a4d      	ldr	r2, [pc, #308]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80028d2:	f023 0301 	bic.w	r3, r3, #1
 80028d6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028da:	f7fe fa87 	bl	8000dec <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028e2:	f7fe fa83 	bl	8000dec <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e0df      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028f4:	4b44      	ldr	r3, [pc, #272]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80028f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1ef      	bne.n	80028e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 80d3 	beq.w	8002ab2 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800290c:	4b3e      	ldr	r3, [pc, #248]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f003 030c 	and.w	r3, r3, #12
 8002914:	2b0c      	cmp	r3, #12
 8002916:	f000 808d 	beq.w	8002a34 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d15a      	bne.n	80029d8 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002922:	4b39      	ldr	r3, [pc, #228]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a38      	ldr	r2, [pc, #224]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002928:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800292c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292e:	f7fe fa5d 	bl	8000dec <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002936:	f7fe fa59 	bl	8000dec <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e0b5      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002948:	4b2f      	ldr	r3, [pc, #188]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1f0      	bne.n	8002936 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002954:	4b2c      	ldr	r3, [pc, #176]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002956:	68da      	ldr	r2, [r3, #12]
 8002958:	4b2d      	ldr	r3, [pc, #180]	; (8002a10 <HAL_RCC_OscConfig+0x580>)
 800295a:	4013      	ands	r3, r2
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	6a11      	ldr	r1, [r2, #32]
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002964:	3a01      	subs	r2, #1
 8002966:	0112      	lsls	r2, r2, #4
 8002968:	4311      	orrs	r1, r2
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800296e:	0212      	lsls	r2, r2, #8
 8002970:	4311      	orrs	r1, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002976:	0852      	lsrs	r2, r2, #1
 8002978:	3a01      	subs	r2, #1
 800297a:	0552      	lsls	r2, r2, #21
 800297c:	4311      	orrs	r1, r2
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002982:	0852      	lsrs	r2, r2, #1
 8002984:	3a01      	subs	r2, #1
 8002986:	0652      	lsls	r2, r2, #25
 8002988:	4311      	orrs	r1, r2
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800298e:	06d2      	lsls	r2, r2, #27
 8002990:	430a      	orrs	r2, r1
 8002992:	491d      	ldr	r1, [pc, #116]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 8002994:	4313      	orrs	r3, r2
 8002996:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002998:	4b1b      	ldr	r3, [pc, #108]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a1a      	ldr	r2, [pc, #104]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 800299e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029a4:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	4a17      	ldr	r2, [pc, #92]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b0:	f7fe fa1c 	bl	8000dec <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b8:	f7fe fa18 	bl	8000dec <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e074      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ca:	4b0f      	ldr	r3, [pc, #60]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x528>
 80029d6:	e06c      	b.n	8002ab2 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d8:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a0a      	ldr	r2, [pc, #40]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029e2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80029e4:	4b08      	ldr	r3, [pc, #32]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	4a07      	ldr	r2, [pc, #28]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029ea:	f023 0303 	bic.w	r3, r3, #3
 80029ee:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80029f0:	4b05      	ldr	r3, [pc, #20]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <HAL_RCC_OscConfig+0x578>)
 80029f6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80029fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029fe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a00:	f7fe f9f4 	bl	8000dec <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a06:	e00e      	b.n	8002a26 <HAL_RCC_OscConfig+0x596>
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40007000 	.word	0x40007000
 8002a10:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a14:	f7fe f9ea 	bl	8000dec <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e046      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a26:	4b25      	ldr	r3, [pc, #148]	; (8002abc <HAL_RCC_OscConfig+0x62c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x584>
 8002a32:	e03e      	b.n	8002ab2 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e039      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002a40:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <HAL_RCC_OscConfig+0x62c>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f003 0203 	and.w	r2, r3, #3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a1b      	ldr	r3, [r3, #32]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d12c      	bne.n	8002aae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d123      	bne.n	8002aae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d11b      	bne.n	8002aae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d113      	bne.n	8002aae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a90:	085b      	lsrs	r3, r3, #1
 8002a92:	3b01      	subs	r3, #1
 8002a94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d109      	bne.n	8002aae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aa4:	085b      	lsrs	r3, r3, #1
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d001      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e000      	b.n	8002ab4 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3720      	adds	r7, #32
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40021000 	.word	0x40021000

08002ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e11e      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad8:	4b91      	ldr	r3, [pc, #580]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 030f 	and.w	r3, r3, #15
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d910      	bls.n	8002b08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae6:	4b8e      	ldr	r3, [pc, #568]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 020f 	bic.w	r2, r3, #15
 8002aee:	498c      	ldr	r1, [pc, #560]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af6:	4b8a      	ldr	r3, [pc, #552]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d001      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e106      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d073      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	2b03      	cmp	r3, #3
 8002b1a:	d129      	bne.n	8002b70 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b1c:	4b81      	ldr	r3, [pc, #516]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e0f4      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002b2c:	f000 f99e 	bl	8002e6c <RCC_GetSysClockFreqFromPLLSource>
 8002b30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	4a7c      	ldr	r2, [pc, #496]	; (8002d28 <HAL_RCC_ClockConfig+0x268>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d93f      	bls.n	8002bba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b3a:	4b7a      	ldr	r3, [pc, #488]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d009      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d033      	beq.n	8002bba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d12f      	bne.n	8002bba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b5a:	4b72      	ldr	r3, [pc, #456]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b62:	4a70      	ldr	r2, [pc, #448]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b68:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002b6a:	2380      	movs	r3, #128	; 0x80
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	e024      	b.n	8002bba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d107      	bne.n	8002b88 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b78:	4b6a      	ldr	r3, [pc, #424]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e0c6      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b88:	4b66      	ldr	r3, [pc, #408]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e0be      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002b98:	f000 f8ce 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8002b9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	4a61      	ldr	r2, [pc, #388]	; (8002d28 <HAL_RCC_ClockConfig+0x268>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d909      	bls.n	8002bba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ba6:	4b5f      	ldr	r3, [pc, #380]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bae:	4a5d      	ldr	r2, [pc, #372]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002bb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bb4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002bb6:	2380      	movs	r3, #128	; 0x80
 8002bb8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bba:	4b5a      	ldr	r3, [pc, #360]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f023 0203 	bic.w	r2, r3, #3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	4957      	ldr	r1, [pc, #348]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bcc:	f7fe f90e 	bl	8000dec <HAL_GetTick>
 8002bd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd2:	e00a      	b.n	8002bea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bd4:	f7fe f90a 	bl	8000dec <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e095      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bea:	4b4e      	ldr	r3, [pc, #312]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 020c 	and.w	r2, r3, #12
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d1eb      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d023      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c14:	4b43      	ldr	r3, [pc, #268]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	4a42      	ldr	r2, [pc, #264]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c1e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d007      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002c2c:	4b3d      	ldr	r3, [pc, #244]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002c34:	4a3b      	ldr	r2, [pc, #236]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c3a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c3c:	4b39      	ldr	r3, [pc, #228]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	4936      	ldr	r1, [pc, #216]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	608b      	str	r3, [r1, #8]
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	2b80      	cmp	r3, #128	; 0x80
 8002c54:	d105      	bne.n	8002c62 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002c56:	4b33      	ldr	r3, [pc, #204]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	4a32      	ldr	r2, [pc, #200]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002c5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c60:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c62:	4b2f      	ldr	r3, [pc, #188]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d21d      	bcs.n	8002cac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c70:	4b2b      	ldr	r3, [pc, #172]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f023 020f 	bic.w	r2, r3, #15
 8002c78:	4929      	ldr	r1, [pc, #164]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c80:	f7fe f8b4 	bl	8000dec <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c86:	e00a      	b.n	8002c9e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c88:	f7fe f8b0 	bl	8000dec <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e03b      	b.n	8002d16 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9e:	4b20      	ldr	r3, [pc, #128]	; (8002d20 <HAL_RCC_ClockConfig+0x260>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d1ed      	bne.n	8002c88 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d008      	beq.n	8002cca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cb8:	4b1a      	ldr	r3, [pc, #104]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4917      	ldr	r1, [pc, #92]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d009      	beq.n	8002cea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cd6:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	490f      	ldr	r1, [pc, #60]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cea:	f000 f825 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8002cee:	4601      	mov	r1, r0
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	; (8002d24 <HAL_RCC_ClockConfig+0x264>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	091b      	lsrs	r3, r3, #4
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	4a0c      	ldr	r2, [pc, #48]	; (8002d2c <HAL_RCC_ClockConfig+0x26c>)
 8002cfc:	5cd3      	ldrb	r3, [r2, r3]
 8002cfe:	f003 031f 	and.w	r3, r3, #31
 8002d02:	fa21 f303 	lsr.w	r3, r1, r3
 8002d06:	4a0a      	ldr	r2, [pc, #40]	; (8002d30 <HAL_RCC_ClockConfig+0x270>)
 8002d08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <HAL_RCC_ClockConfig+0x274>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fe f820 	bl	8000d54 <HAL_InitTick>
 8002d14:	4603      	mov	r3, r0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40022000 	.word	0x40022000
 8002d24:	40021000 	.word	0x40021000
 8002d28:	04c4b400 	.word	0x04c4b400
 8002d2c:	08004d30 	.word	0x08004d30
 8002d30:	20000000 	.word	0x20000000
 8002d34:	20000004 	.word	0x20000004

08002d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b087      	sub	sp, #28
 8002d3c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d3e:	4b2c      	ldr	r3, [pc, #176]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 030c 	and.w	r3, r3, #12
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d102      	bne.n	8002d50 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d4a:	4b2a      	ldr	r3, [pc, #168]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	e047      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002d50:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 030c 	and.w	r3, r3, #12
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d102      	bne.n	8002d62 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d5c:	4b26      	ldr	r3, [pc, #152]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	e03e      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002d62:	4b23      	ldr	r3, [pc, #140]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b0c      	cmp	r3, #12
 8002d6c:	d136      	bne.n	8002ddc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d6e:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f003 0303 	and.w	r3, r3, #3
 8002d76:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d78:	4b1d      	ldr	r3, [pc, #116]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	091b      	lsrs	r3, r3, #4
 8002d7e:	f003 030f 	and.w	r3, r3, #15
 8002d82:	3301      	adds	r3, #1
 8002d84:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d10c      	bne.n	8002da6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d8c:	4a1a      	ldr	r2, [pc, #104]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d94:	4a16      	ldr	r2, [pc, #88]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d96:	68d2      	ldr	r2, [r2, #12]
 8002d98:	0a12      	lsrs	r2, r2, #8
 8002d9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	617b      	str	r3, [r7, #20]
      break;
 8002da4:	e00c      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002da6:	4a13      	ldr	r2, [pc, #76]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dae:	4a10      	ldr	r2, [pc, #64]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002db0:	68d2      	ldr	r2, [r2, #12]
 8002db2:	0a12      	lsrs	r2, r2, #8
 8002db4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002db8:	fb02 f303 	mul.w	r3, r2, r3
 8002dbc:	617b      	str	r3, [r7, #20]
      break;
 8002dbe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	0e5b      	lsrs	r3, r3, #25
 8002dc6:	f003 0303 	and.w	r3, r3, #3
 8002dca:	3301      	adds	r3, #1
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	e001      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002de0:	693b      	ldr	r3, [r7, #16]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	371c      	adds	r7, #28
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40021000 	.word	0x40021000
 8002df4:	00f42400 	.word	0x00f42400
 8002df8:	016e3600 	.word	0x016e3600

08002dfc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e00:	4b03      	ldr	r3, [pc, #12]	; (8002e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e02:	681b      	ldr	r3, [r3, #0]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	20000000 	.word	0x20000000

08002e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e18:	f7ff fff0 	bl	8002dfc <HAL_RCC_GetHCLKFreq>
 8002e1c:	4601      	mov	r1, r0
 8002e1e:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	0a1b      	lsrs	r3, r3, #8
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	4a04      	ldr	r2, [pc, #16]	; (8002e3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e2a:	5cd3      	ldrb	r3, [r2, r3]
 8002e2c:	f003 031f 	and.w	r3, r3, #31
 8002e30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	08004d40 	.word	0x08004d40

08002e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e44:	f7ff ffda 	bl	8002dfc <HAL_RCC_GetHCLKFreq>
 8002e48:	4601      	mov	r1, r0
 8002e4a:	4b06      	ldr	r3, [pc, #24]	; (8002e64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	0adb      	lsrs	r3, r3, #11
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	4a04      	ldr	r2, [pc, #16]	; (8002e68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e56:	5cd3      	ldrb	r3, [r2, r3]
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40021000 	.word	0x40021000
 8002e68:	08004d40 	.word	0x08004d40

08002e6c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b087      	sub	sp, #28
 8002e70:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e72:	4b1e      	ldr	r3, [pc, #120]	; (8002eec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	091b      	lsrs	r3, r3, #4
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	3301      	adds	r3, #1
 8002e88:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d10c      	bne.n	8002eaa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e90:	4a17      	ldr	r2, [pc, #92]	; (8002ef0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	4a14      	ldr	r2, [pc, #80]	; (8002eec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e9a:	68d2      	ldr	r2, [r2, #12]
 8002e9c:	0a12      	lsrs	r2, r2, #8
 8002e9e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ea2:	fb02 f303 	mul.w	r3, r2, r3
 8002ea6:	617b      	str	r3, [r7, #20]
    break;
 8002ea8:	e00c      	b.n	8002ec4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002eaa:	4a12      	ldr	r2, [pc, #72]	; (8002ef4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb2:	4a0e      	ldr	r2, [pc, #56]	; (8002eec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002eb4:	68d2      	ldr	r2, [r2, #12]
 8002eb6:	0a12      	lsrs	r2, r2, #8
 8002eb8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ebc:	fb02 f303 	mul.w	r3, r2, r3
 8002ec0:	617b      	str	r3, [r7, #20]
    break;
 8002ec2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ec4:	4b09      	ldr	r3, [pc, #36]	; (8002eec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	0e5b      	lsrs	r3, r3, #25
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002edc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002ede:	687b      	ldr	r3, [r7, #4]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	371c      	adds	r7, #28
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	016e3600 	.word	0x016e3600
 8002ef4:	00f42400 	.word	0x00f42400

08002ef8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f00:	2300      	movs	r3, #0
 8002f02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f04:	2300      	movs	r3, #0
 8002f06:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 8098 	beq.w	8003046 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f16:	2300      	movs	r3, #0
 8002f18:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f1a:	4b43      	ldr	r3, [pc, #268]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10d      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f26:	4b40      	ldr	r3, [pc, #256]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2a:	4a3f      	ldr	r2, [pc, #252]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f30:	6593      	str	r3, [r2, #88]	; 0x58
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f42:	4b3a      	ldr	r3, [pc, #232]	; (800302c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a39      	ldr	r2, [pc, #228]	; (800302c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f4e:	f7fd ff4d 	bl	8000dec <HAL_GetTick>
 8002f52:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f54:	e009      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f56:	f7fd ff49 	bl	8000dec <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d902      	bls.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	74fb      	strb	r3, [r7, #19]
        break;
 8002f68:	e005      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f6a:	4b30      	ldr	r3, [pc, #192]	; (800302c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0ef      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d159      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f7c:	4b2a      	ldr	r3, [pc, #168]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f86:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01e      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d019      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f98:	4b23      	ldr	r3, [pc, #140]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fa2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fa4:	4b20      	ldr	r3, [pc, #128]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002faa:	4a1f      	ldr	r2, [pc, #124]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fb4:	4b1c      	ldr	r3, [pc, #112]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fba:	4a1b      	ldr	r2, [pc, #108]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002fc4:	4a18      	ldr	r2, [pc, #96]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d016      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd6:	f7fd ff09 	bl	8000dec <HAL_GetTick>
 8002fda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fdc:	e00b      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fde:	f7fd ff05 	bl	8000dec <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d902      	bls.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	74fb      	strb	r3, [r7, #19]
            break;
 8002ff4:	e006      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff6:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ec      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003004:	7cfb      	ldrb	r3, [r7, #19]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10b      	bne.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800300a:	4b07      	ldr	r3, [pc, #28]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800300c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003018:	4903      	ldr	r1, [pc, #12]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003020:	e008      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003022:	7cfb      	ldrb	r3, [r7, #19]
 8003024:	74bb      	strb	r3, [r7, #18]
 8003026:	e005      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003028:	40021000 	.word	0x40021000
 800302c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003030:	7cfb      	ldrb	r3, [r7, #19]
 8003032:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003034:	7c7b      	ldrb	r3, [r7, #17]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d105      	bne.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800303a:	4baf      	ldr	r3, [pc, #700]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800303c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800303e:	4aae      	ldr	r2, [pc, #696]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003040:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003044:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00a      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003052:	4ba9      	ldr	r3, [pc, #676]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003058:	f023 0203 	bic.w	r2, r3, #3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	49a5      	ldr	r1, [pc, #660]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003062:	4313      	orrs	r3, r2
 8003064:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00a      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003074:	4ba0      	ldr	r3, [pc, #640]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307a:	f023 020c 	bic.w	r2, r3, #12
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	499d      	ldr	r1, [pc, #628]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003084:	4313      	orrs	r3, r2
 8003086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00a      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003096:	4b98      	ldr	r3, [pc, #608]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800309c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	4994      	ldr	r1, [pc, #592]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00a      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030b8:	4b8f      	ldr	r3, [pc, #572]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	498c      	ldr	r1, [pc, #560]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0310 	and.w	r3, r3, #16
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030da:	4b87      	ldr	r3, [pc, #540]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	695b      	ldr	r3, [r3, #20]
 80030e8:	4983      	ldr	r1, [pc, #524]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030fc:	4b7e      	ldr	r3, [pc, #504]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003102:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	497b      	ldr	r1, [pc, #492]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800311e:	4b76      	ldr	r3, [pc, #472]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003124:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	4972      	ldr	r1, [pc, #456]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800312e:	4313      	orrs	r3, r2
 8003130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00a      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003140:	4b6d      	ldr	r3, [pc, #436]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003146:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a1b      	ldr	r3, [r3, #32]
 800314e:	496a      	ldr	r1, [pc, #424]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00a      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003162:	4b65      	ldr	r3, [pc, #404]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003168:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003170:	4961      	ldr	r1, [pc, #388]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003172:	4313      	orrs	r3, r2
 8003174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00a      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003184:	4b5c      	ldr	r3, [pc, #368]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003186:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800318a:	f023 0203 	bic.w	r2, r3, #3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003192:	4959      	ldr	r1, [pc, #356]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00a      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031a6:	4b54      	ldr	r3, [pc, #336]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b4:	4950      	ldr	r1, [pc, #320]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d015      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031c8:	4b4b      	ldr	r3, [pc, #300]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	4948      	ldr	r1, [pc, #288]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031e6:	d105      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031e8:	4b43      	ldr	r3, [pc, #268]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	4a42      	ldr	r2, [pc, #264]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d015      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003200:	4b3d      	ldr	r3, [pc, #244]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003206:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800320e:	493a      	ldr	r1, [pc, #232]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800321e:	d105      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003220:	4b35      	ldr	r3, [pc, #212]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	4a34      	ldr	r2, [pc, #208]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800322a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d015      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003238:	4b2f      	ldr	r3, [pc, #188]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800323a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003246:	492c      	ldr	r1, [pc, #176]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003252:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003256:	d105      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003258:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	4a26      	ldr	r2, [pc, #152]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800325e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003262:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d015      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003270:	4b21      	ldr	r3, [pc, #132]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003276:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327e:	491e      	ldr	r1, [pc, #120]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003280:	4313      	orrs	r3, r2
 8003282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800328a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800328e:	d105      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003290:	4b19      	ldr	r3, [pc, #100]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4a18      	ldr	r2, [pc, #96]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800329a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d015      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032a8:	4b13      	ldr	r3, [pc, #76]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80032aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	4910      	ldr	r1, [pc, #64]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032c6:	d105      	bne.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032c8:	4b0b      	ldr	r3, [pc, #44]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	4a0a      	ldr	r2, [pc, #40]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80032ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d018      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80032e0:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80032e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ee:	4902      	ldr	r1, [pc, #8]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80032f6:	e001      	b.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x404>
 80032f8:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003300:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003304:	d105      	bne.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003306:	4b21      	ldr	r3, [pc, #132]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	4a20      	ldr	r2, [pc, #128]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800330c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003310:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d015      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800331e:	4b1b      	ldr	r3, [pc, #108]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003324:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800332c:	4917      	ldr	r1, [pc, #92]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800332e:	4313      	orrs	r3, r2
 8003330:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800333c:	d105      	bne.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800333e:	4b13      	ldr	r3, [pc, #76]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	4a12      	ldr	r2, [pc, #72]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003348:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d015      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003356:	4b0d      	ldr	r3, [pc, #52]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003358:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800335c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003364:	4909      	ldr	r1, [pc, #36]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003366:	4313      	orrs	r3, r2
 8003368:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003370:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003374:	d105      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003376:	4b05      	ldr	r3, [pc, #20]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	4a04      	ldr	r2, [pc, #16]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800337c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003380:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003382:	7cbb      	ldrb	r3, [r7, #18]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40021000 	.word	0x40021000

08003390 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e042      	b.n	8003428 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d106      	bne.n	80033ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7fd fbf3 	bl	8000ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2224      	movs	r2, #36	; 0x24
 80033be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0201 	bic.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f82c 	bl	8003430 <UART_SetConfig>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d101      	bne.n	80033e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e022      	b.n	8003428 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f001 fa0e 	bl	800480c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800340e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f042 0201 	orr.w	r2, r2, #1
 800341e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f001 fa95 	bl	8004950 <UART_CheckIdleState>
 8003426:	4603      	mov	r3, r0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003430:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003434:	b08a      	sub	sp, #40	; 0x28
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800343a:	2300      	movs	r3, #0
 800343c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800343e:	2300      	movs	r3, #0
 8003440:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003442:	2300      	movs	r3, #0
 8003444:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	431a      	orrs	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	4313      	orrs	r3, r2
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003462:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003464:	4313      	orrs	r3, r2
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	4baa      	ldr	r3, [pc, #680]	; (8003718 <UART_SetConfig+0x2e8>)
 8003470:	4013      	ands	r3, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003478:	430b      	orrs	r3, r1
 800347a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a9f      	ldr	r2, [pc, #636]	; (800371c <UART_SetConfig+0x2ec>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d004      	beq.n	80034ac <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034a8:	4313      	orrs	r3, r2
 80034aa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80034b6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034c0:	430b      	orrs	r3, r1
 80034c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ca:	f023 010f 	bic.w	r1, r3, #15
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a90      	ldr	r2, [pc, #576]	; (8003720 <UART_SetConfig+0x2f0>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d126      	bne.n	8003532 <UART_SetConfig+0x102>
 80034e4:	4b8f      	ldr	r3, [pc, #572]	; (8003724 <UART_SetConfig+0x2f4>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	2b03      	cmp	r3, #3
 80034f0:	d81a      	bhi.n	8003528 <UART_SetConfig+0xf8>
 80034f2:	a201      	add	r2, pc, #4	; (adr r2, 80034f8 <UART_SetConfig+0xc8>)
 80034f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f8:	08003509 	.word	0x08003509
 80034fc:	08003519 	.word	0x08003519
 8003500:	08003511 	.word	0x08003511
 8003504:	08003521 	.word	0x08003521
 8003508:	2301      	movs	r3, #1
 800350a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800350e:	e116      	b.n	800373e <UART_SetConfig+0x30e>
 8003510:	2302      	movs	r3, #2
 8003512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003516:	e112      	b.n	800373e <UART_SetConfig+0x30e>
 8003518:	2304      	movs	r3, #4
 800351a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800351e:	e10e      	b.n	800373e <UART_SetConfig+0x30e>
 8003520:	2308      	movs	r3, #8
 8003522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003526:	e10a      	b.n	800373e <UART_SetConfig+0x30e>
 8003528:	2310      	movs	r3, #16
 800352a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800352e:	bf00      	nop
 8003530:	e105      	b.n	800373e <UART_SetConfig+0x30e>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a7c      	ldr	r2, [pc, #496]	; (8003728 <UART_SetConfig+0x2f8>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d138      	bne.n	80035ae <UART_SetConfig+0x17e>
 800353c:	4b79      	ldr	r3, [pc, #484]	; (8003724 <UART_SetConfig+0x2f4>)
 800353e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003542:	f003 030c 	and.w	r3, r3, #12
 8003546:	2b0c      	cmp	r3, #12
 8003548:	d82c      	bhi.n	80035a4 <UART_SetConfig+0x174>
 800354a:	a201      	add	r2, pc, #4	; (adr r2, 8003550 <UART_SetConfig+0x120>)
 800354c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003550:	08003585 	.word	0x08003585
 8003554:	080035a5 	.word	0x080035a5
 8003558:	080035a5 	.word	0x080035a5
 800355c:	080035a5 	.word	0x080035a5
 8003560:	08003595 	.word	0x08003595
 8003564:	080035a5 	.word	0x080035a5
 8003568:	080035a5 	.word	0x080035a5
 800356c:	080035a5 	.word	0x080035a5
 8003570:	0800358d 	.word	0x0800358d
 8003574:	080035a5 	.word	0x080035a5
 8003578:	080035a5 	.word	0x080035a5
 800357c:	080035a5 	.word	0x080035a5
 8003580:	0800359d 	.word	0x0800359d
 8003584:	2300      	movs	r3, #0
 8003586:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800358a:	e0d8      	b.n	800373e <UART_SetConfig+0x30e>
 800358c:	2302      	movs	r3, #2
 800358e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003592:	e0d4      	b.n	800373e <UART_SetConfig+0x30e>
 8003594:	2304      	movs	r3, #4
 8003596:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800359a:	e0d0      	b.n	800373e <UART_SetConfig+0x30e>
 800359c:	2308      	movs	r3, #8
 800359e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035a2:	e0cc      	b.n	800373e <UART_SetConfig+0x30e>
 80035a4:	2310      	movs	r3, #16
 80035a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035aa:	bf00      	nop
 80035ac:	e0c7      	b.n	800373e <UART_SetConfig+0x30e>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a5e      	ldr	r2, [pc, #376]	; (800372c <UART_SetConfig+0x2fc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d125      	bne.n	8003604 <UART_SetConfig+0x1d4>
 80035b8:	4b5a      	ldr	r3, [pc, #360]	; (8003724 <UART_SetConfig+0x2f4>)
 80035ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80035c2:	2b10      	cmp	r3, #16
 80035c4:	d011      	beq.n	80035ea <UART_SetConfig+0x1ba>
 80035c6:	2b10      	cmp	r3, #16
 80035c8:	d802      	bhi.n	80035d0 <UART_SetConfig+0x1a0>
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <UART_SetConfig+0x1aa>
 80035ce:	e014      	b.n	80035fa <UART_SetConfig+0x1ca>
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d006      	beq.n	80035e2 <UART_SetConfig+0x1b2>
 80035d4:	2b30      	cmp	r3, #48	; 0x30
 80035d6:	d00c      	beq.n	80035f2 <UART_SetConfig+0x1c2>
 80035d8:	e00f      	b.n	80035fa <UART_SetConfig+0x1ca>
 80035da:	2300      	movs	r3, #0
 80035dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035e0:	e0ad      	b.n	800373e <UART_SetConfig+0x30e>
 80035e2:	2302      	movs	r3, #2
 80035e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035e8:	e0a9      	b.n	800373e <UART_SetConfig+0x30e>
 80035ea:	2304      	movs	r3, #4
 80035ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035f0:	e0a5      	b.n	800373e <UART_SetConfig+0x30e>
 80035f2:	2308      	movs	r3, #8
 80035f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035f8:	e0a1      	b.n	800373e <UART_SetConfig+0x30e>
 80035fa:	2310      	movs	r3, #16
 80035fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003600:	bf00      	nop
 8003602:	e09c      	b.n	800373e <UART_SetConfig+0x30e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a49      	ldr	r2, [pc, #292]	; (8003730 <UART_SetConfig+0x300>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d125      	bne.n	800365a <UART_SetConfig+0x22a>
 800360e:	4b45      	ldr	r3, [pc, #276]	; (8003724 <UART_SetConfig+0x2f4>)
 8003610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003614:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003618:	2b40      	cmp	r3, #64	; 0x40
 800361a:	d011      	beq.n	8003640 <UART_SetConfig+0x210>
 800361c:	2b40      	cmp	r3, #64	; 0x40
 800361e:	d802      	bhi.n	8003626 <UART_SetConfig+0x1f6>
 8003620:	2b00      	cmp	r3, #0
 8003622:	d005      	beq.n	8003630 <UART_SetConfig+0x200>
 8003624:	e014      	b.n	8003650 <UART_SetConfig+0x220>
 8003626:	2b80      	cmp	r3, #128	; 0x80
 8003628:	d006      	beq.n	8003638 <UART_SetConfig+0x208>
 800362a:	2bc0      	cmp	r3, #192	; 0xc0
 800362c:	d00c      	beq.n	8003648 <UART_SetConfig+0x218>
 800362e:	e00f      	b.n	8003650 <UART_SetConfig+0x220>
 8003630:	2300      	movs	r3, #0
 8003632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003636:	e082      	b.n	800373e <UART_SetConfig+0x30e>
 8003638:	2302      	movs	r3, #2
 800363a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800363e:	e07e      	b.n	800373e <UART_SetConfig+0x30e>
 8003640:	2304      	movs	r3, #4
 8003642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003646:	e07a      	b.n	800373e <UART_SetConfig+0x30e>
 8003648:	2308      	movs	r3, #8
 800364a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800364e:	e076      	b.n	800373e <UART_SetConfig+0x30e>
 8003650:	2310      	movs	r3, #16
 8003652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003656:	bf00      	nop
 8003658:	e071      	b.n	800373e <UART_SetConfig+0x30e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a35      	ldr	r2, [pc, #212]	; (8003734 <UART_SetConfig+0x304>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d129      	bne.n	80036b8 <UART_SetConfig+0x288>
 8003664:	4b2f      	ldr	r3, [pc, #188]	; (8003724 <UART_SetConfig+0x2f4>)
 8003666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800366a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003672:	d014      	beq.n	800369e <UART_SetConfig+0x26e>
 8003674:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003678:	d802      	bhi.n	8003680 <UART_SetConfig+0x250>
 800367a:	2b00      	cmp	r3, #0
 800367c:	d007      	beq.n	800368e <UART_SetConfig+0x25e>
 800367e:	e016      	b.n	80036ae <UART_SetConfig+0x27e>
 8003680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003684:	d007      	beq.n	8003696 <UART_SetConfig+0x266>
 8003686:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800368a:	d00c      	beq.n	80036a6 <UART_SetConfig+0x276>
 800368c:	e00f      	b.n	80036ae <UART_SetConfig+0x27e>
 800368e:	2300      	movs	r3, #0
 8003690:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003694:	e053      	b.n	800373e <UART_SetConfig+0x30e>
 8003696:	2302      	movs	r3, #2
 8003698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800369c:	e04f      	b.n	800373e <UART_SetConfig+0x30e>
 800369e:	2304      	movs	r3, #4
 80036a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036a4:	e04b      	b.n	800373e <UART_SetConfig+0x30e>
 80036a6:	2308      	movs	r3, #8
 80036a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ac:	e047      	b.n	800373e <UART_SetConfig+0x30e>
 80036ae:	2310      	movs	r3, #16
 80036b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036b4:	bf00      	nop
 80036b6:	e042      	b.n	800373e <UART_SetConfig+0x30e>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a17      	ldr	r2, [pc, #92]	; (800371c <UART_SetConfig+0x2ec>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d13a      	bne.n	8003738 <UART_SetConfig+0x308>
 80036c2:	4b18      	ldr	r3, [pc, #96]	; (8003724 <UART_SetConfig+0x2f4>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80036cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d0:	d014      	beq.n	80036fc <UART_SetConfig+0x2cc>
 80036d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d6:	d802      	bhi.n	80036de <UART_SetConfig+0x2ae>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d007      	beq.n	80036ec <UART_SetConfig+0x2bc>
 80036dc:	e016      	b.n	800370c <UART_SetConfig+0x2dc>
 80036de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036e2:	d007      	beq.n	80036f4 <UART_SetConfig+0x2c4>
 80036e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036e8:	d00c      	beq.n	8003704 <UART_SetConfig+0x2d4>
 80036ea:	e00f      	b.n	800370c <UART_SetConfig+0x2dc>
 80036ec:	2300      	movs	r3, #0
 80036ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036f2:	e024      	b.n	800373e <UART_SetConfig+0x30e>
 80036f4:	2302      	movs	r3, #2
 80036f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036fa:	e020      	b.n	800373e <UART_SetConfig+0x30e>
 80036fc:	2304      	movs	r3, #4
 80036fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003702:	e01c      	b.n	800373e <UART_SetConfig+0x30e>
 8003704:	2308      	movs	r3, #8
 8003706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800370a:	e018      	b.n	800373e <UART_SetConfig+0x30e>
 800370c:	2310      	movs	r3, #16
 800370e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003712:	bf00      	nop
 8003714:	e013      	b.n	800373e <UART_SetConfig+0x30e>
 8003716:	bf00      	nop
 8003718:	cfff69f3 	.word	0xcfff69f3
 800371c:	40008000 	.word	0x40008000
 8003720:	40013800 	.word	0x40013800
 8003724:	40021000 	.word	0x40021000
 8003728:	40004400 	.word	0x40004400
 800372c:	40004800 	.word	0x40004800
 8003730:	40004c00 	.word	0x40004c00
 8003734:	40005000 	.word	0x40005000
 8003738:	2310      	movs	r3, #16
 800373a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a86      	ldr	r2, [pc, #536]	; (800395c <UART_SetConfig+0x52c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	f040 8422 	bne.w	8003f8e <UART_SetConfig+0xb5e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800374a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800374e:	2b08      	cmp	r3, #8
 8003750:	f200 8173 	bhi.w	8003a3a <UART_SetConfig+0x60a>
 8003754:	a201      	add	r2, pc, #4	; (adr r2, 800375c <UART_SetConfig+0x32c>)
 8003756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375a:	bf00      	nop
 800375c:	08003781 	.word	0x08003781
 8003760:	08003a3b 	.word	0x08003a3b
 8003764:	08003823 	.word	0x08003823
 8003768:	08003a3b 	.word	0x08003a3b
 800376c:	080038bb 	.word	0x080038bb
 8003770:	08003a3b 	.word	0x08003a3b
 8003774:	08003a3b 	.word	0x08003a3b
 8003778:	08003a3b 	.word	0x08003a3b
 800377c:	0800398d 	.word	0x0800398d
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003780:	f7ff fb48 	bl	8002e14 <HAL_RCC_GetPCLK1Freq>
 8003784:	4602      	mov	r2, r0
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378a:	2b00      	cmp	r3, #0
 800378c:	d044      	beq.n	8003818 <UART_SetConfig+0x3e8>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	2b01      	cmp	r3, #1
 8003794:	d03e      	beq.n	8003814 <UART_SetConfig+0x3e4>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379a:	2b02      	cmp	r3, #2
 800379c:	d038      	beq.n	8003810 <UART_SetConfig+0x3e0>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	2b03      	cmp	r3, #3
 80037a4:	d032      	beq.n	800380c <UART_SetConfig+0x3dc>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d02c      	beq.n	8003808 <UART_SetConfig+0x3d8>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b2:	2b05      	cmp	r3, #5
 80037b4:	d026      	beq.n	8003804 <UART_SetConfig+0x3d4>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	2b06      	cmp	r3, #6
 80037bc:	d020      	beq.n	8003800 <UART_SetConfig+0x3d0>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	2b07      	cmp	r3, #7
 80037c4:	d01a      	beq.n	80037fc <UART_SetConfig+0x3cc>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d014      	beq.n	80037f8 <UART_SetConfig+0x3c8>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	2b09      	cmp	r3, #9
 80037d4:	d00e      	beq.n	80037f4 <UART_SetConfig+0x3c4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	2b0a      	cmp	r3, #10
 80037dc:	d008      	beq.n	80037f0 <UART_SetConfig+0x3c0>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	2b0b      	cmp	r3, #11
 80037e4:	d102      	bne.n	80037ec <UART_SetConfig+0x3bc>
 80037e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037ea:	e016      	b.n	800381a <UART_SetConfig+0x3ea>
 80037ec:	2301      	movs	r3, #1
 80037ee:	e014      	b.n	800381a <UART_SetConfig+0x3ea>
 80037f0:	2380      	movs	r3, #128	; 0x80
 80037f2:	e012      	b.n	800381a <UART_SetConfig+0x3ea>
 80037f4:	2340      	movs	r3, #64	; 0x40
 80037f6:	e010      	b.n	800381a <UART_SetConfig+0x3ea>
 80037f8:	2320      	movs	r3, #32
 80037fa:	e00e      	b.n	800381a <UART_SetConfig+0x3ea>
 80037fc:	2310      	movs	r3, #16
 80037fe:	e00c      	b.n	800381a <UART_SetConfig+0x3ea>
 8003800:	230c      	movs	r3, #12
 8003802:	e00a      	b.n	800381a <UART_SetConfig+0x3ea>
 8003804:	230a      	movs	r3, #10
 8003806:	e008      	b.n	800381a <UART_SetConfig+0x3ea>
 8003808:	2308      	movs	r3, #8
 800380a:	e006      	b.n	800381a <UART_SetConfig+0x3ea>
 800380c:	2306      	movs	r3, #6
 800380e:	e004      	b.n	800381a <UART_SetConfig+0x3ea>
 8003810:	2304      	movs	r3, #4
 8003812:	e002      	b.n	800381a <UART_SetConfig+0x3ea>
 8003814:	2302      	movs	r3, #2
 8003816:	e000      	b.n	800381a <UART_SetConfig+0x3ea>
 8003818:	2301      	movs	r3, #1
 800381a:	fbb2 f3f3 	udiv	r3, r2, r3
 800381e:	617b      	str	r3, [r7, #20]
        break;
 8003820:	e10e      	b.n	8003a40 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	2b00      	cmp	r3, #0
 8003828:	d044      	beq.n	80038b4 <UART_SetConfig+0x484>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	2b01      	cmp	r3, #1
 8003830:	d03e      	beq.n	80038b0 <UART_SetConfig+0x480>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	2b02      	cmp	r3, #2
 8003838:	d038      	beq.n	80038ac <UART_SetConfig+0x47c>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383e:	2b03      	cmp	r3, #3
 8003840:	d032      	beq.n	80038a8 <UART_SetConfig+0x478>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003846:	2b04      	cmp	r3, #4
 8003848:	d02c      	beq.n	80038a4 <UART_SetConfig+0x474>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	2b05      	cmp	r3, #5
 8003850:	d026      	beq.n	80038a0 <UART_SetConfig+0x470>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	2b06      	cmp	r3, #6
 8003858:	d020      	beq.n	800389c <UART_SetConfig+0x46c>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385e:	2b07      	cmp	r3, #7
 8003860:	d01a      	beq.n	8003898 <UART_SetConfig+0x468>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003866:	2b08      	cmp	r3, #8
 8003868:	d014      	beq.n	8003894 <UART_SetConfig+0x464>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	2b09      	cmp	r3, #9
 8003870:	d00e      	beq.n	8003890 <UART_SetConfig+0x460>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	2b0a      	cmp	r3, #10
 8003878:	d008      	beq.n	800388c <UART_SetConfig+0x45c>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387e:	2b0b      	cmp	r3, #11
 8003880:	d102      	bne.n	8003888 <UART_SetConfig+0x458>
 8003882:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003886:	e016      	b.n	80038b6 <UART_SetConfig+0x486>
 8003888:	4b35      	ldr	r3, [pc, #212]	; (8003960 <UART_SetConfig+0x530>)
 800388a:	e014      	b.n	80038b6 <UART_SetConfig+0x486>
 800388c:	4b35      	ldr	r3, [pc, #212]	; (8003964 <UART_SetConfig+0x534>)
 800388e:	e012      	b.n	80038b6 <UART_SetConfig+0x486>
 8003890:	4b35      	ldr	r3, [pc, #212]	; (8003968 <UART_SetConfig+0x538>)
 8003892:	e010      	b.n	80038b6 <UART_SetConfig+0x486>
 8003894:	4b35      	ldr	r3, [pc, #212]	; (800396c <UART_SetConfig+0x53c>)
 8003896:	e00e      	b.n	80038b6 <UART_SetConfig+0x486>
 8003898:	4b35      	ldr	r3, [pc, #212]	; (8003970 <UART_SetConfig+0x540>)
 800389a:	e00c      	b.n	80038b6 <UART_SetConfig+0x486>
 800389c:	4b35      	ldr	r3, [pc, #212]	; (8003974 <UART_SetConfig+0x544>)
 800389e:	e00a      	b.n	80038b6 <UART_SetConfig+0x486>
 80038a0:	4b35      	ldr	r3, [pc, #212]	; (8003978 <UART_SetConfig+0x548>)
 80038a2:	e008      	b.n	80038b6 <UART_SetConfig+0x486>
 80038a4:	4b35      	ldr	r3, [pc, #212]	; (800397c <UART_SetConfig+0x54c>)
 80038a6:	e006      	b.n	80038b6 <UART_SetConfig+0x486>
 80038a8:	4b35      	ldr	r3, [pc, #212]	; (8003980 <UART_SetConfig+0x550>)
 80038aa:	e004      	b.n	80038b6 <UART_SetConfig+0x486>
 80038ac:	4b35      	ldr	r3, [pc, #212]	; (8003984 <UART_SetConfig+0x554>)
 80038ae:	e002      	b.n	80038b6 <UART_SetConfig+0x486>
 80038b0:	4b35      	ldr	r3, [pc, #212]	; (8003988 <UART_SetConfig+0x558>)
 80038b2:	e000      	b.n	80038b6 <UART_SetConfig+0x486>
 80038b4:	4b2a      	ldr	r3, [pc, #168]	; (8003960 <UART_SetConfig+0x530>)
 80038b6:	617b      	str	r3, [r7, #20]
        break;
 80038b8:	e0c2      	b.n	8003a40 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80038ba:	f7ff fa3d 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 80038be:	4602      	mov	r2, r0
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d044      	beq.n	8003952 <UART_SetConfig+0x522>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d03e      	beq.n	800394e <UART_SetConfig+0x51e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d038      	beq.n	800394a <UART_SetConfig+0x51a>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d032      	beq.n	8003946 <UART_SetConfig+0x516>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d02c      	beq.n	8003942 <UART_SetConfig+0x512>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	2b05      	cmp	r3, #5
 80038ee:	d026      	beq.n	800393e <UART_SetConfig+0x50e>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	2b06      	cmp	r3, #6
 80038f6:	d020      	beq.n	800393a <UART_SetConfig+0x50a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	2b07      	cmp	r3, #7
 80038fe:	d01a      	beq.n	8003936 <UART_SetConfig+0x506>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	2b08      	cmp	r3, #8
 8003906:	d014      	beq.n	8003932 <UART_SetConfig+0x502>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	2b09      	cmp	r3, #9
 800390e:	d00e      	beq.n	800392e <UART_SetConfig+0x4fe>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003914:	2b0a      	cmp	r3, #10
 8003916:	d008      	beq.n	800392a <UART_SetConfig+0x4fa>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391c:	2b0b      	cmp	r3, #11
 800391e:	d102      	bne.n	8003926 <UART_SetConfig+0x4f6>
 8003920:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003924:	e016      	b.n	8003954 <UART_SetConfig+0x524>
 8003926:	2301      	movs	r3, #1
 8003928:	e014      	b.n	8003954 <UART_SetConfig+0x524>
 800392a:	2380      	movs	r3, #128	; 0x80
 800392c:	e012      	b.n	8003954 <UART_SetConfig+0x524>
 800392e:	2340      	movs	r3, #64	; 0x40
 8003930:	e010      	b.n	8003954 <UART_SetConfig+0x524>
 8003932:	2320      	movs	r3, #32
 8003934:	e00e      	b.n	8003954 <UART_SetConfig+0x524>
 8003936:	2310      	movs	r3, #16
 8003938:	e00c      	b.n	8003954 <UART_SetConfig+0x524>
 800393a:	230c      	movs	r3, #12
 800393c:	e00a      	b.n	8003954 <UART_SetConfig+0x524>
 800393e:	230a      	movs	r3, #10
 8003940:	e008      	b.n	8003954 <UART_SetConfig+0x524>
 8003942:	2308      	movs	r3, #8
 8003944:	e006      	b.n	8003954 <UART_SetConfig+0x524>
 8003946:	2306      	movs	r3, #6
 8003948:	e004      	b.n	8003954 <UART_SetConfig+0x524>
 800394a:	2304      	movs	r3, #4
 800394c:	e002      	b.n	8003954 <UART_SetConfig+0x524>
 800394e:	2302      	movs	r3, #2
 8003950:	e000      	b.n	8003954 <UART_SetConfig+0x524>
 8003952:	2301      	movs	r3, #1
 8003954:	fbb2 f3f3 	udiv	r3, r2, r3
 8003958:	617b      	str	r3, [r7, #20]
        break;
 800395a:	e071      	b.n	8003a40 <UART_SetConfig+0x610>
 800395c:	40008000 	.word	0x40008000
 8003960:	00f42400 	.word	0x00f42400
 8003964:	0001e848 	.word	0x0001e848
 8003968:	0003d090 	.word	0x0003d090
 800396c:	0007a120 	.word	0x0007a120
 8003970:	000f4240 	.word	0x000f4240
 8003974:	00145855 	.word	0x00145855
 8003978:	00186a00 	.word	0x00186a00
 800397c:	001e8480 	.word	0x001e8480
 8003980:	0028b0aa 	.word	0x0028b0aa
 8003984:	003d0900 	.word	0x003d0900
 8003988:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	2b00      	cmp	r3, #0
 8003992:	d04e      	beq.n	8003a32 <UART_SetConfig+0x602>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003998:	2b01      	cmp	r3, #1
 800399a:	d047      	beq.n	8003a2c <UART_SetConfig+0x5fc>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d040      	beq.n	8003a26 <UART_SetConfig+0x5f6>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d039      	beq.n	8003a20 <UART_SetConfig+0x5f0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d032      	beq.n	8003a1a <UART_SetConfig+0x5ea>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	2b05      	cmp	r3, #5
 80039ba:	d02b      	beq.n	8003a14 <UART_SetConfig+0x5e4>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	2b06      	cmp	r3, #6
 80039c2:	d024      	beq.n	8003a0e <UART_SetConfig+0x5de>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c8:	2b07      	cmp	r3, #7
 80039ca:	d01d      	beq.n	8003a08 <UART_SetConfig+0x5d8>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d016      	beq.n	8003a02 <UART_SetConfig+0x5d2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d8:	2b09      	cmp	r3, #9
 80039da:	d00f      	beq.n	80039fc <UART_SetConfig+0x5cc>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	2b0a      	cmp	r3, #10
 80039e2:	d008      	beq.n	80039f6 <UART_SetConfig+0x5c6>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e8:	2b0b      	cmp	r3, #11
 80039ea:	d101      	bne.n	80039f0 <UART_SetConfig+0x5c0>
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	e022      	b.n	8003a36 <UART_SetConfig+0x606>
 80039f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039f4:	e01f      	b.n	8003a36 <UART_SetConfig+0x606>
 80039f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039fa:	e01c      	b.n	8003a36 <UART_SetConfig+0x606>
 80039fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a00:	e019      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a06:	e016      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a0c:	e013      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a0e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8003a12:	e010      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a14:	f640 43cc 	movw	r3, #3276	; 0xccc
 8003a18:	e00d      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a1e:	e00a      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a20:	f241 5355 	movw	r3, #5461	; 0x1555
 8003a24:	e007      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a2a:	e004      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a30:	e001      	b.n	8003a36 <UART_SetConfig+0x606>
 8003a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a36:	617b      	str	r3, [r7, #20]
        break;
 8003a38:	e002      	b.n	8003a40 <UART_SetConfig+0x610>
      default:
        ret = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	76fb      	strb	r3, [r7, #27]
        break;
 8003a3e:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 86b7 	beq.w	80047b6 <UART_SetConfig+0x1386>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	4413      	add	r3, r2
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d305      	bcc.n	8003a64 <UART_SetConfig+0x634>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d903      	bls.n	8003a6c <UART_SetConfig+0x63c>
      {
        ret = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	76fb      	strb	r3, [r7, #27]
 8003a68:	f000 bea5 	b.w	80047b6 <UART_SetConfig+0x1386>
      }
      else
      {
        switch (clocksource)
 8003a6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	f200 8277 	bhi.w	8003f64 <UART_SetConfig+0xb34>
 8003a76:	a201      	add	r2, pc, #4	; (adr r2, 8003a7c <UART_SetConfig+0x64c>)
 8003a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7c:	08003aa1 	.word	0x08003aa1
 8003a80:	08003f65 	.word	0x08003f65
 8003a84:	08003bdf 	.word	0x08003bdf
 8003a88:	08003f65 	.word	0x08003f65
 8003a8c:	08003cd5 	.word	0x08003cd5
 8003a90:	08003f65 	.word	0x08003f65
 8003a94:	08003f65 	.word	0x08003f65
 8003a98:	08003f65 	.word	0x08003f65
 8003a9c:	08003e13 	.word	0x08003e13
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8003aa0:	f7ff f9b8 	bl	8002e14 <HAL_RCC_GetPCLK1Freq>
 8003aa4:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f04f 0100 	mov.w	r1, #0
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d067      	beq.n	8003b86 <UART_SetConfig+0x756>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d05e      	beq.n	8003b7c <UART_SetConfig+0x74c>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d055      	beq.n	8003b72 <UART_SetConfig+0x742>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aca:	2b03      	cmp	r3, #3
 8003acc:	d04c      	beq.n	8003b68 <UART_SetConfig+0x738>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d043      	beq.n	8003b5e <UART_SetConfig+0x72e>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ada:	2b05      	cmp	r3, #5
 8003adc:	d03a      	beq.n	8003b54 <UART_SetConfig+0x724>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	2b06      	cmp	r3, #6
 8003ae4:	d031      	beq.n	8003b4a <UART_SetConfig+0x71a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aea:	2b07      	cmp	r3, #7
 8003aec:	d028      	beq.n	8003b40 <UART_SetConfig+0x710>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d01f      	beq.n	8003b36 <UART_SetConfig+0x706>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afa:	2b09      	cmp	r3, #9
 8003afc:	d016      	beq.n	8003b2c <UART_SetConfig+0x6fc>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	2b0a      	cmp	r3, #10
 8003b04:	d00d      	beq.n	8003b22 <UART_SetConfig+0x6f2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	2b0b      	cmp	r3, #11
 8003b0c:	d104      	bne.n	8003b18 <UART_SetConfig+0x6e8>
 8003b0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b12:	f04f 0400 	mov.w	r4, #0
 8003b16:	e03a      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b18:	f04f 0301 	mov.w	r3, #1
 8003b1c:	f04f 0400 	mov.w	r4, #0
 8003b20:	e035      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b22:	f04f 0380 	mov.w	r3, #128	; 0x80
 8003b26:	f04f 0400 	mov.w	r4, #0
 8003b2a:	e030      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b2c:	f04f 0340 	mov.w	r3, #64	; 0x40
 8003b30:	f04f 0400 	mov.w	r4, #0
 8003b34:	e02b      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b36:	f04f 0320 	mov.w	r3, #32
 8003b3a:	f04f 0400 	mov.w	r4, #0
 8003b3e:	e026      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b40:	f04f 0310 	mov.w	r3, #16
 8003b44:	f04f 0400 	mov.w	r4, #0
 8003b48:	e021      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b4a:	f04f 030c 	mov.w	r3, #12
 8003b4e:	f04f 0400 	mov.w	r4, #0
 8003b52:	e01c      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b54:	f04f 030a 	mov.w	r3, #10
 8003b58:	f04f 0400 	mov.w	r4, #0
 8003b5c:	e017      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b5e:	f04f 0308 	mov.w	r3, #8
 8003b62:	f04f 0400 	mov.w	r4, #0
 8003b66:	e012      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b68:	f04f 0306 	mov.w	r3, #6
 8003b6c:	f04f 0400 	mov.w	r4, #0
 8003b70:	e00d      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b72:	f04f 0304 	mov.w	r3, #4
 8003b76:	f04f 0400 	mov.w	r4, #0
 8003b7a:	e008      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b7c:	f04f 0302 	mov.w	r3, #2
 8003b80:	f04f 0400 	mov.w	r4, #0
 8003b84:	e003      	b.n	8003b8e <UART_SetConfig+0x75e>
 8003b86:	f04f 0301 	mov.w	r3, #1
 8003b8a:	f04f 0400 	mov.w	r4, #0
 8003b8e:	461a      	mov	r2, r3
 8003b90:	4623      	mov	r3, r4
 8003b92:	f7fc fb41 	bl	8000218 <__aeabi_uldivmod>
 8003b96:	4603      	mov	r3, r0
 8003b98:	460c      	mov	r4, r1
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	4622      	mov	r2, r4
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	f04f 0400 	mov.w	r4, #0
 8003ba6:	0214      	lsls	r4, r2, #8
 8003ba8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003bac:	020b      	lsls	r3, r1, #8
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6852      	ldr	r2, [r2, #4]
 8003bb2:	0852      	lsrs	r2, r2, #1
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	eb13 0b01 	adds.w	fp, r3, r1
 8003bbe:	eb44 0c02 	adc.w	ip, r4, r2
 8003bc2:	4658      	mov	r0, fp
 8003bc4:	4661      	mov	r1, ip
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f04f 0400 	mov.w	r4, #0
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4623      	mov	r3, r4
 8003bd2:	f7fc fb21 	bl	8000218 <__aeabi_uldivmod>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	460c      	mov	r4, r1
 8003bda:	61fb      	str	r3, [r7, #28]
            break;
 8003bdc:	e1c5      	b.n	8003f6a <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d05b      	beq.n	8003c9e <UART_SetConfig+0x86e>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d053      	beq.n	8003c96 <UART_SetConfig+0x866>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d04b      	beq.n	8003c8e <UART_SetConfig+0x85e>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d043      	beq.n	8003c86 <UART_SetConfig+0x856>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d03b      	beq.n	8003c7e <UART_SetConfig+0x84e>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	2b05      	cmp	r3, #5
 8003c0c:	d033      	beq.n	8003c76 <UART_SetConfig+0x846>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c12:	2b06      	cmp	r3, #6
 8003c14:	d02b      	beq.n	8003c6e <UART_SetConfig+0x83e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	2b07      	cmp	r3, #7
 8003c1c:	d023      	beq.n	8003c66 <UART_SetConfig+0x836>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	d01b      	beq.n	8003c5e <UART_SetConfig+0x82e>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	2b09      	cmp	r3, #9
 8003c2c:	d013      	beq.n	8003c56 <UART_SetConfig+0x826>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	2b0a      	cmp	r3, #10
 8003c34:	d00b      	beq.n	8003c4e <UART_SetConfig+0x81e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	2b0b      	cmp	r3, #11
 8003c3c:	d103      	bne.n	8003c46 <UART_SetConfig+0x816>
 8003c3e:	4bae      	ldr	r3, [pc, #696]	; (8003ef8 <UART_SetConfig+0xac8>)
 8003c40:	f04f 0400 	mov.w	r4, #0
 8003c44:	e02e      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c46:	4bad      	ldr	r3, [pc, #692]	; (8003efc <UART_SetConfig+0xacc>)
 8003c48:	f04f 0400 	mov.w	r4, #0
 8003c4c:	e02a      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c4e:	4bac      	ldr	r3, [pc, #688]	; (8003f00 <UART_SetConfig+0xad0>)
 8003c50:	f04f 0400 	mov.w	r4, #0
 8003c54:	e026      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c56:	4bab      	ldr	r3, [pc, #684]	; (8003f04 <UART_SetConfig+0xad4>)
 8003c58:	f04f 0400 	mov.w	r4, #0
 8003c5c:	e022      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c5e:	4baa      	ldr	r3, [pc, #680]	; (8003f08 <UART_SetConfig+0xad8>)
 8003c60:	f04f 0400 	mov.w	r4, #0
 8003c64:	e01e      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c66:	4ba9      	ldr	r3, [pc, #676]	; (8003f0c <UART_SetConfig+0xadc>)
 8003c68:	f04f 0400 	mov.w	r4, #0
 8003c6c:	e01a      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c6e:	a49e      	add	r4, pc, #632	; (adr r4, 8003ee8 <UART_SetConfig+0xab8>)
 8003c70:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003c74:	e016      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c76:	4ba6      	ldr	r3, [pc, #664]	; (8003f10 <UART_SetConfig+0xae0>)
 8003c78:	f04f 0400 	mov.w	r4, #0
 8003c7c:	e012      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c7e:	4ba5      	ldr	r3, [pc, #660]	; (8003f14 <UART_SetConfig+0xae4>)
 8003c80:	f04f 0400 	mov.w	r4, #0
 8003c84:	e00e      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c86:	a49a      	add	r4, pc, #616	; (adr r4, 8003ef0 <UART_SetConfig+0xac0>)
 8003c88:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003c8c:	e00a      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c8e:	4ba2      	ldr	r3, [pc, #648]	; (8003f18 <UART_SetConfig+0xae8>)
 8003c90:	f04f 0400 	mov.w	r4, #0
 8003c94:	e006      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c96:	4ba1      	ldr	r3, [pc, #644]	; (8003f1c <UART_SetConfig+0xaec>)
 8003c98:	f04f 0400 	mov.w	r4, #0
 8003c9c:	e002      	b.n	8003ca4 <UART_SetConfig+0x874>
 8003c9e:	4b97      	ldr	r3, [pc, #604]	; (8003efc <UART_SetConfig+0xacc>)
 8003ca0:	f04f 0400 	mov.w	r4, #0
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6852      	ldr	r2, [r2, #4]
 8003ca8:	0852      	lsrs	r2, r2, #1
 8003caa:	4611      	mov	r1, r2
 8003cac:	f04f 0200 	mov.w	r2, #0
 8003cb0:	eb13 0b01 	adds.w	fp, r3, r1
 8003cb4:	eb44 0c02 	adc.w	ip, r4, r2
 8003cb8:	4658      	mov	r0, fp
 8003cba:	4661      	mov	r1, ip
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f04f 0400 	mov.w	r4, #0
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4623      	mov	r3, r4
 8003cc8:	f7fc faa6 	bl	8000218 <__aeabi_uldivmod>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	460c      	mov	r4, r1
 8003cd0:	61fb      	str	r3, [r7, #28]
            break;
 8003cd2:	e14a      	b.n	8003f6a <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8003cd4:	f7ff f830 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8003cd8:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f04f 0100 	mov.w	r1, #0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d067      	beq.n	8003dba <UART_SetConfig+0x98a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d05e      	beq.n	8003db0 <UART_SetConfig+0x980>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d055      	beq.n	8003da6 <UART_SetConfig+0x976>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d04c      	beq.n	8003d9c <UART_SetConfig+0x96c>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d043      	beq.n	8003d92 <UART_SetConfig+0x962>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d03a      	beq.n	8003d88 <UART_SetConfig+0x958>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d16:	2b06      	cmp	r3, #6
 8003d18:	d031      	beq.n	8003d7e <UART_SetConfig+0x94e>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	2b07      	cmp	r3, #7
 8003d20:	d028      	beq.n	8003d74 <UART_SetConfig+0x944>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d01f      	beq.n	8003d6a <UART_SetConfig+0x93a>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	2b09      	cmp	r3, #9
 8003d30:	d016      	beq.n	8003d60 <UART_SetConfig+0x930>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d36:	2b0a      	cmp	r3, #10
 8003d38:	d00d      	beq.n	8003d56 <UART_SetConfig+0x926>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	2b0b      	cmp	r3, #11
 8003d40:	d104      	bne.n	8003d4c <UART_SetConfig+0x91c>
 8003d42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d46:	f04f 0400 	mov.w	r4, #0
 8003d4a:	e03a      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d4c:	f04f 0301 	mov.w	r3, #1
 8003d50:	f04f 0400 	mov.w	r4, #0
 8003d54:	e035      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d56:	f04f 0380 	mov.w	r3, #128	; 0x80
 8003d5a:	f04f 0400 	mov.w	r4, #0
 8003d5e:	e030      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d60:	f04f 0340 	mov.w	r3, #64	; 0x40
 8003d64:	f04f 0400 	mov.w	r4, #0
 8003d68:	e02b      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d6a:	f04f 0320 	mov.w	r3, #32
 8003d6e:	f04f 0400 	mov.w	r4, #0
 8003d72:	e026      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d74:	f04f 0310 	mov.w	r3, #16
 8003d78:	f04f 0400 	mov.w	r4, #0
 8003d7c:	e021      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d7e:	f04f 030c 	mov.w	r3, #12
 8003d82:	f04f 0400 	mov.w	r4, #0
 8003d86:	e01c      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d88:	f04f 030a 	mov.w	r3, #10
 8003d8c:	f04f 0400 	mov.w	r4, #0
 8003d90:	e017      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d92:	f04f 0308 	mov.w	r3, #8
 8003d96:	f04f 0400 	mov.w	r4, #0
 8003d9a:	e012      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003d9c:	f04f 0306 	mov.w	r3, #6
 8003da0:	f04f 0400 	mov.w	r4, #0
 8003da4:	e00d      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003da6:	f04f 0304 	mov.w	r3, #4
 8003daa:	f04f 0400 	mov.w	r4, #0
 8003dae:	e008      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003db0:	f04f 0302 	mov.w	r3, #2
 8003db4:	f04f 0400 	mov.w	r4, #0
 8003db8:	e003      	b.n	8003dc2 <UART_SetConfig+0x992>
 8003dba:	f04f 0301 	mov.w	r3, #1
 8003dbe:	f04f 0400 	mov.w	r4, #0
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	4623      	mov	r3, r4
 8003dc6:	f7fc fa27 	bl	8000218 <__aeabi_uldivmod>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	460c      	mov	r4, r1
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4622      	mov	r2, r4
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	f04f 0400 	mov.w	r4, #0
 8003dda:	0214      	lsls	r4, r2, #8
 8003ddc:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003de0:	020b      	lsls	r3, r1, #8
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6852      	ldr	r2, [r2, #4]
 8003de6:	0852      	lsrs	r2, r2, #1
 8003de8:	4611      	mov	r1, r2
 8003dea:	f04f 0200 	mov.w	r2, #0
 8003dee:	eb13 0b01 	adds.w	fp, r3, r1
 8003df2:	eb44 0c02 	adc.w	ip, r4, r2
 8003df6:	4658      	mov	r0, fp
 8003df8:	4661      	mov	r1, ip
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f04f 0400 	mov.w	r4, #0
 8003e02:	461a      	mov	r2, r3
 8003e04:	4623      	mov	r3, r4
 8003e06:	f7fc fa07 	bl	8000218 <__aeabi_uldivmod>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	460c      	mov	r4, r1
 8003e0e:	61fb      	str	r3, [r7, #28]
            break;
 8003e10:	e0ab      	b.n	8003f6a <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 8088 	beq.w	8003f2c <UART_SetConfig+0xafc>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d05b      	beq.n	8003edc <UART_SetConfig+0xaac>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d052      	beq.n	8003ed2 <UART_SetConfig+0xaa2>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d04a      	beq.n	8003eca <UART_SetConfig+0xa9a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d041      	beq.n	8003ec0 <UART_SetConfig+0xa90>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e40:	2b05      	cmp	r3, #5
 8003e42:	d039      	beq.n	8003eb8 <UART_SetConfig+0xa88>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	2b06      	cmp	r3, #6
 8003e4a:	d031      	beq.n	8003eb0 <UART_SetConfig+0xa80>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e50:	2b07      	cmp	r3, #7
 8003e52:	d028      	beq.n	8003ea6 <UART_SetConfig+0xa76>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	2b08      	cmp	r3, #8
 8003e5a:	d01f      	beq.n	8003e9c <UART_SetConfig+0xa6c>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	2b09      	cmp	r3, #9
 8003e62:	d016      	beq.n	8003e92 <UART_SetConfig+0xa62>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e68:	2b0a      	cmp	r3, #10
 8003e6a:	d00d      	beq.n	8003e88 <UART_SetConfig+0xa58>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e70:	2b0b      	cmp	r3, #11
 8003e72:	d104      	bne.n	8003e7e <UART_SetConfig+0xa4e>
 8003e74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e78:	f04f 0400 	mov.w	r4, #0
 8003e7c:	e05a      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003e7e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003e82:	f04f 0400 	mov.w	r4, #0
 8003e86:	e055      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003e88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e8c:	f04f 0400 	mov.w	r4, #0
 8003e90:	e050      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003e92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e96:	f04f 0400 	mov.w	r4, #0
 8003e9a:	e04b      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003e9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ea0:	f04f 0400 	mov.w	r4, #0
 8003ea4:	e046      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003ea6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003eaa:	f04f 0400 	mov.w	r4, #0
 8003eae:	e041      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	; (8003f20 <UART_SetConfig+0xaf0>)
 8003eb2:	f04f 0400 	mov.w	r4, #0
 8003eb6:	e03d      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003eb8:	4b1a      	ldr	r3, [pc, #104]	; (8003f24 <UART_SetConfig+0xaf4>)
 8003eba:	f04f 0400 	mov.w	r4, #0
 8003ebe:	e039      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003ec0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ec4:	f04f 0400 	mov.w	r4, #0
 8003ec8:	e034      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003eca:	4b17      	ldr	r3, [pc, #92]	; (8003f28 <UART_SetConfig+0xaf8>)
 8003ecc:	f04f 0400 	mov.w	r4, #0
 8003ed0:	e030      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003ed2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ed6:	f04f 0400 	mov.w	r4, #0
 8003eda:	e02b      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003edc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ee0:	f04f 0400 	mov.w	r4, #0
 8003ee4:	e026      	b.n	8003f34 <UART_SetConfig+0xb04>
 8003ee6:	bf00      	nop
 8003ee8:	14585500 	.word	0x14585500
 8003eec:	00000000 	.word	0x00000000
 8003ef0:	28b0aa00 	.word	0x28b0aa00
 8003ef4:	00000000 	.word	0x00000000
 8003ef8:	00f42400 	.word	0x00f42400
 8003efc:	f4240000 	.word	0xf4240000
 8003f00:	01e84800 	.word	0x01e84800
 8003f04:	03d09000 	.word	0x03d09000
 8003f08:	07a12000 	.word	0x07a12000
 8003f0c:	0f424000 	.word	0x0f424000
 8003f10:	186a0000 	.word	0x186a0000
 8003f14:	1e848000 	.word	0x1e848000
 8003f18:	3d090000 	.word	0x3d090000
 8003f1c:	7a120000 	.word	0x7a120000
 8003f20:	000aaa00 	.word	0x000aaa00
 8003f24:	000ccc00 	.word	0x000ccc00
 8003f28:	00155500 	.word	0x00155500
 8003f2c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003f30:	f04f 0400 	mov.w	r4, #0
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6852      	ldr	r2, [r2, #4]
 8003f38:	0852      	lsrs	r2, r2, #1
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	f04f 0200 	mov.w	r2, #0
 8003f40:	eb13 0b01 	adds.w	fp, r3, r1
 8003f44:	eb44 0c02 	adc.w	ip, r4, r2
 8003f48:	4658      	mov	r0, fp
 8003f4a:	4661      	mov	r1, ip
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f04f 0400 	mov.w	r4, #0
 8003f54:	461a      	mov	r2, r3
 8003f56:	4623      	mov	r3, r4
 8003f58:	f7fc f95e 	bl	8000218 <__aeabi_uldivmod>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	460c      	mov	r4, r1
 8003f60:	61fb      	str	r3, [r7, #28]
            break;
 8003f62:	e002      	b.n	8003f6a <UART_SetConfig+0xb3a>
          default:
            ret = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	76fb      	strb	r3, [r7, #27]
            break;
 8003f68:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f70:	d309      	bcc.n	8003f86 <UART_SetConfig+0xb56>
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f78:	d205      	bcs.n	8003f86 <UART_SetConfig+0xb56>
        {
          huart->Instance->BRR = usartdiv;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69fa      	ldr	r2, [r7, #28]
 8003f80:	60da      	str	r2, [r3, #12]
 8003f82:	f000 bc18 	b.w	80047b6 <UART_SetConfig+0x1386>
        }
        else
        {
          ret = HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	76fb      	strb	r3, [r7, #27]
 8003f8a:	f000 bc14 	b.w	80047b6 <UART_SetConfig+0x1386>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f96:	f040 8204 	bne.w	80043a2 <UART_SetConfig+0xf72>
  {
    switch (clocksource)
 8003f9a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	f200 81df 	bhi.w	8004362 <UART_SetConfig+0xf32>
 8003fa4:	a201      	add	r2, pc, #4	; (adr r2, 8003fac <UART_SetConfig+0xb7c>)
 8003fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003faa:	bf00      	nop
 8003fac:	08003fd1 	.word	0x08003fd1
 8003fb0:	08004089 	.word	0x08004089
 8003fb4:	08004141 	.word	0x08004141
 8003fb8:	08004363 	.word	0x08004363
 8003fbc:	080041e9 	.word	0x080041e9
 8003fc0:	08004363 	.word	0x08004363
 8003fc4:	08004363 	.word	0x08004363
 8003fc8:	08004363 	.word	0x08004363
 8003fcc:	080042a1 	.word	0x080042a1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd0:	f7fe ff20 	bl	8002e14 <HAL_RCC_GetPCLK1Freq>
 8003fd4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d044      	beq.n	8004068 <UART_SetConfig+0xc38>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d03e      	beq.n	8004064 <UART_SetConfig+0xc34>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d038      	beq.n	8004060 <UART_SetConfig+0xc30>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d032      	beq.n	800405c <UART_SetConfig+0xc2c>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d02c      	beq.n	8004058 <UART_SetConfig+0xc28>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2b05      	cmp	r3, #5
 8004004:	d026      	beq.n	8004054 <UART_SetConfig+0xc24>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	2b06      	cmp	r3, #6
 800400c:	d020      	beq.n	8004050 <UART_SetConfig+0xc20>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	2b07      	cmp	r3, #7
 8004014:	d01a      	beq.n	800404c <UART_SetConfig+0xc1c>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	2b08      	cmp	r3, #8
 800401c:	d014      	beq.n	8004048 <UART_SetConfig+0xc18>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	2b09      	cmp	r3, #9
 8004024:	d00e      	beq.n	8004044 <UART_SetConfig+0xc14>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	2b0a      	cmp	r3, #10
 800402c:	d008      	beq.n	8004040 <UART_SetConfig+0xc10>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	2b0b      	cmp	r3, #11
 8004034:	d102      	bne.n	800403c <UART_SetConfig+0xc0c>
 8004036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800403a:	e016      	b.n	800406a <UART_SetConfig+0xc3a>
 800403c:	2301      	movs	r3, #1
 800403e:	e014      	b.n	800406a <UART_SetConfig+0xc3a>
 8004040:	2380      	movs	r3, #128	; 0x80
 8004042:	e012      	b.n	800406a <UART_SetConfig+0xc3a>
 8004044:	2340      	movs	r3, #64	; 0x40
 8004046:	e010      	b.n	800406a <UART_SetConfig+0xc3a>
 8004048:	2320      	movs	r3, #32
 800404a:	e00e      	b.n	800406a <UART_SetConfig+0xc3a>
 800404c:	2310      	movs	r3, #16
 800404e:	e00c      	b.n	800406a <UART_SetConfig+0xc3a>
 8004050:	230c      	movs	r3, #12
 8004052:	e00a      	b.n	800406a <UART_SetConfig+0xc3a>
 8004054:	230a      	movs	r3, #10
 8004056:	e008      	b.n	800406a <UART_SetConfig+0xc3a>
 8004058:	2308      	movs	r3, #8
 800405a:	e006      	b.n	800406a <UART_SetConfig+0xc3a>
 800405c:	2306      	movs	r3, #6
 800405e:	e004      	b.n	800406a <UART_SetConfig+0xc3a>
 8004060:	2304      	movs	r3, #4
 8004062:	e002      	b.n	800406a <UART_SetConfig+0xc3a>
 8004064:	2302      	movs	r3, #2
 8004066:	e000      	b.n	800406a <UART_SetConfig+0xc3a>
 8004068:	2301      	movs	r3, #1
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004070:	005a      	lsls	r2, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	085b      	lsrs	r3, r3, #1
 8004078:	441a      	add	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004082:	b29b      	uxth	r3, r3
 8004084:	61fb      	str	r3, [r7, #28]
        break;
 8004086:	e16f      	b.n	8004368 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004088:	f7fe feda 	bl	8002e40 <HAL_RCC_GetPCLK2Freq>
 800408c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	2b00      	cmp	r3, #0
 8004094:	d044      	beq.n	8004120 <UART_SetConfig+0xcf0>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409a:	2b01      	cmp	r3, #1
 800409c:	d03e      	beq.n	800411c <UART_SetConfig+0xcec>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d038      	beq.n	8004118 <UART_SetConfig+0xce8>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	d032      	beq.n	8004114 <UART_SetConfig+0xce4>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d02c      	beq.n	8004110 <UART_SetConfig+0xce0>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	2b05      	cmp	r3, #5
 80040bc:	d026      	beq.n	800410c <UART_SetConfig+0xcdc>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	2b06      	cmp	r3, #6
 80040c4:	d020      	beq.n	8004108 <UART_SetConfig+0xcd8>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ca:	2b07      	cmp	r3, #7
 80040cc:	d01a      	beq.n	8004104 <UART_SetConfig+0xcd4>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	d014      	beq.n	8004100 <UART_SetConfig+0xcd0>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	2b09      	cmp	r3, #9
 80040dc:	d00e      	beq.n	80040fc <UART_SetConfig+0xccc>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e2:	2b0a      	cmp	r3, #10
 80040e4:	d008      	beq.n	80040f8 <UART_SetConfig+0xcc8>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ea:	2b0b      	cmp	r3, #11
 80040ec:	d102      	bne.n	80040f4 <UART_SetConfig+0xcc4>
 80040ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040f2:	e016      	b.n	8004122 <UART_SetConfig+0xcf2>
 80040f4:	2301      	movs	r3, #1
 80040f6:	e014      	b.n	8004122 <UART_SetConfig+0xcf2>
 80040f8:	2380      	movs	r3, #128	; 0x80
 80040fa:	e012      	b.n	8004122 <UART_SetConfig+0xcf2>
 80040fc:	2340      	movs	r3, #64	; 0x40
 80040fe:	e010      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004100:	2320      	movs	r3, #32
 8004102:	e00e      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004104:	2310      	movs	r3, #16
 8004106:	e00c      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004108:	230c      	movs	r3, #12
 800410a:	e00a      	b.n	8004122 <UART_SetConfig+0xcf2>
 800410c:	230a      	movs	r3, #10
 800410e:	e008      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004110:	2308      	movs	r3, #8
 8004112:	e006      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004114:	2306      	movs	r3, #6
 8004116:	e004      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004118:	2304      	movs	r3, #4
 800411a:	e002      	b.n	8004122 <UART_SetConfig+0xcf2>
 800411c:	2302      	movs	r3, #2
 800411e:	e000      	b.n	8004122 <UART_SetConfig+0xcf2>
 8004120:	2301      	movs	r3, #1
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	fbb2 f3f3 	udiv	r3, r2, r3
 8004128:	005a      	lsls	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	085b      	lsrs	r3, r3, #1
 8004130:	441a      	add	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	fbb2 f3f3 	udiv	r3, r2, r3
 800413a:	b29b      	uxth	r3, r3
 800413c:	61fb      	str	r3, [r7, #28]
        break;
 800413e:	e113      	b.n	8004368 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d043      	beq.n	80041d0 <UART_SetConfig+0xda0>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	2b01      	cmp	r3, #1
 800414e:	d03d      	beq.n	80041cc <UART_SetConfig+0xd9c>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	2b02      	cmp	r3, #2
 8004156:	d037      	beq.n	80041c8 <UART_SetConfig+0xd98>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415c:	2b03      	cmp	r3, #3
 800415e:	d031      	beq.n	80041c4 <UART_SetConfig+0xd94>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004164:	2b04      	cmp	r3, #4
 8004166:	d02b      	beq.n	80041c0 <UART_SetConfig+0xd90>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	2b05      	cmp	r3, #5
 800416e:	d025      	beq.n	80041bc <UART_SetConfig+0xd8c>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	2b06      	cmp	r3, #6
 8004176:	d01f      	beq.n	80041b8 <UART_SetConfig+0xd88>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	2b07      	cmp	r3, #7
 800417e:	d019      	beq.n	80041b4 <UART_SetConfig+0xd84>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	2b08      	cmp	r3, #8
 8004186:	d013      	beq.n	80041b0 <UART_SetConfig+0xd80>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	2b09      	cmp	r3, #9
 800418e:	d00d      	beq.n	80041ac <UART_SetConfig+0xd7c>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	2b0a      	cmp	r3, #10
 8004196:	d007      	beq.n	80041a8 <UART_SetConfig+0xd78>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	2b0b      	cmp	r3, #11
 800419e:	d101      	bne.n	80041a4 <UART_SetConfig+0xd74>
 80041a0:	4b8d      	ldr	r3, [pc, #564]	; (80043d8 <UART_SetConfig+0xfa8>)
 80041a2:	e016      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041a4:	4b8d      	ldr	r3, [pc, #564]	; (80043dc <UART_SetConfig+0xfac>)
 80041a6:	e014      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041a8:	4b8d      	ldr	r3, [pc, #564]	; (80043e0 <UART_SetConfig+0xfb0>)
 80041aa:	e012      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041ac:	4b8d      	ldr	r3, [pc, #564]	; (80043e4 <UART_SetConfig+0xfb4>)
 80041ae:	e010      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041b0:	4b8d      	ldr	r3, [pc, #564]	; (80043e8 <UART_SetConfig+0xfb8>)
 80041b2:	e00e      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041b4:	4b8d      	ldr	r3, [pc, #564]	; (80043ec <UART_SetConfig+0xfbc>)
 80041b6:	e00c      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041b8:	4b8d      	ldr	r3, [pc, #564]	; (80043f0 <UART_SetConfig+0xfc0>)
 80041ba:	e00a      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041bc:	4b8d      	ldr	r3, [pc, #564]	; (80043f4 <UART_SetConfig+0xfc4>)
 80041be:	e008      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041c0:	4b8d      	ldr	r3, [pc, #564]	; (80043f8 <UART_SetConfig+0xfc8>)
 80041c2:	e006      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041c4:	4b8d      	ldr	r3, [pc, #564]	; (80043fc <UART_SetConfig+0xfcc>)
 80041c6:	e004      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041c8:	4b8d      	ldr	r3, [pc, #564]	; (8004400 <UART_SetConfig+0xfd0>)
 80041ca:	e002      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041cc:	4b8d      	ldr	r3, [pc, #564]	; (8004404 <UART_SetConfig+0xfd4>)
 80041ce:	e000      	b.n	80041d2 <UART_SetConfig+0xda2>
 80041d0:	4b82      	ldr	r3, [pc, #520]	; (80043dc <UART_SetConfig+0xfac>)
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6852      	ldr	r2, [r2, #4]
 80041d6:	0852      	lsrs	r2, r2, #1
 80041d8:	441a      	add	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	61fb      	str	r3, [r7, #28]
        break;
 80041e6:	e0bf      	b.n	8004368 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041e8:	f7fe fda6 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 80041ec:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d044      	beq.n	8004280 <UART_SetConfig+0xe50>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d03e      	beq.n	800427c <UART_SetConfig+0xe4c>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	2b02      	cmp	r3, #2
 8004204:	d038      	beq.n	8004278 <UART_SetConfig+0xe48>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	2b03      	cmp	r3, #3
 800420c:	d032      	beq.n	8004274 <UART_SetConfig+0xe44>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004212:	2b04      	cmp	r3, #4
 8004214:	d02c      	beq.n	8004270 <UART_SetConfig+0xe40>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421a:	2b05      	cmp	r3, #5
 800421c:	d026      	beq.n	800426c <UART_SetConfig+0xe3c>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004222:	2b06      	cmp	r3, #6
 8004224:	d020      	beq.n	8004268 <UART_SetConfig+0xe38>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422a:	2b07      	cmp	r3, #7
 800422c:	d01a      	beq.n	8004264 <UART_SetConfig+0xe34>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004232:	2b08      	cmp	r3, #8
 8004234:	d014      	beq.n	8004260 <UART_SetConfig+0xe30>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423a:	2b09      	cmp	r3, #9
 800423c:	d00e      	beq.n	800425c <UART_SetConfig+0xe2c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	2b0a      	cmp	r3, #10
 8004244:	d008      	beq.n	8004258 <UART_SetConfig+0xe28>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424a:	2b0b      	cmp	r3, #11
 800424c:	d102      	bne.n	8004254 <UART_SetConfig+0xe24>
 800424e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004252:	e016      	b.n	8004282 <UART_SetConfig+0xe52>
 8004254:	2301      	movs	r3, #1
 8004256:	e014      	b.n	8004282 <UART_SetConfig+0xe52>
 8004258:	2380      	movs	r3, #128	; 0x80
 800425a:	e012      	b.n	8004282 <UART_SetConfig+0xe52>
 800425c:	2340      	movs	r3, #64	; 0x40
 800425e:	e010      	b.n	8004282 <UART_SetConfig+0xe52>
 8004260:	2320      	movs	r3, #32
 8004262:	e00e      	b.n	8004282 <UART_SetConfig+0xe52>
 8004264:	2310      	movs	r3, #16
 8004266:	e00c      	b.n	8004282 <UART_SetConfig+0xe52>
 8004268:	230c      	movs	r3, #12
 800426a:	e00a      	b.n	8004282 <UART_SetConfig+0xe52>
 800426c:	230a      	movs	r3, #10
 800426e:	e008      	b.n	8004282 <UART_SetConfig+0xe52>
 8004270:	2308      	movs	r3, #8
 8004272:	e006      	b.n	8004282 <UART_SetConfig+0xe52>
 8004274:	2306      	movs	r3, #6
 8004276:	e004      	b.n	8004282 <UART_SetConfig+0xe52>
 8004278:	2304      	movs	r3, #4
 800427a:	e002      	b.n	8004282 <UART_SetConfig+0xe52>
 800427c:	2302      	movs	r3, #2
 800427e:	e000      	b.n	8004282 <UART_SetConfig+0xe52>
 8004280:	2301      	movs	r3, #1
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	fbb2 f3f3 	udiv	r3, r2, r3
 8004288:	005a      	lsls	r2, r3, #1
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	085b      	lsrs	r3, r3, #1
 8004290:	441a      	add	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	fbb2 f3f3 	udiv	r3, r2, r3
 800429a:	b29b      	uxth	r3, r3
 800429c:	61fb      	str	r3, [r7, #28]
        break;
 800429e:	e063      	b.n	8004368 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d04f      	beq.n	8004348 <UART_SetConfig+0xf18>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d048      	beq.n	8004342 <UART_SetConfig+0xf12>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d041      	beq.n	800433c <UART_SetConfig+0xf0c>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	2b03      	cmp	r3, #3
 80042be:	d03a      	beq.n	8004336 <UART_SetConfig+0xf06>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d033      	beq.n	8004330 <UART_SetConfig+0xf00>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d02c      	beq.n	800432a <UART_SetConfig+0xefa>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d4:	2b06      	cmp	r3, #6
 80042d6:	d025      	beq.n	8004324 <UART_SetConfig+0xef4>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042dc:	2b07      	cmp	r3, #7
 80042de:	d01e      	beq.n	800431e <UART_SetConfig+0xeee>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d017      	beq.n	8004318 <UART_SetConfig+0xee8>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	2b09      	cmp	r3, #9
 80042ee:	d010      	beq.n	8004312 <UART_SetConfig+0xee2>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	2b0a      	cmp	r3, #10
 80042f6:	d009      	beq.n	800430c <UART_SetConfig+0xedc>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	2b0b      	cmp	r3, #11
 80042fe:	d102      	bne.n	8004306 <UART_SetConfig+0xed6>
 8004300:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004304:	e022      	b.n	800434c <UART_SetConfig+0xf1c>
 8004306:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800430a:	e01f      	b.n	800434c <UART_SetConfig+0xf1c>
 800430c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004310:	e01c      	b.n	800434c <UART_SetConfig+0xf1c>
 8004312:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004316:	e019      	b.n	800434c <UART_SetConfig+0xf1c>
 8004318:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800431c:	e016      	b.n	800434c <UART_SetConfig+0xf1c>
 800431e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004322:	e013      	b.n	800434c <UART_SetConfig+0xf1c>
 8004324:	f241 5354 	movw	r3, #5460	; 0x1554
 8004328:	e010      	b.n	800434c <UART_SetConfig+0xf1c>
 800432a:	f641 1398 	movw	r3, #6552	; 0x1998
 800432e:	e00d      	b.n	800434c <UART_SetConfig+0xf1c>
 8004330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004334:	e00a      	b.n	800434c <UART_SetConfig+0xf1c>
 8004336:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 800433a:	e007      	b.n	800434c <UART_SetConfig+0xf1c>
 800433c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004340:	e004      	b.n	800434c <UART_SetConfig+0xf1c>
 8004342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004346:	e001      	b.n	800434c <UART_SetConfig+0xf1c>
 8004348:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6852      	ldr	r2, [r2, #4]
 8004350:	0852      	lsrs	r2, r2, #1
 8004352:	441a      	add	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	fbb2 f3f3 	udiv	r3, r2, r3
 800435c:	b29b      	uxth	r3, r3
 800435e:	61fb      	str	r3, [r7, #28]
        break;
 8004360:	e002      	b.n	8004368 <UART_SetConfig+0xf38>
      default:
        ret = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	76fb      	strb	r3, [r7, #27]
        break;
 8004366:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	2b0f      	cmp	r3, #15
 800436c:	d916      	bls.n	800439c <UART_SetConfig+0xf6c>
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004374:	d212      	bcs.n	800439c <UART_SetConfig+0xf6c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	b29b      	uxth	r3, r3
 800437a:	f023 030f 	bic.w	r3, r3, #15
 800437e:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	085b      	lsrs	r3, r3, #1
 8004384:	b29b      	uxth	r3, r3
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	b29a      	uxth	r2, r3
 800438c:	89fb      	ldrh	r3, [r7, #14]
 800438e:	4313      	orrs	r3, r2
 8004390:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	89fa      	ldrh	r2, [r7, #14]
 8004398:	60da      	str	r2, [r3, #12]
 800439a:	e20c      	b.n	80047b6 <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	76fb      	strb	r3, [r7, #27]
 80043a0:	e209      	b.n	80047b6 <UART_SetConfig+0x1386>
    }
  }
  else
  {
    switch (clocksource)
 80043a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	f200 81f4 	bhi.w	8004794 <UART_SetConfig+0x1364>
 80043ac:	a201      	add	r2, pc, #4	; (adr r2, 80043b4 <UART_SetConfig+0xf84>)
 80043ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b2:	bf00      	nop
 80043b4:	08004409 	.word	0x08004409
 80043b8:	080044bf 	.word	0x080044bf
 80043bc:	08004575 	.word	0x08004575
 80043c0:	08004795 	.word	0x08004795
 80043c4:	0800461f 	.word	0x0800461f
 80043c8:	08004795 	.word	0x08004795
 80043cc:	08004795 	.word	0x08004795
 80043d0:	08004795 	.word	0x08004795
 80043d4:	080046d5 	.word	0x080046d5
 80043d8:	0001e848 	.word	0x0001e848
 80043dc:	01e84800 	.word	0x01e84800
 80043e0:	0003d090 	.word	0x0003d090
 80043e4:	0007a120 	.word	0x0007a120
 80043e8:	000f4240 	.word	0x000f4240
 80043ec:	001e8480 	.word	0x001e8480
 80043f0:	0028b0aa 	.word	0x0028b0aa
 80043f4:	0030d400 	.word	0x0030d400
 80043f8:	003d0900 	.word	0x003d0900
 80043fc:	00516154 	.word	0x00516154
 8004400:	007a1200 	.word	0x007a1200
 8004404:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004408:	f7fe fd04 	bl	8002e14 <HAL_RCC_GetPCLK1Freq>
 800440c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004412:	2b00      	cmp	r3, #0
 8004414:	d044      	beq.n	80044a0 <UART_SetConfig+0x1070>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	2b01      	cmp	r3, #1
 800441c:	d03e      	beq.n	800449c <UART_SetConfig+0x106c>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004422:	2b02      	cmp	r3, #2
 8004424:	d038      	beq.n	8004498 <UART_SetConfig+0x1068>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442a:	2b03      	cmp	r3, #3
 800442c:	d032      	beq.n	8004494 <UART_SetConfig+0x1064>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004432:	2b04      	cmp	r3, #4
 8004434:	d02c      	beq.n	8004490 <UART_SetConfig+0x1060>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443a:	2b05      	cmp	r3, #5
 800443c:	d026      	beq.n	800448c <UART_SetConfig+0x105c>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004442:	2b06      	cmp	r3, #6
 8004444:	d020      	beq.n	8004488 <UART_SetConfig+0x1058>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444a:	2b07      	cmp	r3, #7
 800444c:	d01a      	beq.n	8004484 <UART_SetConfig+0x1054>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	2b08      	cmp	r3, #8
 8004454:	d014      	beq.n	8004480 <UART_SetConfig+0x1050>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445a:	2b09      	cmp	r3, #9
 800445c:	d00e      	beq.n	800447c <UART_SetConfig+0x104c>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	2b0a      	cmp	r3, #10
 8004464:	d008      	beq.n	8004478 <UART_SetConfig+0x1048>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	2b0b      	cmp	r3, #11
 800446c:	d102      	bne.n	8004474 <UART_SetConfig+0x1044>
 800446e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004472:	e016      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004474:	2301      	movs	r3, #1
 8004476:	e014      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004478:	2380      	movs	r3, #128	; 0x80
 800447a:	e012      	b.n	80044a2 <UART_SetConfig+0x1072>
 800447c:	2340      	movs	r3, #64	; 0x40
 800447e:	e010      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004480:	2320      	movs	r3, #32
 8004482:	e00e      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004484:	2310      	movs	r3, #16
 8004486:	e00c      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004488:	230c      	movs	r3, #12
 800448a:	e00a      	b.n	80044a2 <UART_SetConfig+0x1072>
 800448c:	230a      	movs	r3, #10
 800448e:	e008      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004490:	2308      	movs	r3, #8
 8004492:	e006      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004494:	2306      	movs	r3, #6
 8004496:	e004      	b.n	80044a2 <UART_SetConfig+0x1072>
 8004498:	2304      	movs	r3, #4
 800449a:	e002      	b.n	80044a2 <UART_SetConfig+0x1072>
 800449c:	2302      	movs	r3, #2
 800449e:	e000      	b.n	80044a2 <UART_SetConfig+0x1072>
 80044a0:	2301      	movs	r3, #1
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	085b      	lsrs	r3, r3, #1
 80044ae:	441a      	add	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	61fb      	str	r3, [r7, #28]
        break;
 80044bc:	e16d      	b.n	800479a <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044be:	f7fe fcbf 	bl	8002e40 <HAL_RCC_GetPCLK2Freq>
 80044c2:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d044      	beq.n	8004556 <UART_SetConfig+0x1126>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d03e      	beq.n	8004552 <UART_SetConfig+0x1122>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d038      	beq.n	800454e <UART_SetConfig+0x111e>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e0:	2b03      	cmp	r3, #3
 80044e2:	d032      	beq.n	800454a <UART_SetConfig+0x111a>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	d02c      	beq.n	8004546 <UART_SetConfig+0x1116>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	2b05      	cmp	r3, #5
 80044f2:	d026      	beq.n	8004542 <UART_SetConfig+0x1112>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	2b06      	cmp	r3, #6
 80044fa:	d020      	beq.n	800453e <UART_SetConfig+0x110e>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	2b07      	cmp	r3, #7
 8004502:	d01a      	beq.n	800453a <UART_SetConfig+0x110a>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	2b08      	cmp	r3, #8
 800450a:	d014      	beq.n	8004536 <UART_SetConfig+0x1106>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	2b09      	cmp	r3, #9
 8004512:	d00e      	beq.n	8004532 <UART_SetConfig+0x1102>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	2b0a      	cmp	r3, #10
 800451a:	d008      	beq.n	800452e <UART_SetConfig+0x10fe>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	2b0b      	cmp	r3, #11
 8004522:	d102      	bne.n	800452a <UART_SetConfig+0x10fa>
 8004524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004528:	e016      	b.n	8004558 <UART_SetConfig+0x1128>
 800452a:	2301      	movs	r3, #1
 800452c:	e014      	b.n	8004558 <UART_SetConfig+0x1128>
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	e012      	b.n	8004558 <UART_SetConfig+0x1128>
 8004532:	2340      	movs	r3, #64	; 0x40
 8004534:	e010      	b.n	8004558 <UART_SetConfig+0x1128>
 8004536:	2320      	movs	r3, #32
 8004538:	e00e      	b.n	8004558 <UART_SetConfig+0x1128>
 800453a:	2310      	movs	r3, #16
 800453c:	e00c      	b.n	8004558 <UART_SetConfig+0x1128>
 800453e:	230c      	movs	r3, #12
 8004540:	e00a      	b.n	8004558 <UART_SetConfig+0x1128>
 8004542:	230a      	movs	r3, #10
 8004544:	e008      	b.n	8004558 <UART_SetConfig+0x1128>
 8004546:	2308      	movs	r3, #8
 8004548:	e006      	b.n	8004558 <UART_SetConfig+0x1128>
 800454a:	2306      	movs	r3, #6
 800454c:	e004      	b.n	8004558 <UART_SetConfig+0x1128>
 800454e:	2304      	movs	r3, #4
 8004550:	e002      	b.n	8004558 <UART_SetConfig+0x1128>
 8004552:	2302      	movs	r3, #2
 8004554:	e000      	b.n	8004558 <UART_SetConfig+0x1128>
 8004556:	2301      	movs	r3, #1
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	fbb2 f2f3 	udiv	r2, r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	085b      	lsrs	r3, r3, #1
 8004564:	441a      	add	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	fbb2 f3f3 	udiv	r3, r2, r3
 800456e:	b29b      	uxth	r3, r3
 8004570:	61fb      	str	r3, [r7, #28]
        break;
 8004572:	e112      	b.n	800479a <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004578:	2b00      	cmp	r3, #0
 800457a:	d044      	beq.n	8004606 <UART_SetConfig+0x11d6>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004580:	2b01      	cmp	r3, #1
 8004582:	d03e      	beq.n	8004602 <UART_SetConfig+0x11d2>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004588:	2b02      	cmp	r3, #2
 800458a:	d038      	beq.n	80045fe <UART_SetConfig+0x11ce>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	2b03      	cmp	r3, #3
 8004592:	d032      	beq.n	80045fa <UART_SetConfig+0x11ca>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004598:	2b04      	cmp	r3, #4
 800459a:	d02c      	beq.n	80045f6 <UART_SetConfig+0x11c6>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a0:	2b05      	cmp	r3, #5
 80045a2:	d026      	beq.n	80045f2 <UART_SetConfig+0x11c2>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	2b06      	cmp	r3, #6
 80045aa:	d020      	beq.n	80045ee <UART_SetConfig+0x11be>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	2b07      	cmp	r3, #7
 80045b2:	d01a      	beq.n	80045ea <UART_SetConfig+0x11ba>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d014      	beq.n	80045e6 <UART_SetConfig+0x11b6>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	2b09      	cmp	r3, #9
 80045c2:	d00e      	beq.n	80045e2 <UART_SetConfig+0x11b2>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	2b0a      	cmp	r3, #10
 80045ca:	d008      	beq.n	80045de <UART_SetConfig+0x11ae>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	2b0b      	cmp	r3, #11
 80045d2:	d102      	bne.n	80045da <UART_SetConfig+0x11aa>
 80045d4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80045d8:	e016      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045da:	4b81      	ldr	r3, [pc, #516]	; (80047e0 <UART_SetConfig+0x13b0>)
 80045dc:	e014      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045de:	4b81      	ldr	r3, [pc, #516]	; (80047e4 <UART_SetConfig+0x13b4>)
 80045e0:	e012      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045e2:	4b81      	ldr	r3, [pc, #516]	; (80047e8 <UART_SetConfig+0x13b8>)
 80045e4:	e010      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045e6:	4b81      	ldr	r3, [pc, #516]	; (80047ec <UART_SetConfig+0x13bc>)
 80045e8:	e00e      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045ea:	4b81      	ldr	r3, [pc, #516]	; (80047f0 <UART_SetConfig+0x13c0>)
 80045ec:	e00c      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045ee:	4b81      	ldr	r3, [pc, #516]	; (80047f4 <UART_SetConfig+0x13c4>)
 80045f0:	e00a      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045f2:	4b81      	ldr	r3, [pc, #516]	; (80047f8 <UART_SetConfig+0x13c8>)
 80045f4:	e008      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045f6:	4b81      	ldr	r3, [pc, #516]	; (80047fc <UART_SetConfig+0x13cc>)
 80045f8:	e006      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045fa:	4b81      	ldr	r3, [pc, #516]	; (8004800 <UART_SetConfig+0x13d0>)
 80045fc:	e004      	b.n	8004608 <UART_SetConfig+0x11d8>
 80045fe:	4b81      	ldr	r3, [pc, #516]	; (8004804 <UART_SetConfig+0x13d4>)
 8004600:	e002      	b.n	8004608 <UART_SetConfig+0x11d8>
 8004602:	4b81      	ldr	r3, [pc, #516]	; (8004808 <UART_SetConfig+0x13d8>)
 8004604:	e000      	b.n	8004608 <UART_SetConfig+0x11d8>
 8004606:	4b76      	ldr	r3, [pc, #472]	; (80047e0 <UART_SetConfig+0x13b0>)
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6852      	ldr	r2, [r2, #4]
 800460c:	0852      	lsrs	r2, r2, #1
 800460e:	441a      	add	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	fbb2 f3f3 	udiv	r3, r2, r3
 8004618:	b29b      	uxth	r3, r3
 800461a:	61fb      	str	r3, [r7, #28]
        break;
 800461c:	e0bd      	b.n	800479a <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800461e:	f7fe fb8b 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8004622:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004628:	2b00      	cmp	r3, #0
 800462a:	d044      	beq.n	80046b6 <UART_SetConfig+0x1286>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	2b01      	cmp	r3, #1
 8004632:	d03e      	beq.n	80046b2 <UART_SetConfig+0x1282>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	2b02      	cmp	r3, #2
 800463a:	d038      	beq.n	80046ae <UART_SetConfig+0x127e>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	2b03      	cmp	r3, #3
 8004642:	d032      	beq.n	80046aa <UART_SetConfig+0x127a>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004648:	2b04      	cmp	r3, #4
 800464a:	d02c      	beq.n	80046a6 <UART_SetConfig+0x1276>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	2b05      	cmp	r3, #5
 8004652:	d026      	beq.n	80046a2 <UART_SetConfig+0x1272>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004658:	2b06      	cmp	r3, #6
 800465a:	d020      	beq.n	800469e <UART_SetConfig+0x126e>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	2b07      	cmp	r3, #7
 8004662:	d01a      	beq.n	800469a <UART_SetConfig+0x126a>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	2b08      	cmp	r3, #8
 800466a:	d014      	beq.n	8004696 <UART_SetConfig+0x1266>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004670:	2b09      	cmp	r3, #9
 8004672:	d00e      	beq.n	8004692 <UART_SetConfig+0x1262>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	2b0a      	cmp	r3, #10
 800467a:	d008      	beq.n	800468e <UART_SetConfig+0x125e>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	2b0b      	cmp	r3, #11
 8004682:	d102      	bne.n	800468a <UART_SetConfig+0x125a>
 8004684:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004688:	e016      	b.n	80046b8 <UART_SetConfig+0x1288>
 800468a:	2301      	movs	r3, #1
 800468c:	e014      	b.n	80046b8 <UART_SetConfig+0x1288>
 800468e:	2380      	movs	r3, #128	; 0x80
 8004690:	e012      	b.n	80046b8 <UART_SetConfig+0x1288>
 8004692:	2340      	movs	r3, #64	; 0x40
 8004694:	e010      	b.n	80046b8 <UART_SetConfig+0x1288>
 8004696:	2320      	movs	r3, #32
 8004698:	e00e      	b.n	80046b8 <UART_SetConfig+0x1288>
 800469a:	2310      	movs	r3, #16
 800469c:	e00c      	b.n	80046b8 <UART_SetConfig+0x1288>
 800469e:	230c      	movs	r3, #12
 80046a0:	e00a      	b.n	80046b8 <UART_SetConfig+0x1288>
 80046a2:	230a      	movs	r3, #10
 80046a4:	e008      	b.n	80046b8 <UART_SetConfig+0x1288>
 80046a6:	2308      	movs	r3, #8
 80046a8:	e006      	b.n	80046b8 <UART_SetConfig+0x1288>
 80046aa:	2306      	movs	r3, #6
 80046ac:	e004      	b.n	80046b8 <UART_SetConfig+0x1288>
 80046ae:	2304      	movs	r3, #4
 80046b0:	e002      	b.n	80046b8 <UART_SetConfig+0x1288>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e000      	b.n	80046b8 <UART_SetConfig+0x1288>
 80046b6:	2301      	movs	r3, #1
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	085b      	lsrs	r3, r3, #1
 80046c4:	441a      	add	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	61fb      	str	r3, [r7, #28]
        break;
 80046d2:	e062      	b.n	800479a <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d04e      	beq.n	800477a <UART_SetConfig+0x134a>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d047      	beq.n	8004774 <UART_SetConfig+0x1344>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d040      	beq.n	800476e <UART_SetConfig+0x133e>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	2b03      	cmp	r3, #3
 80046f2:	d039      	beq.n	8004768 <UART_SetConfig+0x1338>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	2b04      	cmp	r3, #4
 80046fa:	d032      	beq.n	8004762 <UART_SetConfig+0x1332>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	2b05      	cmp	r3, #5
 8004702:	d02b      	beq.n	800475c <UART_SetConfig+0x132c>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	2b06      	cmp	r3, #6
 800470a:	d024      	beq.n	8004756 <UART_SetConfig+0x1326>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	2b07      	cmp	r3, #7
 8004712:	d01d      	beq.n	8004750 <UART_SetConfig+0x1320>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	2b08      	cmp	r3, #8
 800471a:	d016      	beq.n	800474a <UART_SetConfig+0x131a>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004720:	2b09      	cmp	r3, #9
 8004722:	d00f      	beq.n	8004744 <UART_SetConfig+0x1314>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004728:	2b0a      	cmp	r3, #10
 800472a:	d008      	beq.n	800473e <UART_SetConfig+0x130e>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	2b0b      	cmp	r3, #11
 8004732:	d101      	bne.n	8004738 <UART_SetConfig+0x1308>
 8004734:	2380      	movs	r3, #128	; 0x80
 8004736:	e022      	b.n	800477e <UART_SetConfig+0x134e>
 8004738:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800473c:	e01f      	b.n	800477e <UART_SetConfig+0x134e>
 800473e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004742:	e01c      	b.n	800477e <UART_SetConfig+0x134e>
 8004744:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004748:	e019      	b.n	800477e <UART_SetConfig+0x134e>
 800474a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800474e:	e016      	b.n	800477e <UART_SetConfig+0x134e>
 8004750:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004754:	e013      	b.n	800477e <UART_SetConfig+0x134e>
 8004756:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800475a:	e010      	b.n	800477e <UART_SetConfig+0x134e>
 800475c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8004760:	e00d      	b.n	800477e <UART_SetConfig+0x134e>
 8004762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004766:	e00a      	b.n	800477e <UART_SetConfig+0x134e>
 8004768:	f241 5355 	movw	r3, #5461	; 0x1555
 800476c:	e007      	b.n	800477e <UART_SetConfig+0x134e>
 800476e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004772:	e004      	b.n	800477e <UART_SetConfig+0x134e>
 8004774:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004778:	e001      	b.n	800477e <UART_SetConfig+0x134e>
 800477a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6852      	ldr	r2, [r2, #4]
 8004782:	0852      	lsrs	r2, r2, #1
 8004784:	441a      	add	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	fbb2 f3f3 	udiv	r3, r2, r3
 800478e:	b29b      	uxth	r3, r3
 8004790:	61fb      	str	r3, [r7, #28]
        break;
 8004792:	e002      	b.n	800479a <UART_SetConfig+0x136a>
      default:
        ret = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	76fb      	strb	r3, [r7, #27]
        break;
 8004798:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	2b0f      	cmp	r3, #15
 800479e:	d908      	bls.n	80047b2 <UART_SetConfig+0x1382>
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a6:	d204      	bcs.n	80047b2 <UART_SetConfig+0x1382>
    {
      huart->Instance->BRR = usartdiv;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	60da      	str	r2, [r3, #12]
 80047b0:	e001      	b.n	80047b6 <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80047d2:	7efb      	ldrb	r3, [r7, #27]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3728      	adds	r7, #40	; 0x28
 80047d8:	46bd      	mov	sp, r7
 80047da:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80047de:	bf00      	nop
 80047e0:	00f42400 	.word	0x00f42400
 80047e4:	0001e848 	.word	0x0001e848
 80047e8:	0003d090 	.word	0x0003d090
 80047ec:	0007a120 	.word	0x0007a120
 80047f0:	000f4240 	.word	0x000f4240
 80047f4:	00145855 	.word	0x00145855
 80047f8:	00186a00 	.word	0x00186a00
 80047fc:	001e8480 	.word	0x001e8480
 8004800:	0028b0aa 	.word	0x0028b0aa
 8004804:	003d0900 	.word	0x003d0900
 8004808:	007a1200 	.word	0x007a1200

0800480c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00a      	beq.n	8004836 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00a      	beq.n	800487a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00a      	beq.n	80048be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c2:	f003 0320 	and.w	r3, r3, #32
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00a      	beq.n	80048e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	430a      	orrs	r2, r1
 80048de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01a      	beq.n	8004922 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	430a      	orrs	r2, r1
 8004900:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800490a:	d10a      	bne.n	8004922 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	430a      	orrs	r2, r1
 8004942:	605a      	str	r2, [r3, #4]
  }
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af02      	add	r7, sp, #8
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004960:	f7fc fa44 	bl	8000dec <HAL_GetTick>
 8004964:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b08      	cmp	r3, #8
 8004972:	d10e      	bne.n	8004992 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004974:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f82c 	bl	80049e0 <UART_WaitOnFlagUntilTimeout>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e022      	b.n	80049d8 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b04      	cmp	r3, #4
 800499e:	d10e      	bne.n	80049be <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f816 	bl	80049e0 <UART_WaitOnFlagUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e00c      	b.n	80049d8 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2220      	movs	r2, #32
 80049c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2220      	movs	r2, #32
 80049ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	603b      	str	r3, [r7, #0]
 80049ec:	4613      	mov	r3, r2
 80049ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049f0:	e02c      	b.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f8:	d028      	beq.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fa:	f7fc f9f7 	bl	8000dec <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d302      	bcc.n	8004a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d11d      	bne.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a1e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0201 	bic.w	r2, r2, #1
 8004a2e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2220      	movs	r2, #32
 8004a34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e00f      	b.n	8004a6c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69da      	ldr	r2, [r3, #28]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	bf0c      	ite	eq
 8004a5c:	2301      	moveq	r3, #1
 8004a5e:	2300      	movne	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	79fb      	ldrb	r3, [r7, #7]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d0c3      	beq.n	80049f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d101      	bne.n	8004a8a <HAL_UARTEx_DisableFifoMode+0x16>
 8004a86:	2302      	movs	r3, #2
 8004a88:	e027      	b.n	8004ada <HAL_UARTEx_DisableFifoMode+0x66>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2224      	movs	r2, #36	; 0x24
 8004a96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0201 	bic.w	r2, r2, #1
 8004ab0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004ab8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b084      	sub	sp, #16
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d101      	bne.n	8004afe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004afa:	2302      	movs	r3, #2
 8004afc:	e02d      	b.n	8004b5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2224      	movs	r2, #36	; 0x24
 8004b0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 0201 	bic.w	r2, r2, #1
 8004b24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 f850 	bl	8004be0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b62:	b580      	push	{r7, lr}
 8004b64:	b084      	sub	sp, #16
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
 8004b6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d101      	bne.n	8004b7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004b76:	2302      	movs	r3, #2
 8004b78:	e02d      	b.n	8004bd6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2224      	movs	r2, #36	; 0x24
 8004b86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0201 	bic.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f812 	bl	8004be0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
	...

08004be0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b089      	sub	sp, #36	; 0x24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004be8:	4a2f      	ldr	r2, [pc, #188]	; (8004ca8 <UARTEx_SetNbDataToProcess+0xc8>)
 8004bea:	f107 0314 	add.w	r3, r7, #20
 8004bee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bf2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004bf6:	4a2d      	ldr	r2, [pc, #180]	; (8004cac <UARTEx_SetNbDataToProcess+0xcc>)
 8004bf8:	f107 030c 	add.w	r3, r7, #12
 8004bfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c00:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d108      	bne.n	8004c1e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004c1c:	e03d      	b.n	8004c9a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004c1e:	2308      	movs	r3, #8
 8004c20:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004c22:	2308      	movs	r3, #8
 8004c24:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	0e5b      	lsrs	r3, r3, #25
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	0f5b      	lsrs	r3, r3, #29
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	f003 0307 	and.w	r3, r3, #7
 8004c44:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004c46:	7fbb      	ldrb	r3, [r7, #30]
 8004c48:	7f3a      	ldrb	r2, [r7, #28]
 8004c4a:	f107 0120 	add.w	r1, r7, #32
 8004c4e:	440a      	add	r2, r1
 8004c50:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8004c54:	fb02 f303 	mul.w	r3, r2, r3
 8004c58:	7f3a      	ldrb	r2, [r7, #28]
 8004c5a:	f107 0120 	add.w	r1, r7, #32
 8004c5e:	440a      	add	r2, r1
 8004c60:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004c64:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004c70:	7ffb      	ldrb	r3, [r7, #31]
 8004c72:	7f7a      	ldrb	r2, [r7, #29]
 8004c74:	f107 0120 	add.w	r1, r7, #32
 8004c78:	440a      	add	r2, r1
 8004c7a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	7f7a      	ldrb	r2, [r7, #29]
 8004c84:	f107 0120 	add.w	r1, r7, #32
 8004c88:	440a      	add	r2, r1
 8004c8a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004c8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004c9a:	bf00      	nop
 8004c9c:	3724      	adds	r7, #36	; 0x24
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	08004d20 	.word	0x08004d20
 8004cac:	08004d28 	.word	0x08004d28

08004cb0 <__libc_init_array>:
 8004cb0:	b570      	push	{r4, r5, r6, lr}
 8004cb2:	4e0d      	ldr	r6, [pc, #52]	; (8004ce8 <__libc_init_array+0x38>)
 8004cb4:	4c0d      	ldr	r4, [pc, #52]	; (8004cec <__libc_init_array+0x3c>)
 8004cb6:	1ba4      	subs	r4, r4, r6
 8004cb8:	10a4      	asrs	r4, r4, #2
 8004cba:	2500      	movs	r5, #0
 8004cbc:	42a5      	cmp	r5, r4
 8004cbe:	d109      	bne.n	8004cd4 <__libc_init_array+0x24>
 8004cc0:	4e0b      	ldr	r6, [pc, #44]	; (8004cf0 <__libc_init_array+0x40>)
 8004cc2:	4c0c      	ldr	r4, [pc, #48]	; (8004cf4 <__libc_init_array+0x44>)
 8004cc4:	f000 f820 	bl	8004d08 <_init>
 8004cc8:	1ba4      	subs	r4, r4, r6
 8004cca:	10a4      	asrs	r4, r4, #2
 8004ccc:	2500      	movs	r5, #0
 8004cce:	42a5      	cmp	r5, r4
 8004cd0:	d105      	bne.n	8004cde <__libc_init_array+0x2e>
 8004cd2:	bd70      	pop	{r4, r5, r6, pc}
 8004cd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cd8:	4798      	blx	r3
 8004cda:	3501      	adds	r5, #1
 8004cdc:	e7ee      	b.n	8004cbc <__libc_init_array+0xc>
 8004cde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ce2:	4798      	blx	r3
 8004ce4:	3501      	adds	r5, #1
 8004ce6:	e7f2      	b.n	8004cce <__libc_init_array+0x1e>
 8004ce8:	08004d60 	.word	0x08004d60
 8004cec:	08004d60 	.word	0x08004d60
 8004cf0:	08004d60 	.word	0x08004d60
 8004cf4:	08004d64 	.word	0x08004d64

08004cf8 <memset>:
 8004cf8:	4402      	add	r2, r0
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d100      	bne.n	8004d02 <memset+0xa>
 8004d00:	4770      	bx	lr
 8004d02:	f803 1b01 	strb.w	r1, [r3], #1
 8004d06:	e7f9      	b.n	8004cfc <memset+0x4>

08004d08 <_init>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	bf00      	nop
 8004d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0e:	bc08      	pop	{r3}
 8004d10:	469e      	mov	lr, r3
 8004d12:	4770      	bx	lr

08004d14 <_fini>:
 8004d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d16:	bf00      	nop
 8004d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d1a:	bc08      	pop	{r3}
 8004d1c:	469e      	mov	lr, r3
 8004d1e:	4770      	bx	lr
