
CANRx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011afc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a38  08011cfc  08011cfc  00021cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012734  08012734  0003016c  2**0
                  CONTENTS
  4 .ARM          00000008  08012734  08012734  00022734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801273c  0801273c  0003016c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801273c  0801273c  0002273c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012740  08012740  00022740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000016c  20000000  08012744  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004584  2000016c  080128b0  0003016c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200046f0  080128b0  000346f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0003016c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003019a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022fd5  00000000  00000000  000301dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000051b1  00000000  00000000  000531b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c28  00000000  00000000  00058368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000157b  00000000  00000000  00059f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e8b5  00000000  00000000  0005b50b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026618  00000000  00000000  00089dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010211f  00000000  00000000  000b03d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007e54  00000000  00000000  001b24f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  001ba34c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000016c 	.word	0x2000016c
 800021c:	00000000 	.word	0x00000000
 8000220:	08011ce4 	.word	0x08011ce4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000170 	.word	0x20000170
 800023c:	08011ce4 	.word	0x08011ce4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08e      	sub	sp, #56	; 0x38
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f001 fb70 	bl	8001cc6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f9f3 	bl	80009d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 fb47 	bl	8000c7c <MX_GPIO_Init>
  MX_CAN1_Init();
 80005ee:	f000 fa57 	bl	8000aa0 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 80005f2:	f000 faed 	bl	8000bd0 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 80005f6:	f00f fc51 	bl	800fe9c <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 80005fa:	f000 fa87 	bl	8000b0c <MX_I2C1_Init>
  MX_DMA_Init();
 80005fe:	f000 fb17 	bl	8000c30 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  DS1307_Init(&hi2c1);
 8000602:	48b1      	ldr	r0, [pc, #708]	; (80008c8 <main+0x2ec>)
 8000604:	f001 fa70 	bl	8001ae8 <DS1307_Init>
		RESET_STATE,
		POWER_OFF
	} state_t;

	//Starting state is PERIPHERAL_INIT
	state_t state = TURN_ON;
 8000608:	2300      	movs	r3, #0
 800060a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint32_t byteswritten; /* File write/read counts */
#ifdef VERBOSE_DEBUGGING
	uint32_t buffer_emptyings = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t total_size = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif
	uint8_t writing_failed = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		switch (state) {
 800061c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000620:	2b0c      	cmp	r3, #12
 8000622:	f200 81b3 	bhi.w	800098c <main+0x3b0>
 8000626:	a201      	add	r2, pc, #4	; (adr r2, 800062c <main+0x50>)
 8000628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800062c:	08000661 	.word	0x08000661
 8000630:	0800068b 	.word	0x0800068b
 8000634:	080006d7 	.word	0x080006d7
 8000638:	08000755 	.word	0x08000755
 800063c:	0800099f 	.word	0x0800099f
 8000640:	0800099f 	.word	0x0800099f
 8000644:	0800077f 	.word	0x0800077f
 8000648:	0800099f 	.word	0x0800099f
 800064c:	08000819 	.word	0x08000819
 8000650:	0800099f 	.word	0x0800099f
 8000654:	08000849 	.word	0x08000849
 8000658:	0800091d 	.word	0x0800091d
 800065c:	08000977 	.word	0x08000977
		 * Transition out:
		 * 	If power switch is set to on position -> PERIFPHERAL_INIT
		 * 	else (power switch is set to off) -> POWER_OFF
		 */
		case TURN_ON:
			POWER_STATE = HAL_GPIO_ReadPin(PowerSwitch_GPIO_Port, PowerSwitch_Pin);
 8000660:	2102      	movs	r1, #2
 8000662:	489a      	ldr	r0, [pc, #616]	; (80008cc <main+0x2f0>)
 8000664:	f003 f840 	bl	80036e8 <HAL_GPIO_ReadPin>
 8000668:	4603      	mov	r3, r0
 800066a:	461a      	mov	r2, r3
 800066c:	4b98      	ldr	r3, [pc, #608]	; (80008d0 <main+0x2f4>)
 800066e:	701a      	strb	r2, [r3, #0]
			state = POWER_STATE ? PERIPHERAL_INIT : POWER_OFF;
 8000670:	4b97      	ldr	r3, [pc, #604]	; (80008d0 <main+0x2f4>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <main+0xa0>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <main+0xa2>
 800067c:	230c      	movs	r3, #12
 800067e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			NEW_LOG_FLAG = 0;
 8000682:	4b94      	ldr	r3, [pc, #592]	; (80008d4 <main+0x2f8>)
 8000684:	2200      	movs	r2, #0
 8000686:	701a      	strb	r2, [r3, #0]
			break;
 8000688:	e18e      	b.n	80009a8 <main+0x3cc>
		 * Transition out:
		 * 	Always -> CREATE_LOG_FILE
		 */
		case PERIPHERAL_INIT:
			// Reset both buffers
			data_buffer[0][0] = '\00';
 800068a:	4b93      	ldr	r3, [pc, #588]	; (80008d8 <main+0x2fc>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]
			data_buffer[1][0] = '\00';
 8000690:	4b91      	ldr	r3, [pc, #580]	; (80008d8 <main+0x2fc>)
 8000692:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000696:	2200      	movs	r2, #0
 8000698:	715a      	strb	r2, [r3, #5]
			buffer_fill_level[0] = 0;
 800069a:	4b90      	ldr	r3, [pc, #576]	; (80008dc <main+0x300>)
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
			buffer_fill_level[1] = 0;
 80006a0:	4b8e      	ldr	r3, [pc, #568]	; (80008dc <main+0x300>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	705a      	strb	r2, [r3, #1]
			current_buffer = 0;
 80006a6:	4b8e      	ldr	r3, [pc, #568]	; (80008e0 <main+0x304>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	701a      	strb	r2, [r3, #0]

			CANRX_ERROR_T ERROR_CODE = INIT_PERIPHERALS();
 80006ac:	f000 fbe2 	bl	8000e74 <INIT_PERIPHERALS>
 80006b0:	4603      	mov	r3, r0
 80006b2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			if (ERROR_CODE != PERIPHERAL_INIT_SUCCESSFUL) {
 80006b6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80006ba:	2b07      	cmp	r3, #7
 80006bc:	d007      	beq.n	80006ce <main+0xf2>
				HAL_Delay(1000);
 80006be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006c2:	f001 fb5d 	bl	8001d80 <HAL_Delay>
				state = TURN_ON;
 80006c6:	2300      	movs	r3, #0
 80006c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 80006cc:	e16c      	b.n	80009a8 <main+0x3cc>
			}
			else {
				state = CREATE_LOG_FILE;
 80006ce:	2302      	movs	r3, #2
 80006d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}
			break;
 80006d4:	e168      	b.n	80009a8 <main+0x3cc>
		 * Transition out:
		 * 	Always -> STANDBY
		 */
		case CREATE_LOG_FILE:
#ifdef VERBOSE_DEBUGGING
			printf("Creating new log file...\r\n");
 80006d6:	4883      	ldr	r0, [pc, #524]	; (80008e4 <main+0x308>)
 80006d8:	f010 fb7e 	bl	8010dd8 <puts>
#endif
			if (CREATE_NEW_LOG() != LOG_CREATION_SUCCESSFUL) {
 80006dc:	f000 fcf0 	bl	80010c0 <CREATE_NEW_LOG>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b08      	cmp	r3, #8
 80006e4:	d003      	beq.n	80006ee <main+0x112>
				state = RESET_STATE;
 80006e6:	230b      	movs	r3, #11
 80006e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 80006ec:	e15c      	b.n	80009a8 <main+0x3cc>
			}
			// Starting CANRx interrupts
			if (HAL_CAN_ActivateNotification(&hcan1,
 80006ee:	2102      	movs	r1, #2
 80006f0:	487d      	ldr	r0, [pc, #500]	; (80008e8 <main+0x30c>)
 80006f2:	f001 ff18 	bl	8002526 <HAL_CAN_ActivateNotification>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d006      	beq.n	800070a <main+0x12e>
					CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
				/* Notification Error */
#ifdef VERBOSE_DEBUGGING
				printf("Failed to activate CAN\r\n");
 80006fc:	487b      	ldr	r0, [pc, #492]	; (80008ec <main+0x310>)
 80006fe:	f010 fb6b 	bl	8010dd8 <puts>
#endif
				state = RESET_STATE;
 8000702:	230b      	movs	r3, #11
 8000704:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 8000708:	e14e      	b.n	80009a8 <main+0x3cc>
			}

			// Turn Green LED on (turns Red LED off)
#ifdef VERBOSE_DEBUGGING
			printf("Ready to receive messages!\r\n");
 800070a:	4879      	ldr	r0, [pc, #484]	; (80008f0 <main+0x314>)
 800070c:	f010 fb64 	bl	8010dd8 <puts>
#endif

			// purge FIFO in case there are old messages
			while (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 0) {
 8000710:	e010      	b.n	8000734 <main+0x158>
				CAN_RxHeaderTypeDef RxHeader;
				uint8_t rcvd_msg[8];
				if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, rcvd_msg) != HAL_OK) {
 8000712:	463b      	mov	r3, r7
 8000714:	f107 0208 	add.w	r2, r7, #8
 8000718:	2100      	movs	r1, #0
 800071a:	4873      	ldr	r0, [pc, #460]	; (80008e8 <main+0x30c>)
 800071c:	f001 fdc9 	bl	80022b2 <HAL_CAN_GetRxMessage>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d006      	beq.n	8000734 <main+0x158>
#ifdef VERBOSE_DEBUGGING
						printf("Failed to initialize CAN FIFO\r\n");
 8000726:	4873      	ldr	r0, [pc, #460]	; (80008f4 <main+0x318>)
 8000728:	f010 fb56 	bl	8010dd8 <puts>
#endif
						state = RESET_STATE;
 800072c:	230b      	movs	r3, #11
 800072e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000732:	e006      	b.n	8000742 <main+0x166>
			while (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 0) {
 8000734:	2100      	movs	r1, #0
 8000736:	486c      	ldr	r0, [pc, #432]	; (80008e8 <main+0x30c>)
 8000738:	f001 fecd 	bl	80024d6 <HAL_CAN_GetRxFifoFillLevel>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d1e7      	bne.n	8000712 <main+0x136>
						break;
					}
			}

			HAL_GPIO_WritePin(StatusSignal_GPIO_Port, StatusSignal_Pin, GPIO_PIN_SET); // Successful LED
 8000742:	2201      	movs	r2, #1
 8000744:	2101      	movs	r1, #1
 8000746:	4861      	ldr	r0, [pc, #388]	; (80008cc <main+0x2f0>)
 8000748:	f002 ffe6 	bl	8003718 <HAL_GPIO_WritePin>

			state = STANDBY;
 800074c:	2303      	movs	r3, #3
 800074e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 8000752:	e129      	b.n	80009a8 <main+0x3cc>
		 * 	If power switch is set to off position or the new file button is clicked -> RESET_STATE
		 * 	Else if the current buffer is filled -> SD_CARD_WRITE
		 * 	Else -> STANDBY
		 */
		case STANDBY:
			if (!POWER_STATE || NEW_LOG_FLAG) //Power switch is off or new log file
 8000754:	4b5e      	ldr	r3, [pc, #376]	; (80008d0 <main+0x2f4>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d003      	beq.n	8000764 <main+0x188>
 800075c:	4b5d      	ldr	r3, [pc, #372]	; (80008d4 <main+0x2f8>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d003      	beq.n	800076c <main+0x190>
				state = RESET_STATE;
 8000764:	230b      	movs	r3, #11
 8000766:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			else if (is_buffer_filled) //Buffer is filled
				state = SD_CARD_WRITE;
			break;
 800076a:	e11a      	b.n	80009a2 <main+0x3c6>
			else if (is_buffer_filled) //Buffer is filled
 800076c:	4b62      	ldr	r3, [pc, #392]	; (80008f8 <main+0x31c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	f000 8116 	beq.w	80009a2 <main+0x3c6>
				state = SD_CARD_WRITE;
 8000776:	2306      	movs	r3, #6
 8000778:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 800077c:	e111      	b.n	80009a2 <main+0x3c6>
		 *
		 * Transition out:
		 *	Always -> USB_TRANSMIT
		 */
		case SD_CARD_WRITE:
			if (f_write(&SDFile, data_buffer[!current_buffer], BUFFER_TOTAL_SIZE, (void*) &byteswritten) != FR_OK || byteswritten == 0) {
 800077e:	4b58      	ldr	r3, [pc, #352]	; (80008e0 <main+0x304>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	bf0c      	ite	eq
 8000786:	2301      	moveq	r3, #1
 8000788:	2300      	movne	r3, #0
 800078a:	b2db      	uxtb	r3, r3
 800078c:	461a      	mov	r2, r3
 800078e:	4613      	mov	r3, r2
 8000790:	029b      	lsls	r3, r3, #10
 8000792:	4413      	add	r3, r2
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	4413      	add	r3, r2
 8000798:	4a4f      	ldr	r2, [pc, #316]	; (80008d8 <main+0x2fc>)
 800079a:	1899      	adds	r1, r3, r2
 800079c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007a0:	f241 0204 	movw	r2, #4100	; 0x1004
 80007a4:	4855      	ldr	r0, [pc, #340]	; (80008fc <main+0x320>)
 80007a6:	f00e fef9 	bl	800f59c <f_write>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d102      	bne.n	80007b6 <main+0x1da>
 80007b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d120      	bne.n	80007f8 <main+0x21c>
#ifdef VERBOSE_DEBUGGING
				printf("Writing Failed!\r\n");
 80007b6:	4852      	ldr	r0, [pc, #328]	; (8000900 <main+0x324>)
 80007b8:	f010 fb0e 	bl	8010dd8 <puts>
#endif
				writing_failed++;
 80007bc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80007c0:	3301      	adds	r3, #1
 80007c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				if (writing_failed == 3) {
 80007c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80007ca:	2b03      	cmp	r3, #3
 80007cc:	d106      	bne.n	80007dc <main+0x200>
#ifdef VERBOSE_DEBUGGING
					printf("Writing Failed 3 Consecutive Times. Rebooting...\r\n");
 80007ce:	484d      	ldr	r0, [pc, #308]	; (8000904 <main+0x328>)
 80007d0:	f010 fb02 	bl	8010dd8 <puts>
#endif
					state = RESET_STATE;
 80007d4:	230b      	movs	r3, #11
 80007d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					break;
 80007da:	e0e5      	b.n	80009a8 <main+0x3cc>
				}
				if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_SET)
 80007dc:	2104      	movs	r1, #4
 80007de:	483b      	ldr	r0, [pc, #236]	; (80008cc <main+0x2f0>)
 80007e0:	f002 ff82 	bl	80036e8 <HAL_GPIO_ReadPin>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d006      	beq.n	80007f8 <main+0x21c>
			    {
#ifdef VERBOSE_DEBUGGING
						printf("SD Card Missing.\r\n");
 80007ea:	4847      	ldr	r0, [pc, #284]	; (8000908 <main+0x32c>)
 80007ec:	f010 faf4 	bl	8010dd8 <puts>
#endif
						state = RESET_STATE;
 80007f0:	230b      	movs	r3, #11
 80007f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
 80007f6:	e0d7      	b.n	80009a8 <main+0x3cc>
			    }

			}
			if (f_sync(&SDFile) != FR_OK) {
 80007f8:	4840      	ldr	r0, [pc, #256]	; (80008fc <main+0x320>)
 80007fa:	f00f f844 	bl	800f886 <f_sync>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <main+0x22e>
#ifdef VERBOSE_DEBUGGING
				printf("Sync Failed!\r\n");
 8000804:	4841      	ldr	r0, [pc, #260]	; (800090c <main+0x330>)
 8000806:	f010 fae7 	bl	8010dd8 <puts>
#endif
			}
			writing_failed = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			state = USB_TRANSMIT;
 8000810:	2308      	movs	r3, #8
 8000812:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 8000816:	e0c7      	b.n	80009a8 <main+0x3cc>
		 *
		 * Transition out:
		 *	Always -> RESET_BUFFER
		 */
		case USB_TRANSMIT:
			CDC_Transmit_FS(data_buffer[!current_buffer], BUFFER_TOTAL_SIZE);
 8000818:	4b31      	ldr	r3, [pc, #196]	; (80008e0 <main+0x304>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	bf0c      	ite	eq
 8000820:	2301      	moveq	r3, #1
 8000822:	2300      	movne	r3, #0
 8000824:	b2db      	uxtb	r3, r3
 8000826:	461a      	mov	r2, r3
 8000828:	4613      	mov	r3, r2
 800082a:	029b      	lsls	r3, r3, #10
 800082c:	4413      	add	r3, r2
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	4413      	add	r3, r2
 8000832:	4a29      	ldr	r2, [pc, #164]	; (80008d8 <main+0x2fc>)
 8000834:	4413      	add	r3, r2
 8000836:	f241 0104 	movw	r1, #4100	; 0x1004
 800083a:	4618      	mov	r0, r3
 800083c:	f00f fbec 	bl	8010018 <CDC_Transmit_FS>
			state = RESET_BUFFER;
 8000840:	230a      	movs	r3, #10
 8000842:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 8000846:	e0af      	b.n	80009a8 <main+0x3cc>
		 *	Always -> STANDBY
		 */
		case RESET_BUFFER:
			// bookkeeping information (just for debugging)
#ifdef VERBOSE_DEBUGGING
			buffer_emptyings++;
 8000848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800084a:	3301      	adds	r3, #1
 800084c:	633b      	str	r3, [r7, #48]	; 0x30
			total_size += byteswritten;
 800084e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000850:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000852:	4413      	add	r3, r2
 8000854:	62fb      	str	r3, [r7, #44]	; 0x2c
			printf("emptied buffer %d\r\n", !current_buffer);
 8000856:	4b22      	ldr	r3, [pc, #136]	; (80008e0 <main+0x304>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	bf0c      	ite	eq
 800085e:	2301      	moveq	r3, #1
 8000860:	2300      	movne	r3, #0
 8000862:	b2db      	uxtb	r3, r3
 8000864:	4619      	mov	r1, r3
 8000866:	482a      	ldr	r0, [pc, #168]	; (8000910 <main+0x334>)
 8000868:	f010 fa50 	bl	8010d0c <iprintf>
			printf("buffers emptied: %ld\r\n", buffer_emptyings);
 800086c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800086e:	4829      	ldr	r0, [pc, #164]	; (8000914 <main+0x338>)
 8000870:	f010 fa4c 	bl	8010d0c <iprintf>
			printf("Wrote buffer sizeof: %ld\r\n", byteswritten);
 8000874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000876:	4619      	mov	r1, r3
 8000878:	4827      	ldr	r0, [pc, #156]	; (8000918 <main+0x33c>)
 800087a:	f010 fa47 	bl	8010d0c <iprintf>
#endif
			// Reset buffer that was just sent to SD and USB
			data_buffer[!current_buffer][0] = '\00';
 800087e:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <main+0x304>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	bf0c      	ite	eq
 8000886:	2301      	moveq	r3, #1
 8000888:	2300      	movne	r3, #0
 800088a:	b2db      	uxtb	r3, r3
 800088c:	461a      	mov	r2, r3
 800088e:	4912      	ldr	r1, [pc, #72]	; (80008d8 <main+0x2fc>)
 8000890:	4613      	mov	r3, r2
 8000892:	029b      	lsls	r3, r3, #10
 8000894:	4413      	add	r3, r2
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	4413      	add	r3, r2
 800089a:	440b      	add	r3, r1
 800089c:	2200      	movs	r2, #0
 800089e:	701a      	strb	r2, [r3, #0]
			buffer_fill_level[!current_buffer] = 0;
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <main+0x304>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	bf0c      	ite	eq
 80008a8:	2301      	moveq	r3, #1
 80008aa:	2300      	movne	r3, #0
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	461a      	mov	r2, r3
 80008b0:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <main+0x300>)
 80008b2:	2100      	movs	r1, #0
 80008b4:	5499      	strb	r1, [r3, r2]
			is_buffer_filled = 0;
 80008b6:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <main+0x31c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]

			byteswritten = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	; 0x24

			state = STANDBY;
 80008c0:	2303      	movs	r3, #3
 80008c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 80008c6:	e06f      	b.n	80009a8 <main+0x3cc>
 80008c8:	200001b0 	.word	0x200001b0
 80008cc:	40021800 	.word	0x40021800
 80008d0:	200004e8 	.word	0x200004e8
 80008d4:	200004e9 	.word	0x200004e9
 80008d8:	200004ec 	.word	0x200004ec
 80008dc:	200024f8 	.word	0x200024f8
 80008e0:	200024fa 	.word	0x200024fa
 80008e4:	08011d08 	.word	0x08011d08
 80008e8:	20000188 	.word	0x20000188
 80008ec:	08011d24 	.word	0x08011d24
 80008f0:	08011d3c 	.word	0x08011d3c
 80008f4:	08011d58 	.word	0x08011d58
 80008f8:	200024fb 	.word	0x200024fb
 80008fc:	20002750 	.word	0x20002750
 8000900:	08011d78 	.word	0x08011d78
 8000904:	08011d8c 	.word	0x08011d8c
 8000908:	08011dc0 	.word	0x08011dc0
 800090c:	08011dd4 	.word	0x08011dd4
 8000910:	08011de4 	.word	0x08011de4
 8000914:	08011df8 	.word	0x08011df8
 8000918:	08011e10 	.word	0x08011e10
		 *	If power switch is in off position -> POWER_OFF
		 *	Else (button was pressed) -> TURN_ON
		 */
		case RESET_STATE:
			// Turn off CAN interrupt
			HAL_CAN_DeactivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800091c:	2102      	movs	r1, #2
 800091e:	4823      	ldr	r0, [pc, #140]	; (80009ac <main+0x3d0>)
 8000920:	f001 fe27 	bl	8002572 <HAL_CAN_DeactivateNotification>
			HAL_CAN_Stop(&hcan1);
 8000924:	4821      	ldr	r0, [pc, #132]	; (80009ac <main+0x3d0>)
 8000926:	f001 fc7b 	bl	8002220 <HAL_CAN_Stop>

			// Turn Red LED on (Green LED turns off)
			HAL_GPIO_WritePin(StatusSignal_GPIO_Port, StatusSignal_Pin, GPIO_PIN_RESET); //Red LED
 800092a:	2200      	movs	r2, #0
 800092c:	2101      	movs	r1, #1
 800092e:	4820      	ldr	r0, [pc, #128]	; (80009b0 <main+0x3d4>)
 8000930:	f002 fef2 	bl	8003718 <HAL_GPIO_WritePin>

#ifdef VERBOSE_DEBUGGING
			// Debugging information
			printf("total sizeof: %ld\r\n", total_size);
 8000934:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000936:	481f      	ldr	r0, [pc, #124]	; (80009b4 <main+0x3d8>)
 8000938:	f010 f9e8 	bl	8010d0c <iprintf>
			total_size = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	62fb      	str	r3, [r7, #44]	; 0x2c
			buffer_emptyings = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	633b      	str	r3, [r7, #48]	; 0x30
			printf("Unmounting SD Card!\r\n");
 8000944:	481c      	ldr	r0, [pc, #112]	; (80009b8 <main+0x3dc>)
 8000946:	f010 fa47 	bl	8010dd8 <puts>
#endif
			f_close(&SDFile);
 800094a:	481c      	ldr	r0, [pc, #112]	; (80009bc <main+0x3e0>)
 800094c:	f00f f819 	bl	800f982 <f_close>
			f_mount(0, (TCHAR const*) NULL, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	2000      	movs	r0, #0
 8000956:	f00e fc1d 	bl	800f194 <f_mount>

			if (!POWER_STATE) {
 800095a:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <main+0x3e4>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d105      	bne.n	800096e <main+0x392>
				state = POWER_OFF;
 8000962:	230c      	movs	r3, #12
 8000964:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#ifdef VERBOSE_DEBUGGING
				printf("Turning off!\r\n");
 8000968:	4816      	ldr	r0, [pc, #88]	; (80009c4 <main+0x3e8>)
 800096a:	f010 fa35 	bl	8010dd8 <puts>
#endif
			}

			state = TURN_ON; // button was pressed
 800096e:	2300      	movs	r3, #0
 8000970:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 8000974:	e018      	b.n	80009a8 <main+0x3cc>
		 * Transition out:
		 *	If power switch is in the on position -> TURN_ON
		 *	Else -> POWER_OFF
		 */
		case POWER_OFF:
			if (POWER_STATE) {
 8000976:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <main+0x3e4>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d013      	beq.n	80009a6 <main+0x3ca>
				state = TURN_ON;
 800097e:	2300      	movs	r3, #0
 8000980:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

#ifdef VERBOSE_DEBUGGING
				printf("\r\nTurning back on!\r\n");
 8000984:	4810      	ldr	r0, [pc, #64]	; (80009c8 <main+0x3ec>)
 8000986:	f010 fa27 	bl	8010dd8 <puts>
#endif
			}
			break;
 800098a:	e00c      	b.n	80009a6 <main+0x3ca>

		default:
			HAL_GPIO_WritePin(StatusSignal_GPIO_Port, StatusSignal_Pin,
 800098c:	2200      	movs	r2, #0
 800098e:	2101      	movs	r1, #1
 8000990:	4807      	ldr	r0, [pc, #28]	; (80009b0 <main+0x3d4>)
 8000992:	f002 fec1 	bl	8003718 <HAL_GPIO_WritePin>
								GPIO_PIN_RESET); // Red LED

#ifdef VERBOSE_DEBUGGING
			printf("CAN logger in unknown state!\r\n");
 8000996:	480d      	ldr	r0, [pc, #52]	; (80009cc <main+0x3f0>)
 8000998:	f010 fa1e 	bl	8010dd8 <puts>
#endif
			break;
 800099c:	e004      	b.n	80009a8 <main+0x3cc>
			break;
 800099e:	bf00      	nop
 80009a0:	e63c      	b.n	800061c <main+0x40>
			break;
 80009a2:	bf00      	nop
 80009a4:	e63a      	b.n	800061c <main+0x40>
			break;
 80009a6:	bf00      	nop
		switch (state) {
 80009a8:	e638      	b.n	800061c <main+0x40>
 80009aa:	bf00      	nop
 80009ac:	20000188 	.word	0x20000188
 80009b0:	40021800 	.word	0x40021800
 80009b4:	08011e2c 	.word	0x08011e2c
 80009b8:	08011e40 	.word	0x08011e40
 80009bc:	20002750 	.word	0x20002750
 80009c0:	200004e8 	.word	0x200004e8
 80009c4:	08011e58 	.word	0x08011e58
 80009c8:	08011e68 	.word	0x08011e68
 80009cc:	08011e7c 	.word	0x08011e7c

080009d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b094      	sub	sp, #80	; 0x50
 80009d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	2234      	movs	r2, #52	; 0x34
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f010 fa11 	bl	8010e06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e4:	f107 0308 	add.w	r3, r7, #8
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f4:	4b28      	ldr	r3, [pc, #160]	; (8000a98 <SystemClock_Config+0xc8>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f8:	4a27      	ldr	r2, [pc, #156]	; (8000a98 <SystemClock_Config+0xc8>)
 80009fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000a00:	4b25      	ldr	r3, [pc, #148]	; (8000a98 <SystemClock_Config+0xc8>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a0c:	4b23      	ldr	r3, [pc, #140]	; (8000a9c <SystemClock_Config+0xcc>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a14:	4a21      	ldr	r2, [pc, #132]	; (8000a9c <SystemClock_Config+0xcc>)
 8000a16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a1a:	6013      	str	r3, [r2, #0]
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	; (8000a9c <SystemClock_Config+0xcc>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a24:	603b      	str	r3, [r7, #0]
 8000a26:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a32:	2302      	movs	r3, #2
 8000a34:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a3a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a3c:	2304      	movs	r3, #4
 8000a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000a40:	2360      	movs	r3, #96	; 0x60
 8000a42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a44:	2304      	movs	r3, #4
 8000a46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a48:	2304      	movs	r3, #4
 8000a4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	4618      	mov	r0, r3
 8000a56:	f004 fed3 	bl	8005800 <HAL_RCC_OscConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a60:	f000 fc72 	bl	8001348 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a64:	230f      	movs	r3, #15
 8000a66:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a7a:	f107 0308 	add.w	r3, r7, #8
 8000a7e:	2101      	movs	r1, #1
 8000a80:	4618      	mov	r0, r3
 8000a82:	f005 f96b 	bl	8005d5c <HAL_RCC_ClockConfig>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a8c:	f000 fc5c 	bl	8001348 <Error_Handler>
  }
}
 8000a90:	bf00      	nop
 8000a92:	3750      	adds	r7, #80	; 0x50
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40007000 	.word	0x40007000

08000aa0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000aa6:	4a18      	ldr	r2, [pc, #96]	; (8000b08 <MX_CAN1_Init+0x68>)
 8000aa8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000aaa:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000aac:	2203      	movs	r2, #3
 8000aae:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000abe:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000ac2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ac6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000aca:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000acc:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ad8:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ade:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ae4:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000aea:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000af0:	4804      	ldr	r0, [pc, #16]	; (8000b04 <MX_CAN1_Init+0x64>)
 8000af2:	f001 f969 	bl	8001dc8 <HAL_CAN_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000afc:	f000 fc24 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000188 	.word	0x20000188
 8000b08:	40006400 	.word	0x40006400

08000b0c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b12:	4a1c      	ldr	r2, [pc, #112]	; (8000b84 <MX_I2C1_Init+0x78>)
 8000b14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 8000b16:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b18:	4a1b      	ldr	r2, [pc, #108]	; (8000b88 <MX_I2C1_Init+0x7c>)
 8000b1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b1c:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b46:	480e      	ldr	r0, [pc, #56]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b48:	f002 fe24 	bl	8003794 <HAL_I2C_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b52:	f000 fbf9 	bl	8001348 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b56:	2100      	movs	r1, #0
 8000b58:	4809      	ldr	r0, [pc, #36]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b5a:	f003 fb01 	bl	8004160 <HAL_I2CEx_ConfigAnalogFilter>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b64:	f000 fbf0 	bl	8001348 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4805      	ldr	r0, [pc, #20]	; (8000b80 <MX_I2C1_Init+0x74>)
 8000b6c:	f003 fb43 	bl	80041f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b76:	f000 fbe7 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	200001b0 	.word	0x200001b0
 8000b84:	40005400 	.word	0x40005400
 8000b88:	00506682 	.word	0x00506682

08000b8c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_SDMMC1_SD_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000b90:	4b0d      	ldr	r3, [pc, #52]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000b92:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <MX_SDMMC1_SD_Init+0x40>)
 8000b94:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000b96:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000ba2:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000ba8:	4b07      	ldr	r3, [pc, #28]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000bb0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bb4:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000bb6:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */
  return HAL_SD_Init(&hsd1);
 8000bbc:	4802      	ldr	r0, [pc, #8]	; (8000bc8 <MX_SDMMC1_SD_Init+0x3c>)
 8000bbe:	f005 ff1b 	bl	80069f8 <HAL_SD_Init>
 8000bc2:	4603      	mov	r3, r0
  /* USER CODE END SDMMC1_Init 2 */

}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000204 	.word	0x20000204
 8000bcc:	40012c00 	.word	0x40012c00

08000bd0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000bd6:	4a15      	ldr	r2, [pc, #84]	; (8000c2c <MX_USART3_UART_Init+0x5c>)
 8000bd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000bdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000be0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000be2:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000bf6:	220c      	movs	r2, #12
 8000bf8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c12:	4805      	ldr	r0, [pc, #20]	; (8000c28 <MX_USART3_UART_Init+0x58>)
 8000c14:	f007 f818 	bl	8007c48 <HAL_UART_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000c1e:	f000 fb93 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000348 	.word	0x20000348
 8000c2c:	40004800 	.word	0x40004800

08000c30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <MX_DMA_Init+0x48>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a0f      	ldr	r2, [pc, #60]	; (8000c78 <MX_DMA_Init+0x48>)
 8000c3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <MX_DMA_Init+0x48>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2100      	movs	r1, #0
 8000c52:	203b      	movs	r0, #59	; 0x3b
 8000c54:	f001 ffbf 	bl	8002bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000c58:	203b      	movs	r0, #59	; 0x3b
 8000c5a:	f001 ffd8 	bl	8002c0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	2045      	movs	r0, #69	; 0x45
 8000c64:	f001 ffb7 	bl	8002bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000c68:	2045      	movs	r0, #69	; 0x45
 8000c6a:	f001 ffd0 	bl	8002c0e <HAL_NVIC_EnableIRQ>

}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800

08000c7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08e      	sub	sp, #56	; 0x38
 8000c80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
 8000c90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c92:	4b74      	ldr	r3, [pc, #464]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a73      	ldr	r2, [pc, #460]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000c98:	f043 0304 	orr.w	r3, r3, #4
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b71      	ldr	r3, [pc, #452]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0304 	and.w	r3, r3, #4
 8000ca6:	623b      	str	r3, [r7, #32]
 8000ca8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000caa:	4b6e      	ldr	r3, [pc, #440]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a6d      	ldr	r2, [pc, #436]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b6b      	ldr	r3, [pc, #428]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cbe:	61fb      	str	r3, [r7, #28]
 8000cc0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cc2:	4b68      	ldr	r3, [pc, #416]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4a67      	ldr	r2, [pc, #412]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cc8:	f043 0320 	orr.w	r3, r3, #32
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b65      	ldr	r3, [pc, #404]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f003 0320 	and.w	r3, r3, #32
 8000cd6:	61bb      	str	r3, [r7, #24]
 8000cd8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cda:	4b62      	ldr	r3, [pc, #392]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	4a61      	ldr	r2, [pc, #388]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000ce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce6:	4b5f      	ldr	r3, [pc, #380]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cf2:	4b5c      	ldr	r3, [pc, #368]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	4a5b      	ldr	r2, [pc, #364]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000cf8:	f043 0310 	orr.w	r3, r3, #16
 8000cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfe:	4b59      	ldr	r3, [pc, #356]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	f003 0310 	and.w	r3, r3, #16
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d0a:	4b56      	ldr	r3, [pc, #344]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a55      	ldr	r2, [pc, #340]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d10:	f043 0308 	orr.w	r3, r3, #8
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b53      	ldr	r3, [pc, #332]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f003 0308 	and.w	r3, r3, #8
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d22:	4b50      	ldr	r3, [pc, #320]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a4f      	ldr	r2, [pc, #316]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b4d      	ldr	r3, [pc, #308]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3a:	4b4a      	ldr	r3, [pc, #296]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a49      	ldr	r2, [pc, #292]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d40:	f043 0302 	orr.w	r3, r3, #2
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
 8000d46:	4b47      	ldr	r3, [pc, #284]	; (8000e64 <MX_GPIO_Init+0x1e8>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PokManualReset_GPIO_Port, PokManualReset_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d58:	4843      	ldr	r0, [pc, #268]	; (8000e68 <MX_GPIO_Init+0x1ec>)
 8000d5a:	f002 fcdd 	bl	8003718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, StatusSignal_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2141      	movs	r1, #65	; 0x41
 8000d62:	4842      	ldr	r0, [pc, #264]	; (8000e6c <MX_GPIO_Init+0x1f0>)
 8000d64:	f002 fcd8 	bl	8003718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PokRESET_Pin */
  GPIO_InitStruct.Pin = PokRESET_Pin;
 8000d68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000d6e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000d72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PokRESET_GPIO_Port, &GPIO_InitStruct);
 8000d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	483a      	ldr	r0, [pc, #232]	; (8000e68 <MX_GPIO_Init+0x1ec>)
 8000d80:	f002 fb06 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PokManualReset_Pin */
  GPIO_InitStruct.Pin = PokManualReset_Pin;
 8000d84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d92:	2300      	movs	r3, #0
 8000d94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PokManualReset_GPIO_Port, &GPIO_InitStruct);
 8000d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4832      	ldr	r0, [pc, #200]	; (8000e68 <MX_GPIO_Init+0x1ec>)
 8000d9e:	f002 faf7 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pins : StatusSignal_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = StatusSignal_Pin|USB_PowerSwitchOn_Pin;
 8000da2:	2341      	movs	r3, #65	; 0x41
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da6:	2301      	movs	r3, #1
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000db2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000db6:	4619      	mov	r1, r3
 8000db8:	482c      	ldr	r0, [pc, #176]	; (8000e6c <MX_GPIO_Init+0x1f0>)
 8000dba:	f002 fae9 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PowerSwitch_Pin */
  GPIO_InitStruct.Pin = PowerSwitch_Pin;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000dc2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PowerSwitch_GPIO_Port, &GPIO_InitStruct);
 8000dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4826      	ldr	r0, [pc, #152]	; (8000e6c <MX_GPIO_Init+0x1f0>)
 8000dd4:	f002 fadc 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000dea:	2306      	movs	r3, #6
 8000dec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df2:	4619      	mov	r1, r3
 8000df4:	481e      	ldr	r0, [pc, #120]	; (8000e70 <MX_GPIO_Init+0x1f4>)
 8000df6:	f002 facb 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CD_Pin USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin|USB_OverCurrent_Pin;
 8000dfa:	2384      	movs	r3, #132	; 0x84
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4817      	ldr	r0, [pc, #92]	; (8000e6c <MX_GPIO_Init+0x1f0>)
 8000e0e:	f002 fabf 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : NewLogBtn_Pin */
  GPIO_InitStruct.Pin = NewLogBtn_Pin;
 8000e12:	2308      	movs	r3, #8
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e16:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NewLogBtn_GPIO_Port, &GPIO_InitStruct);
 8000e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e24:	4619      	mov	r1, r3
 8000e26:	4811      	ldr	r0, [pc, #68]	; (8000e6c <MX_GPIO_Init+0x1f0>)
 8000e28:	f002 fab2 	bl	8003390 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2100      	movs	r1, #0
 8000e30:	2007      	movs	r0, #7
 8000e32:	f001 fed0 	bl	8002bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e36:	2007      	movs	r0, #7
 8000e38:	f001 fee9 	bl	8002c0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2100      	movs	r1, #0
 8000e40:	2009      	movs	r0, #9
 8000e42:	f001 fec8 	bl	8002bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000e46:	2009      	movs	r0, #9
 8000e48:	f001 fee1 	bl	8002c0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2100      	movs	r1, #0
 8000e50:	2028      	movs	r0, #40	; 0x28
 8000e52:	f001 fec0 	bl	8002bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e56:	2028      	movs	r0, #40	; 0x28
 8000e58:	f001 fed9 	bl	8002c0e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e5c:	bf00      	nop
 8000e5e:	3738      	adds	r7, #56	; 0x38
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40021400 	.word	0x40021400
 8000e6c:	40021800 	.word	0x40021800
 8000e70:	40021000 	.word	0x40021000

08000e74 <INIT_PERIPHERALS>:

/* USER CODE BEGIN 4 */

static CANRX_ERROR_T INIT_PERIPHERALS(void) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
#ifdef VERBOSE_DEBUGGING
	printf("Initializing Peripherals...\r\n");
 8000e78:	4829      	ldr	r0, [pc, #164]	; (8000f20 <INIT_PERIPHERALS+0xac>)
 8000e7a:	f00f ffad 	bl	8010dd8 <puts>
#endif

	 if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_SET)
 8000e7e:	2104      	movs	r1, #4
 8000e80:	4828      	ldr	r0, [pc, #160]	; (8000f24 <INIT_PERIPHERALS+0xb0>)
 8000e82:	f002 fc31 	bl	80036e8 <HAL_GPIO_ReadPin>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d004      	beq.n	8000e96 <INIT_PERIPHERALS+0x22>
    {
#ifdef VERBOSE_DEBUGGING
		 printf("SD Card Missing.\r\n");
 8000e8c:	4826      	ldr	r0, [pc, #152]	; (8000f28 <INIT_PERIPHERALS+0xb4>)
 8000e8e:	f00f ffa3 	bl	8010dd8 <puts>
#endif
        return SD_CARD_MISSING;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e042      	b.n	8000f1c <INIT_PERIPHERALS+0xa8>
//	}
//#ifdef VERBOSE_DEBUGGING
//		 printf("DMA Initialization Successful.\r\n");
//#endif

	if (MX_SDMMC1_SD_Init() != HAL_OK) {
 8000e96:	f7ff fe79 	bl	8000b8c <MX_SDMMC1_SD_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d004      	beq.n	8000eaa <INIT_PERIPHERALS+0x36>
#ifdef VERBOSE_DEBUGGING
		 printf("SDMMC Initialization Failed.\r\n");
 8000ea0:	4822      	ldr	r0, [pc, #136]	; (8000f2c <INIT_PERIPHERALS+0xb8>)
 8000ea2:	f00f ff99 	bl	8010dd8 <puts>
#endif
		return SDMMC_INIT_FAILED;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	e038      	b.n	8000f1c <INIT_PERIPHERALS+0xa8>
	}
#ifdef VERBOSE_DEBUGGING
		 printf("SDMMC Initialization Successful.\r\n");
 8000eaa:	4821      	ldr	r0, [pc, #132]	; (8000f30 <INIT_PERIPHERALS+0xbc>)
 8000eac:	f00f ff94 	bl	8010dd8 <puts>
#endif

	if (!MX_FATFS_Init()) {
 8000eb0:	f009 fd34 	bl	800a91c <MX_FATFS_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d104      	bne.n	8000ec4 <INIT_PERIPHERALS+0x50>
#ifdef VERBOSE_DEBUGGING
		 printf("FATFS Initialization Failed.\r\n");
 8000eba:	481e      	ldr	r0, [pc, #120]	; (8000f34 <INIT_PERIPHERALS+0xc0>)
 8000ebc:	f00f ff8c 	bl	8010dd8 <puts>
#endif
		return FATFS_INIT_FAILED;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e02b      	b.n	8000f1c <INIT_PERIPHERALS+0xa8>
	}
#ifdef VERBOSE_DEBUGGING
		 printf("FATFS Initialization Successful.\r\n");
 8000ec4:	481c      	ldr	r0, [pc, #112]	; (8000f38 <INIT_PERIPHERALS+0xc4>)
 8000ec6:	f00f ff87 	bl	8010dd8 <puts>
#endif
	// Initializing CAN
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000eca:	481c      	ldr	r0, [pc, #112]	; (8000f3c <INIT_PERIPHERALS+0xc8>)
 8000ecc:	f001 f964 	bl	8002198 <HAL_CAN_Start>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d004      	beq.n	8000ee0 <INIT_PERIPHERALS+0x6c>
#ifdef VERBOSE_DEBUGGING
		printf("CAN could not start.\r\n");
 8000ed6:	481a      	ldr	r0, [pc, #104]	; (8000f40 <INIT_PERIPHERALS+0xcc>)
 8000ed8:	f00f ff7e 	bl	8010dd8 <puts>
#endif
		return HAL_CAN_START_FAILED;
 8000edc:	2305      	movs	r3, #5
 8000ede:	e01d      	b.n	8000f1c <INIT_PERIPHERALS+0xa8>
	}
	if (CAN_Filter_Config() != HAL_OK) {
 8000ee0:	f000 f8ba 	bl	8001058 <CAN_Filter_Config>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <INIT_PERIPHERALS+0x80>
#ifdef VERBOSE_DEBUGGING
		printf("CAN filter failed to set.\r\n");
 8000eea:	4816      	ldr	r0, [pc, #88]	; (8000f44 <INIT_PERIPHERALS+0xd0>)
 8000eec:	f00f ff74 	bl	8010dd8 <puts>
#endif
		return CAN_FILTER_CONFIG_FAILED;
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	e013      	b.n	8000f1c <INIT_PERIPHERALS+0xa8>
	}
#ifdef VERBOSE_DEBUGGING
	printf("CAN initialization succeeded...\r\n");
 8000ef4:	4814      	ldr	r0, [pc, #80]	; (8000f48 <INIT_PERIPHERALS+0xd4>)
 8000ef6:	f00f ff6f 	bl	8010dd8 <puts>
#endif

	// Mount and Format SD Card
	if (f_mount(&SDFatFS, SDPath, 1) != FR_OK) {
 8000efa:	2201      	movs	r2, #1
 8000efc:	4913      	ldr	r1, [pc, #76]	; (8000f4c <INIT_PERIPHERALS+0xd8>)
 8000efe:	4814      	ldr	r0, [pc, #80]	; (8000f50 <INIT_PERIPHERALS+0xdc>)
 8000f00:	f00e f948 	bl	800f194 <f_mount>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d004      	beq.n	8000f14 <INIT_PERIPHERALS+0xa0>
#ifdef VERBOSE_DEBUGGING
		printf("Mounting failed!\r\n");
 8000f0a:	4812      	ldr	r0, [pc, #72]	; (8000f54 <INIT_PERIPHERALS+0xe0>)
 8000f0c:	f00f ff64 	bl	8010dd8 <puts>
#endif
		return SD_MOUNTING_FAILED;
 8000f10:	2306      	movs	r3, #6
 8000f12:	e003      	b.n	8000f1c <INIT_PERIPHERALS+0xa8>
	}
#ifdef VERBOSE_DEBUGGING
		printf("SD Mounting Successful...\r\n");
 8000f14:	4810      	ldr	r0, [pc, #64]	; (8000f58 <INIT_PERIPHERALS+0xe4>)
 8000f16:	f00f ff5f 	bl	8010dd8 <puts>
#endif

	return PERIPHERAL_INIT_SUCCESSFUL;
 8000f1a:	2307      	movs	r3, #7
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	08011e9c 	.word	0x08011e9c
 8000f24:	40021800 	.word	0x40021800
 8000f28:	08011dc0 	.word	0x08011dc0
 8000f2c:	08011ebc 	.word	0x08011ebc
 8000f30:	08011edc 	.word	0x08011edc
 8000f34:	08011f00 	.word	0x08011f00
 8000f38:	08011f20 	.word	0x08011f20
 8000f3c:	20000188 	.word	0x20000188
 8000f40:	08011f44 	.word	0x08011f44
 8000f44:	08011f5c 	.word	0x08011f5c
 8000f48:	08011f78 	.word	0x08011f78
 8000f4c:	20002518 	.word	0x20002518
 8000f50:	2000251c 	.word	0x2000251c
 8000f54:	08011f9c 	.word	0x08011f9c
 8000f58:	08011fb0 	.word	0x08011fb0

08000f5c <Get_and_Append_CAN_Message_to_Buffer>:

void Get_and_Append_CAN_Message_to_Buffer() {
 8000f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f5e:	b09d      	sub	sp, #116	; 0x74
 8000f60:	af06      	add	r7, sp, #24
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t rcvd_msg[8];

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, rcvd_msg)
 8000f62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f66:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4833      	ldr	r0, [pc, #204]	; (800103c <Get_and_Append_CAN_Message_to_Buffer+0xe0>)
 8000f6e:	f001 f9a0 	bl	80022b2 <HAL_CAN_GetRxMessage>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d004      	beq.n	8000f82 <Get_and_Append_CAN_Message_to_Buffer+0x26>
			!= HAL_OK){
#ifdef VERBOSE_DEBUGGING
		printf("Failed to get CAN message\r\n");
 8000f78:	4831      	ldr	r0, [pc, #196]	; (8001040 <Get_and_Append_CAN_Message_to_Buffer+0xe4>)
 8000f7a:	f00f ff2d 	bl	8010dd8 <puts>
#endif
		Error_Handler();
 8000f7e:	f000 f9e3 	bl	8001348 <Error_Handler>
	}

	uint16_t data1 = (rcvd_msg[0] << 8) + rcvd_msg[1];
 8000f82:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	021b      	lsls	r3, r3, #8
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	4413      	add	r3, r2
 8000f94:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	uint16_t data2 = (rcvd_msg[2] << 8) + rcvd_msg[3];
 8000f98:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	4413      	add	r3, r2
 8000faa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	uint16_t data3 = (rcvd_msg[4] << 8) + rcvd_msg[5];
 8000fae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	021b      	lsls	r3, r3, #8
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	4413      	add	r3, r2
 8000fc0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	uint16_t data4 = (rcvd_msg[6] << 8) + rcvd_msg[7];
 8000fc4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

	char encodedData[ENCODED_CAN_SIZE_BYTES];

	// consider writing raw bytes
	snprintf(encodedData, ENCODED_CAN_SIZE_BYTES + 1,
 8000fda:	f000 fec5 	bl	8001d68 <HAL_GetTick>
 8000fde:	4606      	mov	r6, r0
 8000fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fe2:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8000fe6:	f8b7 1054 	ldrh.w	r1, [r7, #84]	; 0x54
 8000fea:	f8b7 0052 	ldrh.w	r0, [r7, #82]	; 0x52
 8000fee:	f8b7 4050 	ldrh.w	r4, [r7, #80]	; 0x50
 8000ff2:	463d      	mov	r5, r7
 8000ff4:	9404      	str	r4, [sp, #16]
 8000ff6:	9003      	str	r0, [sp, #12]
 8000ff8:	9102      	str	r1, [sp, #8]
 8000ffa:	9201      	str	r2, [sp, #4]
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	4633      	mov	r3, r6
 8001000:	4a10      	ldr	r2, [pc, #64]	; (8001044 <Get_and_Append_CAN_Message_to_Buffer+0xe8>)
 8001002:	212a      	movs	r1, #42	; 0x2a
 8001004:	4628      	mov	r0, r5
 8001006:	f00f fd7f 	bl	8010b08 <sniprintf>
			"(%010ld) X %08lX#%04X%04X%04X%04X\n", HAL_GetTick(),
			RxHeader.ExtId, data1, data2, data3, data4);

	strcat(current_buffer ? data_buffer[1] : data_buffer[0], encodedData);
 800100a:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <Get_and_Append_CAN_Message_to_Buffer+0xec>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <Get_and_Append_CAN_Message_to_Buffer+0xba>
 8001012:	4b0e      	ldr	r3, [pc, #56]	; (800104c <Get_and_Append_CAN_Message_to_Buffer+0xf0>)
 8001014:	e000      	b.n	8001018 <Get_and_Append_CAN_Message_to_Buffer+0xbc>
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <Get_and_Append_CAN_Message_to_Buffer+0xf4>)
 8001018:	463a      	mov	r2, r7
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f00f fee3 	bl	8010de8 <strcat>
	buffer_fill_level[current_buffer]++;
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <Get_and_Append_CAN_Message_to_Buffer+0xec>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <Get_and_Append_CAN_Message_to_Buffer+0xf8>)
 8001028:	5cd2      	ldrb	r2, [r2, r3]
 800102a:	3201      	adds	r2, #1
 800102c:	b2d1      	uxtb	r1, r2
 800102e:	4a09      	ldr	r2, [pc, #36]	; (8001054 <Get_and_Append_CAN_Message_to_Buffer+0xf8>)
 8001030:	54d1      	strb	r1, [r2, r3]
}
 8001032:	bf00      	nop
 8001034:	375c      	adds	r7, #92	; 0x5c
 8001036:	46bd      	mov	sp, r7
 8001038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800103a:	bf00      	nop
 800103c:	20000188 	.word	0x20000188
 8001040:	08011fcc 	.word	0x08011fcc
 8001044:	08011fe8 	.word	0x08011fe8
 8001048:	200024fa 	.word	0x200024fa
 800104c:	200014f1 	.word	0x200014f1
 8001050:	200004ec 	.word	0x200004ec
 8001054:	200024f8 	.word	0x200024f8

08001058 <CAN_Filter_Config>:

HAL_StatusTypeDef CAN_Filter_Config(void) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	; 0x30
 800105c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;

	uint32_t filter_mask = 0x00000000;
 800105e:	2300      	movs	r3, #0
 8001060:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t filter_id = 0x000A0000;
 8001062:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8001066:	62bb      	str	r3, [r7, #40]	; 0x28

	filter.FilterIdHigh = ((filter_id << 5) | (filter_id >> (32 - 5))) & 0xFFFF; // STID[10:0] & EXTID[17:13]
 8001068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106a:	ea4f 63f3 	mov.w	r3, r3, ror #27
 800106e:	b29b      	uxth	r3, r3
 8001070:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = (filter_id >> (11 - 3)) & 0xFFF8; // EXID[12:5] & 3 Reserved bits
 8001072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001074:	0a1a      	lsrs	r2, r3, #8
 8001076:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800107a:	4013      	ands	r3, r2
 800107c:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = ((filter_mask << 5) | (filter_mask >> (32 - 5)))
 800107e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001080:	ea4f 63f3 	mov.w	r3, r3, ror #27
			& 0xFFFF;
 8001084:	b29b      	uxth	r3, r3
	filter.FilterMaskIdHigh = ((filter_mask << 5) | (filter_mask >> (32 - 5)))
 8001086:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = (filter_mask >> (11 - 3)) & 0xFFF8;
 8001088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800108a:	0a1a      	lsrs	r2, r3, #8
 800108c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001090:	4013      	ands	r3, r2
 8001092:	60fb      	str	r3, [r7, #12]

	filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
	filter.FilterBank = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800109c:	2300      	movs	r3, #0
 800109e:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80010a0:	2301      	movs	r3, #1
 80010a2:	61fb      	str	r3, [r7, #28]
	filter.FilterActivation = ENABLE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	623b      	str	r3, [r7, #32]

	return HAL_CAN_ConfigFilter(&hcan1, &filter);
 80010a8:	463b      	mov	r3, r7
 80010aa:	4619      	mov	r1, r3
 80010ac:	4803      	ldr	r0, [pc, #12]	; (80010bc <CAN_Filter_Config+0x64>)
 80010ae:	f000 ff87 	bl	8001fc0 <HAL_CAN_ConfigFilter>
 80010b2:	4603      	mov	r3, r0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3730      	adds	r7, #48	; 0x30
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000188 	.word	0x20000188

080010c0 <CREATE_NEW_LOG>:

static CANRX_ERROR_T CREATE_NEW_LOG(void) {
 80010c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c2:	b0cb      	sub	sp, #300	; 0x12c
 80010c4:	af06      	add	r7, sp, #24

	// Update current date/time info
	curr_date = DS1307_GetDate();
 80010c6:	f000 fd81 	bl	8001bcc <DS1307_GetDate>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b67      	ldr	r3, [pc, #412]	; (800126c <CREATE_NEW_LOG+0x1ac>)
 80010d0:	701a      	strb	r2, [r3, #0]
	curr_month = DS1307_GetMonth();
 80010d2:	f000 fd87 	bl	8001be4 <DS1307_GetMonth>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	4b65      	ldr	r3, [pc, #404]	; (8001270 <CREATE_NEW_LOG+0x1b0>)
 80010dc:	701a      	strb	r2, [r3, #0]
	curr_year = DS1307_GetYear();
 80010de:	f000 fd8d 	bl	8001bfc <DS1307_GetYear>
 80010e2:	4603      	mov	r3, r0
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	4b63      	ldr	r3, [pc, #396]	; (8001274 <CREATE_NEW_LOG+0x1b4>)
 80010e8:	701a      	strb	r2, [r3, #0]
	curr_hour = DS1307_GetHour();
 80010ea:	f000 fda9 	bl	8001c40 <DS1307_GetHour>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b61      	ldr	r3, [pc, #388]	; (8001278 <CREATE_NEW_LOG+0x1b8>)
 80010f4:	701a      	strb	r2, [r3, #0]
	curr_minute = DS1307_GetMinute();
 80010f6:	f000 fdb2 	bl	8001c5e <DS1307_GetMinute>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b5f      	ldr	r3, [pc, #380]	; (800127c <CREATE_NEW_LOG+0x1bc>)
 8001100:	701a      	strb	r2, [r3, #0]
	curr_second = DS1307_GetSecond();
 8001102:	f000 fdb8 	bl	8001c76 <DS1307_GetSecond>
 8001106:	4603      	mov	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	4b5d      	ldr	r3, [pc, #372]	; (8001280 <CREATE_NEW_LOG+0x1c0>)
 800110c:	701a      	strb	r2, [r3, #0]
	starting_tick = HAL_GetTick();
 800110e:	f000 fe2b 	bl	8001d68 <HAL_GetTick>
 8001112:	4603      	mov	r3, r0
 8001114:	4a5b      	ldr	r2, [pc, #364]	; (8001284 <CREATE_NEW_LOG+0x1c4>)
 8001116:	6013      	str	r3, [r2, #0]

#ifdef VERBOSE_DEBUGGING
	printf("Starting new log at %02d-%02d-20%02dT%02d:%02d:%02dZ\r\n",
 8001118:	4b56      	ldr	r3, [pc, #344]	; (8001274 <CREATE_NEW_LOG+0x1b4>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	4b54      	ldr	r3, [pc, #336]	; (8001270 <CREATE_NEW_LOG+0x1b0>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	461c      	mov	r4, r3
 8001124:	4b51      	ldr	r3, [pc, #324]	; (800126c <CREATE_NEW_LOG+0x1ac>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	461d      	mov	r5, r3
 800112a:	4b53      	ldr	r3, [pc, #332]	; (8001278 <CREATE_NEW_LOG+0x1b8>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	4b52      	ldr	r3, [pc, #328]	; (800127c <CREATE_NEW_LOG+0x1bc>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4619      	mov	r1, r3
 8001136:	4b52      	ldr	r3, [pc, #328]	; (8001280 <CREATE_NEW_LOG+0x1c0>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	9302      	str	r3, [sp, #8]
 800113c:	9101      	str	r1, [sp, #4]
 800113e:	9200      	str	r2, [sp, #0]
 8001140:	462b      	mov	r3, r5
 8001142:	4622      	mov	r2, r4
 8001144:	4601      	mov	r1, r0
 8001146:	4850      	ldr	r0, [pc, #320]	; (8001288 <CREATE_NEW_LOG+0x1c8>)
 8001148:	f00f fde0 	bl	8010d0c <iprintf>
			curr_year, curr_month, curr_date, curr_hour, curr_minute, curr_second);
#endif
	if (f_stat(data_directory, &fno) != FR_OK) {
 800114c:	4b4f      	ldr	r3, [pc, #316]	; (800128c <CREATE_NEW_LOG+0x1cc>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	494f      	ldr	r1, [pc, #316]	; (8001290 <CREATE_NEW_LOG+0x1d0>)
 8001152:	4618      	mov	r0, r3
 8001154:	f00e fc3f 	bl	800f9d6 <f_stat>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d028      	beq.n	80011b0 <CREATE_NEW_LOG+0xf0>
#ifdef VERBOSE_DEBUGGING
		printf("/CAN_DATA directory not present attempting to create it...\n\r");
 800115e:	484d      	ldr	r0, [pc, #308]	; (8001294 <CREATE_NEW_LOG+0x1d4>)
 8001160:	f00f fdd4 	bl	8010d0c <iprintf>
#endif
		uint8_t RETRY_COUNT = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		while (RETRY_COUNT < DEFAULT_RETRIES) {
 800116a:	e014      	b.n	8001196 <CREATE_NEW_LOG+0xd6>
			if (f_mkdir(data_directory) != FR_OK) {
 800116c:	4b47      	ldr	r3, [pc, #284]	; (800128c <CREATE_NEW_LOG+0x1cc>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f00e fc69 	bl	800fa48 <f_mkdir>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d008      	beq.n	800118e <CREATE_NEW_LOG+0xce>
#ifdef VERBOSE_DEBUGGING
				printf("Failed to create /CAN_DATA Directory. Retrying...\n\r");
 800117c:	4846      	ldr	r0, [pc, #280]	; (8001298 <CREATE_NEW_LOG+0x1d8>)
 800117e:	f00f fdc5 	bl	8010d0c <iprintf>
#endif
				RETRY_COUNT++;
 8001182:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001186:	3301      	adds	r3, #1
 8001188:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800118c:	e003      	b.n	8001196 <CREATE_NEW_LOG+0xd6>
			}
			else {
#ifdef VERBOSE_DEBUGGING
				printf("Successfully created /CAN_DATA Directory\n\r");
 800118e:	4843      	ldr	r0, [pc, #268]	; (800129c <CREATE_NEW_LOG+0x1dc>)
 8001190:	f00f fdbc 	bl	8010d0c <iprintf>
#endif
				break;
 8001194:	e003      	b.n	800119e <CREATE_NEW_LOG+0xde>
		while (RETRY_COUNT < DEFAULT_RETRIES) {
 8001196:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800119a:	2b02      	cmp	r3, #2
 800119c:	d9e6      	bls.n	800116c <CREATE_NEW_LOG+0xac>
			}
		}
		if (RETRY_COUNT == 3) {
 800119e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80011a2:	2b03      	cmp	r3, #3
 80011a4:	d104      	bne.n	80011b0 <CREATE_NEW_LOG+0xf0>
#ifdef VERBOSE_DEBUGGING
			printf("Unable to create /CAN_DATA Directory\n\r");
 80011a6:	483e      	ldr	r0, [pc, #248]	; (80012a0 <CREATE_NEW_LOG+0x1e0>)
 80011a8:	f00f fdb0 	bl	8010d0c <iprintf>
#endif
			return DATA_DIRECTORY_CREATION_UNSUCCESSFUL;
 80011ac:	2309      	movs	r3, #9
 80011ae:	e058      	b.n	8001262 <CREATE_NEW_LOG+0x1a2>
		}
	}

	// Creating new filename
	TCHAR filename[FILENAME_MAX_BYTES];
	snprintf(filename, FILENAME_MAX_BYTES, "%s/%02d-%02d-20%02dT%02d-%02d-%02dZ.log",
 80011b0:	4b36      	ldr	r3, [pc, #216]	; (800128c <CREATE_NEW_LOG+0x1cc>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a2e      	ldr	r2, [pc, #184]	; (8001270 <CREATE_NEW_LOG+0x1b0>)
 80011b6:	7812      	ldrb	r2, [r2, #0]
 80011b8:	4611      	mov	r1, r2
 80011ba:	4a2c      	ldr	r2, [pc, #176]	; (800126c <CREATE_NEW_LOG+0x1ac>)
 80011bc:	7812      	ldrb	r2, [r2, #0]
 80011be:	4614      	mov	r4, r2
 80011c0:	4a2c      	ldr	r2, [pc, #176]	; (8001274 <CREATE_NEW_LOG+0x1b4>)
 80011c2:	7812      	ldrb	r2, [r2, #0]
 80011c4:	4615      	mov	r5, r2
 80011c6:	4a2c      	ldr	r2, [pc, #176]	; (8001278 <CREATE_NEW_LOG+0x1b8>)
 80011c8:	7812      	ldrb	r2, [r2, #0]
 80011ca:	4616      	mov	r6, r2
 80011cc:	4a2b      	ldr	r2, [pc, #172]	; (800127c <CREATE_NEW_LOG+0x1bc>)
 80011ce:	7812      	ldrb	r2, [r2, #0]
 80011d0:	607a      	str	r2, [r7, #4]
 80011d2:	4a2b      	ldr	r2, [pc, #172]	; (8001280 <CREATE_NEW_LOG+0x1c0>)
 80011d4:	7812      	ldrb	r2, [r2, #0]
 80011d6:	f107 000c 	add.w	r0, r7, #12
 80011da:	9205      	str	r2, [sp, #20]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	9204      	str	r2, [sp, #16]
 80011e0:	9603      	str	r6, [sp, #12]
 80011e2:	9502      	str	r5, [sp, #8]
 80011e4:	9401      	str	r4, [sp, #4]
 80011e6:	9100      	str	r1, [sp, #0]
 80011e8:	4a2e      	ldr	r2, [pc, #184]	; (80012a4 <CREATE_NEW_LOG+0x1e4>)
 80011ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ee:	f00f fc8b 	bl	8010b08 <sniprintf>
			data_directory,
			curr_month, curr_date, curr_year,
			curr_hour, curr_minute, curr_second);

#ifdef VERBOSE_DEBUGGING
	printf("New log name: %s \r\n", filename);
 80011f2:	f107 030c 	add.w	r3, r7, #12
 80011f6:	4619      	mov	r1, r3
 80011f8:	482b      	ldr	r0, [pc, #172]	; (80012a8 <CREATE_NEW_LOG+0x1e8>)
 80011fa:	f00f fd87 	bl	8010d0c <iprintf>
#endif
	uint8_t RETRY_COUNT = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	while (RETRY_COUNT < DEFAULT_RETRIES) {
 8001204:	e014      	b.n	8001230 <CREATE_NEW_LOG+0x170>
		RETRY_COUNT++;
 8001206:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800120a:	3301      	adds	r3, #1
 800120c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	// Open file for writing (Create)
		if (f_open(&SDFile, filename, FA_CREATE_ALWAYS | FA_WRITE)
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	220a      	movs	r2, #10
 8001216:	4619      	mov	r1, r3
 8001218:	4824      	ldr	r0, [pc, #144]	; (80012ac <CREATE_NEW_LOG+0x1ec>)
 800121a:	f00e f801 	bl	800f220 <f_open>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d00a      	beq.n	800123a <CREATE_NEW_LOG+0x17a>
				!= FR_OK) {
#ifdef VERBOSE_DEBUGGING
			printf("Failed to create new log file: %s. Retrying...!\r\n", filename);
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4619      	mov	r1, r3
 800122a:	4821      	ldr	r0, [pc, #132]	; (80012b0 <CREATE_NEW_LOG+0x1f0>)
 800122c:	f00f fd6e 	bl	8010d0c <iprintf>
	while (RETRY_COUNT < DEFAULT_RETRIES) {
 8001230:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001234:	2b02      	cmp	r3, #2
 8001236:	d9e6      	bls.n	8001206 <CREATE_NEW_LOG+0x146>
 8001238:	e000      	b.n	800123c <CREATE_NEW_LOG+0x17c>
#endif
		}
		else {
			break;
 800123a:	bf00      	nop
		}
	}
	if (RETRY_COUNT == 3) {
 800123c:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001240:	2b03      	cmp	r3, #3
 8001242:	d107      	bne.n	8001254 <CREATE_NEW_LOG+0x194>
#ifdef VERBOSE_DEBUGGING
		printf("Failed to create new log file: %s\r\n", filename);
 8001244:	f107 030c 	add.w	r3, r7, #12
 8001248:	4619      	mov	r1, r3
 800124a:	481a      	ldr	r0, [pc, #104]	; (80012b4 <CREATE_NEW_LOG+0x1f4>)
 800124c:	f00f fd5e 	bl	8010d0c <iprintf>
#endif
		return NEW_LOG_FILE_CREATION_FAILED;
 8001250:	230a      	movs	r3, #10
 8001252:	e006      	b.n	8001262 <CREATE_NEW_LOG+0x1a2>
	}
#ifdef VERBOSE_DEBUGGING
	printf("Successfully created new log file: %s ...\r\n", filename);
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	4619      	mov	r1, r3
 800125a:	4817      	ldr	r0, [pc, #92]	; (80012b8 <CREATE_NEW_LOG+0x1f8>)
 800125c:	f00f fd56 	bl	8010d0c <iprintf>
#endif
	return LOG_CREATION_SUCCESSFUL;
 8001260:	2308      	movs	r3, #8
}
 8001262:	4618      	mov	r0, r3
 8001264:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001268:	46bd      	mov	sp, r7
 800126a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800126c:	200024fc 	.word	0x200024fc
 8001270:	200024fd 	.word	0x200024fd
 8001274:	200024fe 	.word	0x200024fe
 8001278:	200024ff 	.word	0x200024ff
 800127c:	20002500 	.word	0x20002500
 8001280:	20002501 	.word	0x20002501
 8001284:	20002504 	.word	0x20002504
 8001288:	0801200c 	.word	0x0801200c
 800128c:	20000000 	.word	0x20000000
 8001290:	200003d0 	.word	0x200003d0
 8001294:	08012044 	.word	0x08012044
 8001298:	08012084 	.word	0x08012084
 800129c:	080120b8 	.word	0x080120b8
 80012a0:	080120e4 	.word	0x080120e4
 80012a4:	0801210c 	.word	0x0801210c
 80012a8:	08012134 	.word	0x08012134
 80012ac:	20002750 	.word	0x20002750
 80012b0:	08012148 	.word	0x08012148
 80012b4:	0801217c 	.word	0x0801217c
 80012b8:	080121a0 	.word	0x080121a0

080012bc <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	if (buffer_fill_level[0] == CAN_MESSAGES_TO_BUFFER
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b64      	cmp	r3, #100	; 0x64
 80012ca:	d108      	bne.n	80012de <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
			&& buffer_fill_level[1] == CAN_MESSAGES_TO_BUFFER)
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80012ce:	785b      	ldrb	r3, [r3, #1]
 80012d0:	2b64      	cmp	r3, #100	; 0x64
 80012d2:	d104      	bne.n	80012de <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
#ifdef VERBOSE_DEBUGGING
		printf("Buffers are full\r\n");
 80012d4:	4810      	ldr	r0, [pc, #64]	; (8001318 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80012d6:	f00f fd7f 	bl	8010dd8 <puts>
#endif
		Error_Handler();
 80012da:	f000 f835 	bl	8001348 <Error_Handler>
	}

	Get_and_Append_CAN_Message_to_Buffer();
 80012de:	f7ff fe3d 	bl	8000f5c <Get_and_Append_CAN_Message_to_Buffer>

	if (buffer_fill_level[current_buffer] == CAN_MESSAGES_TO_BUFFER) {
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80012ea:	5c9b      	ldrb	r3, [r3, r2]
 80012ec:	2b64      	cmp	r3, #100	; 0x64
 80012ee:	d10c      	bne.n	800130a <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
		is_buffer_filled = 1;
 80012f0:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
		current_buffer = !current_buffer;
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	bf0c      	ite	eq
 80012fe:	2301      	moveq	r3, #1
 8001300:	2300      	movne	r3, #0
 8001302:	b2db      	uxtb	r3, r3
 8001304:	461a      	mov	r2, r3
 8001306:	4b05      	ldr	r3, [pc, #20]	; (800131c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8001308:	701a      	strb	r2, [r3, #0]
	}
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200024f8 	.word	0x200024f8
 8001318:	080121cc 	.word	0x080121cc
 800131c:	200024fa 	.word	0x200024fa
 8001320:	200024fb 	.word	0x200024fb

08001324 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 800132c:	1d39      	adds	r1, r7, #4
 800132e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001332:	2201      	movs	r2, #1
 8001334:	4803      	ldr	r0, [pc, #12]	; (8001344 <__io_putchar+0x20>)
 8001336:	f006 fcd5 	bl	8007ce4 <HAL_UART_Transmit>

	return ch;
 800133a:	687b      	ldr	r3, [r7, #4]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000348 	.word	0x20000348

08001348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800134c:	b672      	cpsid	i
}
 800134e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
#ifdef VERBOSE_DEBUGGING
	printf("\r\nError Handler Reached\r\n");
 8001350:	4804      	ldr	r0, [pc, #16]	; (8001364 <Error_Handler+0x1c>)
 8001352:	f00f fd41 	bl	8010dd8 <puts>
#endif
	HAL_GPIO_WritePin(StatusSignal_GPIO_Port, StatusSignal_Pin, GPIO_PIN_RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	2101      	movs	r1, #1
 800135a:	4803      	ldr	r0, [pc, #12]	; (8001368 <Error_Handler+0x20>)
 800135c:	f002 f9dc 	bl	8003718 <HAL_GPIO_WritePin>

	while (1) {
 8001360:	e7fe      	b.n	8001360 <Error_Handler+0x18>
 8001362:	bf00      	nop
 8001364:	080121e0 	.word	0x080121e0
 8001368:	40021800 	.word	0x40021800

0800136c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001372:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <HAL_MspInit+0x44>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	4a0e      	ldr	r2, [pc, #56]	; (80013b0 <HAL_MspInit+0x44>)
 8001378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137c:	6413      	str	r3, [r2, #64]	; 0x40
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <HAL_MspInit+0x44>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_MspInit+0x44>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <HAL_MspInit+0x44>)
 8001390:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001394:	6453      	str	r3, [r2, #68]	; 0x44
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <HAL_MspInit+0x44>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	; 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <HAL_CAN_MspInit+0x8c>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d12f      	bne.n	8001436 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013d6:	4b1b      	ldr	r3, [pc, #108]	; (8001444 <HAL_CAN_MspInit+0x90>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	4a1a      	ldr	r2, [pc, #104]	; (8001444 <HAL_CAN_MspInit+0x90>)
 80013dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013e0:	6413      	str	r3, [r2, #64]	; 0x40
 80013e2:	4b18      	ldr	r3, [pc, #96]	; (8001444 <HAL_CAN_MspInit+0x90>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ee:	4b15      	ldr	r3, [pc, #84]	; (8001444 <HAL_CAN_MspInit+0x90>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a14      	ldr	r2, [pc, #80]	; (8001444 <HAL_CAN_MspInit+0x90>)
 80013f4:	f043 0308 	orr.w	r3, r3, #8
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b12      	ldr	r3, [pc, #72]	; (8001444 <HAL_CAN_MspInit+0x90>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0308 	and.w	r3, r3, #8
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001406:	2303      	movs	r3, #3
 8001408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001416:	2309      	movs	r3, #9
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	4809      	ldr	r0, [pc, #36]	; (8001448 <HAL_CAN_MspInit+0x94>)
 8001422:	f001 ffb5 	bl	8003390 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	2014      	movs	r0, #20
 800142c:	f001 fbd3 	bl	8002bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001430:	2014      	movs	r0, #20
 8001432:	f001 fbec 	bl	8002c0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001436:	bf00      	nop
 8001438:	3728      	adds	r7, #40	; 0x28
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40006400 	.word	0x40006400
 8001444:	40023800 	.word	0x40023800
 8001448:	40020c00 	.word	0x40020c00

0800144c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b0ae      	sub	sp, #184	; 0xb8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2290      	movs	r2, #144	; 0x90
 800146a:	2100      	movs	r1, #0
 800146c:	4618      	mov	r0, r3
 800146e:	f00f fcca 	bl	8010e06 <memset>
  if(hi2c->Instance==I2C1)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a22      	ldr	r2, [pc, #136]	; (8001500 <HAL_I2C_MspInit+0xb4>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d13c      	bne.n	80014f6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800147c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001480:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001482:	2300      	movs	r3, #0
 8001484:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4618      	mov	r0, r3
 800148c:	f004 fe8c 	bl	80061a8 <HAL_RCCEx_PeriphCLKConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001496:	f7ff ff57 	bl	8001348 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <HAL_I2C_MspInit+0xb8>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a19      	ldr	r2, [pc, #100]	; (8001504 <HAL_I2C_MspInit+0xb8>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b17      	ldr	r3, [pc, #92]	; (8001504 <HAL_I2C_MspInit+0xb8>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	613b      	str	r3, [r7, #16]
 80014b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014ba:	2312      	movs	r3, #18
 80014bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c6:	2303      	movs	r3, #3
 80014c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014cc:	2304      	movs	r3, #4
 80014ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014d6:	4619      	mov	r1, r3
 80014d8:	480b      	ldr	r0, [pc, #44]	; (8001508 <HAL_I2C_MspInit+0xbc>)
 80014da:	f001 ff59 	bl	8003390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <HAL_I2C_MspInit+0xb8>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	4a08      	ldr	r2, [pc, #32]	; (8001504 <HAL_I2C_MspInit+0xb8>)
 80014e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014e8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <HAL_I2C_MspInit+0xb8>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014f6:	bf00      	nop
 80014f8:	37b8      	adds	r7, #184	; 0xb8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40005400 	.word	0x40005400
 8001504:	40023800 	.word	0x40023800
 8001508:	40020400 	.word	0x40020400

0800150c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b0ae      	sub	sp, #184	; 0xb8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	2290      	movs	r2, #144	; 0x90
 800152a:	2100      	movs	r1, #0
 800152c:	4618      	mov	r0, r3
 800152e:	f00f fc6a 	bl	8010e06 <memset>
  if(hsd->Instance==SDMMC1)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a73      	ldr	r2, [pc, #460]	; (8001704 <HAL_SD_MspInit+0x1f8>)
 8001538:	4293      	cmp	r3, r2
 800153a:	f040 80de 	bne.w	80016fa <HAL_SD_MspInit+0x1ee>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 800153e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001542:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_SYSCLK;
 8001544:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001548:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4618      	mov	r0, r3
 8001552:	f004 fe29 	bl	80061a8 <HAL_RCCEx_PeriphCLKConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 800155c:	f7ff fef4 	bl	8001348 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001560:	4b69      	ldr	r3, [pc, #420]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 8001562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001564:	4a68      	ldr	r2, [pc, #416]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 8001566:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800156a:	6453      	str	r3, [r2, #68]	; 0x44
 800156c:	4b66      	ldr	r3, [pc, #408]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 800156e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001570:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001578:	4b63      	ldr	r3, [pc, #396]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157c:	4a62      	ldr	r2, [pc, #392]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 800157e:	f043 0304 	orr.w	r3, r3, #4
 8001582:	6313      	str	r3, [r2, #48]	; 0x30
 8001584:	4b60      	ldr	r3, [pc, #384]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001590:	4b5d      	ldr	r3, [pc, #372]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 8001592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001594:	4a5c      	ldr	r2, [pc, #368]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 8001596:	f043 0308 	orr.w	r3, r3, #8
 800159a:	6313      	str	r3, [r2, #48]	; 0x30
 800159c:	4b5a      	ldr	r3, [pc, #360]	; (8001708 <HAL_SD_MspInit+0x1fc>)
 800159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a0:	f003 0308 	and.w	r3, r3, #8
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	68bb      	ldr	r3, [r7, #8]
    /**SDMMC1 GPIO Configuration
    PC8     ------> SDMMC1_D0
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80015a8:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80015ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b0:	2302      	movs	r3, #2
 80015b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015c2:	230c      	movs	r3, #12
 80015c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015cc:	4619      	mov	r1, r3
 80015ce:	484f      	ldr	r0, [pc, #316]	; (800170c <HAL_SD_MspInit+0x200>)
 80015d0:	f001 fede 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015d4:	2304      	movs	r3, #4
 80015d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e6:	2303      	movs	r3, #3
 80015e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015ec:	230c      	movs	r3, #12
 80015ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015f2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015f6:	4619      	mov	r1, r3
 80015f8:	4845      	ldr	r0, [pc, #276]	; (8001710 <HAL_SD_MspInit+0x204>)
 80015fa:	f001 fec9 	bl	8003390 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 80015fe:	4b45      	ldr	r3, [pc, #276]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001600:	4a45      	ldr	r2, [pc, #276]	; (8001718 <HAL_SD_MspInit+0x20c>)
 8001602:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8001604:	4b43      	ldr	r3, [pc, #268]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001606:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800160a:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800160c:	4b41      	ldr	r3, [pc, #260]	; (8001714 <HAL_SD_MspInit+0x208>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001612:	4b40      	ldr	r3, [pc, #256]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001614:	2200      	movs	r2, #0
 8001616:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001618:	4b3e      	ldr	r3, [pc, #248]	; (8001714 <HAL_SD_MspInit+0x208>)
 800161a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800161e:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001620:	4b3c      	ldr	r3, [pc, #240]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001622:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001626:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001628:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <HAL_SD_MspInit+0x208>)
 800162a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800162e:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001630:	4b38      	ldr	r3, [pc, #224]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001632:	2220      	movs	r2, #32
 8001634:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001636:	4b37      	ldr	r3, [pc, #220]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800163c:	4b35      	ldr	r3, [pc, #212]	; (8001714 <HAL_SD_MspInit+0x208>)
 800163e:	2204      	movs	r2, #4
 8001640:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001642:	4b34      	ldr	r3, [pc, #208]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001644:	2203      	movs	r2, #3
 8001646:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001648:	4b32      	ldr	r3, [pc, #200]	; (8001714 <HAL_SD_MspInit+0x208>)
 800164a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800164e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001650:	4b30      	ldr	r3, [pc, #192]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001652:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001656:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8001658:	482e      	ldr	r0, [pc, #184]	; (8001714 <HAL_SD_MspInit+0x208>)
 800165a:	f001 faf3 	bl	8002c44 <HAL_DMA_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <HAL_SD_MspInit+0x15c>
    {
      Error_Handler();
 8001664:	f7ff fe70 	bl	8001348 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a2a      	ldr	r2, [pc, #168]	; (8001714 <HAL_SD_MspInit+0x208>)
 800166c:	641a      	str	r2, [r3, #64]	; 0x40
 800166e:	4a29      	ldr	r2, [pc, #164]	; (8001714 <HAL_SD_MspInit+0x208>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8001674:	4b29      	ldr	r3, [pc, #164]	; (800171c <HAL_SD_MspInit+0x210>)
 8001676:	4a2a      	ldr	r2, [pc, #168]	; (8001720 <HAL_SD_MspInit+0x214>)
 8001678:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800167a:	4b28      	ldr	r3, [pc, #160]	; (800171c <HAL_SD_MspInit+0x210>)
 800167c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001680:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001682:	4b26      	ldr	r3, [pc, #152]	; (800171c <HAL_SD_MspInit+0x210>)
 8001684:	2240      	movs	r2, #64	; 0x40
 8001686:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001688:	4b24      	ldr	r3, [pc, #144]	; (800171c <HAL_SD_MspInit+0x210>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800168e:	4b23      	ldr	r3, [pc, #140]	; (800171c <HAL_SD_MspInit+0x210>)
 8001690:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001694:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001696:	4b21      	ldr	r3, [pc, #132]	; (800171c <HAL_SD_MspInit+0x210>)
 8001698:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800169c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800169e:	4b1f      	ldr	r3, [pc, #124]	; (800171c <HAL_SD_MspInit+0x210>)
 80016a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016a4:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 80016a6:	4b1d      	ldr	r3, [pc, #116]	; (800171c <HAL_SD_MspInit+0x210>)
 80016a8:	2220      	movs	r2, #32
 80016aa:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016ac:	4b1b      	ldr	r3, [pc, #108]	; (800171c <HAL_SD_MspInit+0x210>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	; (800171c <HAL_SD_MspInit+0x210>)
 80016b4:	2204      	movs	r2, #4
 80016b6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80016b8:	4b18      	ldr	r3, [pc, #96]	; (800171c <HAL_SD_MspInit+0x210>)
 80016ba:	2203      	movs	r2, #3
 80016bc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 80016be:	4b17      	ldr	r3, [pc, #92]	; (800171c <HAL_SD_MspInit+0x210>)
 80016c0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80016c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80016c6:	4b15      	ldr	r3, [pc, #84]	; (800171c <HAL_SD_MspInit+0x210>)
 80016c8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80016cc:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80016ce:	4813      	ldr	r0, [pc, #76]	; (800171c <HAL_SD_MspInit+0x210>)
 80016d0:	f001 fab8 	bl	8002c44 <HAL_DMA_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_SD_MspInit+0x1d2>
    {
      Error_Handler();
 80016da:	f7ff fe35 	bl	8001348 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a0e      	ldr	r2, [pc, #56]	; (800171c <HAL_SD_MspInit+0x210>)
 80016e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80016e4:	4a0d      	ldr	r2, [pc, #52]	; (800171c <HAL_SD_MspInit+0x210>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2100      	movs	r1, #0
 80016ee:	2031      	movs	r0, #49	; 0x31
 80016f0:	f001 fa71 	bl	8002bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80016f4:	2031      	movs	r0, #49	; 0x31
 80016f6:	f001 fa8a 	bl	8002c0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 80016fa:	bf00      	nop
 80016fc:	37b8      	adds	r7, #184	; 0xb8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40012c00 	.word	0x40012c00
 8001708:	40023800 	.word	0x40023800
 800170c:	40020800 	.word	0x40020800
 8001710:	40020c00 	.word	0x40020c00
 8001714:	20000288 	.word	0x20000288
 8001718:	40026458 	.word	0x40026458
 800171c:	200002e8 	.word	0x200002e8
 8001720:	400264a0 	.word	0x400264a0

08001724 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b0ae      	sub	sp, #184	; 0xb8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	2290      	movs	r2, #144	; 0x90
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f00f fb5e 	bl	8010e06 <memset>
  if(huart->Instance==USART3)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a22      	ldr	r2, [pc, #136]	; (80017d8 <HAL_UART_MspInit+0xb4>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d13c      	bne.n	80017ce <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001754:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001758:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800175a:	2300      	movs	r3, #0
 800175c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4618      	mov	r0, r3
 8001764:	f004 fd20 	bl	80061a8 <HAL_RCCEx_PeriphCLKConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800176e:	f7ff fdeb 	bl	8001348 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	4a19      	ldr	r2, [pc, #100]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001778:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800177c:	6413      	str	r3, [r2, #64]	; 0x40
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <HAL_UART_MspInit+0xb8>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a13      	ldr	r2, [pc, #76]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001790:	f043 0308 	orr.w	r3, r3, #8
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80017a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b6:	2303      	movs	r3, #3
 80017b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017bc:	2307      	movs	r3, #7
 80017be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017c6:	4619      	mov	r1, r3
 80017c8:	4805      	ldr	r0, [pc, #20]	; (80017e0 <HAL_UART_MspInit+0xbc>)
 80017ca:	f001 fde1 	bl	8003390 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80017ce:	bf00      	nop
 80017d0:	37b8      	adds	r7, #184	; 0xb8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40004800 	.word	0x40004800
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020c00 	.word	0x40020c00

080017e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <NMI_Handler+0x4>

080017ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ee:	e7fe      	b.n	80017ee <HardFault_Handler+0x4>

080017f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <MemManage_Handler+0x4>

080017f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <BusFault_Handler+0x4>

080017fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <UsageFault_Handler+0x4>

08001802 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001830:	f000 fa86 	bl	8001d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}

08001838 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	POWER_STATE = HAL_GPIO_ReadPin(PowerSwitch_GPIO_Port, PowerSwitch_Pin);
 800183c:	2102      	movs	r1, #2
 800183e:	4806      	ldr	r0, [pc, #24]	; (8001858 <EXTI1_IRQHandler+0x20>)
 8001840:	f001 ff52 	bl	80036e8 <HAL_GPIO_ReadPin>
 8001844:	4603      	mov	r3, r0
 8001846:	461a      	mov	r2, r3
 8001848:	4b04      	ldr	r3, [pc, #16]	; (800185c <EXTI1_IRQHandler+0x24>)
 800184a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PowerSwitch_Pin);
 800184c:	2002      	movs	r0, #2
 800184e:	f001 ff7d 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40021800 	.word	0x40021800
 800185c:	200004e8 	.word	0x200004e8

08001860 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	NEW_LOG_FLAG = 1;
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <EXTI3_IRQHandler+0x14>)
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NewLogBtn_Pin);
 800186a:	2008      	movs	r0, #8
 800186c:	f001 ff6e 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	200004e9 	.word	0x200004e9

08001878 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <CAN1_RX0_IRQHandler+0x10>)
 800187e:	f000 fe9f 	bl	80025c0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20000188 	.word	0x20000188

0800188c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (POWER_STATE == 0) {
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <EXTI15_10_IRQHandler+0x40>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d112      	bne.n	80018be <EXTI15_10_IRQHandler+0x32>
		if (HAL_GPIO_ReadPin(PokRESET_GPIO_Port, PokRESET_Pin) == GPIO_PIN_SET) {
 8001898:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800189c:	480c      	ldr	r0, [pc, #48]	; (80018d0 <EXTI15_10_IRQHandler+0x44>)
 800189e:	f001 ff23 	bl	80036e8 <HAL_GPIO_ReadPin>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d105      	bne.n	80018b4 <EXTI15_10_IRQHandler+0x28>
			HAL_GPIO_WritePin(StatusSignal_GPIO_Port, StatusSignal_Pin, GPIO_PIN_SET);
 80018a8:	2201      	movs	r2, #1
 80018aa:	2101      	movs	r1, #1
 80018ac:	4809      	ldr	r0, [pc, #36]	; (80018d4 <EXTI15_10_IRQHandler+0x48>)
 80018ae:	f001 ff33 	bl	8003718 <HAL_GPIO_WritePin>
 80018b2:	e004      	b.n	80018be <EXTI15_10_IRQHandler+0x32>
		}
		else {
			HAL_GPIO_WritePin(StatusSignal_GPIO_Port, StatusSignal_Pin, GPIO_PIN_RESET);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2101      	movs	r1, #1
 80018b8:	4806      	ldr	r0, [pc, #24]	; (80018d4 <EXTI15_10_IRQHandler+0x48>)
 80018ba:	f001 ff2d 	bl	8003718 <HAL_GPIO_WritePin>
		}
	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PokRESET_Pin);
 80018be:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80018c2:	f001 ff43 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	200004e8 	.word	0x200004e8
 80018d0:	40021400 	.word	0x40021400
 80018d4:	40021800 	.word	0x40021800

080018d8 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80018dc:	4802      	ldr	r0, [pc, #8]	; (80018e8 <SDMMC1_IRQHandler+0x10>)
 80018de:	f005 fb0b 	bl	8006ef8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000204 	.word	0x20000204

080018ec <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <DMA2_Stream3_IRQHandler+0x10>)
 80018f2:	f001 fad7 	bl	8002ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000288 	.word	0x20000288

08001900 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001904:	4802      	ldr	r0, [pc, #8]	; (8001910 <OTG_FS_IRQHandler+0x10>)
 8001906:	f002 fe08 	bl	800451a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	2000409c 	.word	0x2000409c

08001914 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001918:	4802      	ldr	r0, [pc, #8]	; (8001924 <DMA2_Stream6_IRQHandler+0x10>)
 800191a:	f001 fac3 	bl	8002ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200002e8 	.word	0x200002e8

08001928 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	e00a      	b.n	8001950 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800193a:	f3af 8000 	nop.w
 800193e:	4601      	mov	r1, r0
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	b2ca      	uxtb	r2, r1
 8001948:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	3301      	adds	r3, #1
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	429a      	cmp	r2, r3
 8001956:	dbf0      	blt.n	800193a <_read+0x12>
  }

  return len;
 8001958:	687b      	ldr	r3, [r7, #4]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b086      	sub	sp, #24
 8001966:	af00      	add	r7, sp, #0
 8001968:	60f8      	str	r0, [r7, #12]
 800196a:	60b9      	str	r1, [r7, #8]
 800196c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	e009      	b.n	8001988 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	60ba      	str	r2, [r7, #8]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fcd1 	bl	8001324 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	429a      	cmp	r2, r3
 800198e:	dbf1      	blt.n	8001974 <_write+0x12>
  }
  return len;
 8001990:	687b      	ldr	r3, [r7, #4]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <_close>:

int _close(int file)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c2:	605a      	str	r2, [r3, #4]
  return 0;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <_isatty>:

int _isatty(int file)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
	...

08001a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a20:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a34:	f00f fa00 	bl	8010e38 <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a56:	68fb      	ldr	r3, [r7, #12]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20080000 	.word	0x20080000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	20002508 	.word	0x20002508
 8001a6c:	200046f0 	.word	0x200046f0

08001a70 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <SystemInit+0x20>)
 8001a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a7a:	4a05      	ldr	r2, [pc, #20]	; (8001a90 <SystemInit+0x20>)
 8001a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001acc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a98:	480d      	ldr	r0, [pc, #52]	; (8001ad0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a9a:	490e      	ldr	r1, [pc, #56]	; (8001ad4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a9c:	4a0e      	ldr	r2, [pc, #56]	; (8001ad8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa0:	e002      	b.n	8001aa8 <LoopCopyDataInit>

08001aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa6:	3304      	adds	r3, #4

08001aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aac:	d3f9      	bcc.n	8001aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aae:	4a0b      	ldr	r2, [pc, #44]	; (8001adc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ab0:	4c0b      	ldr	r4, [pc, #44]	; (8001ae0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab4:	e001      	b.n	8001aba <LoopFillZerobss>

08001ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab8:	3204      	adds	r2, #4

08001aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001abc:	d3fb      	bcc.n	8001ab6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001abe:	f7ff ffd7 	bl	8001a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ac2:	f00f f9bf 	bl	8010e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ac6:	f7fe fd89 	bl	80005dc <main>
  bx  lr    
 8001aca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001acc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad4:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 8001ad8:	08012744 	.word	0x08012744
  ldr r2, =_sbss
 8001adc:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 8001ae0:	200046f0 	.word	0x200046f0

08001ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae4:	e7fe      	b.n	8001ae4 <ADC_IRQHandler>
	...

08001ae8 <DS1307_Init>:
	
/**
 * @brief Initializes the DS1307 module. Sets clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS1307_Init(I2C_HandleTypeDef *hi2c) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	_ds1307_ui2c = hi2c;
 8001af0:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <DS1307_Init+0x1c>)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6013      	str	r3, [r2, #0]
	DS1307_SetClockHalt(0);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f000 f806 	bl	8001b08 <DS1307_SetClockHalt>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	2000250c 	.word	0x2000250c

08001b08 <DS1307_SetClockHalt>:

/**
 * @brief Sets clock halt bit.
 * @param halt Clock halt bit to set, 0 or 1. 0 to start timing, 0 to stop.
 */
void DS1307_SetClockHalt(uint8_t halt) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = (halt ? 1 << 7 : 0);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <DS1307_SetClockHalt+0x14>
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	e000      	b.n	8001b1e <DS1307_SetClockHalt+0x16>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, ch | (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f));
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 f831 	bl	8001b88 <DS1307_GetRegByte>
 8001b26:	4603      	mov	r3, r0
 8001b28:	b25b      	sxtb	r3, r3
 8001b2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b2e:	b25a      	sxtb	r2, r3
 8001b30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	b25b      	sxtb	r3, r3
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	f000 f805 	bl	8001b4c <DS1307_SetRegByte>
}
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <DS1307_SetRegByte>:
/**
 * @brief Sets the byte in the designated DS1307 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS1307_SetRegByte(uint8_t regAddr, uint8_t val) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	4603      	mov	r3, r0
 8001b54:	460a      	mov	r2, r1
 8001b56:	71fb      	strb	r3, [r7, #7]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	733b      	strb	r3, [r7, #12]
 8001b60:	79bb      	ldrb	r3, [r7, #6]
 8001b62:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, bytes, 2, DS1307_TIMEOUT);
 8001b64:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <DS1307_SetRegByte+0x38>)
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	f107 020c 	add.w	r2, r7, #12
 8001b6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	2302      	movs	r3, #2
 8001b74:	21d0      	movs	r1, #208	; 0xd0
 8001b76:	f001 fe9d 	bl	80038b4 <HAL_I2C_Master_Transmit>
}
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	2000250c 	.word	0x2000250c

08001b88 <DS1307_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS1307 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af02      	add	r7, sp, #8
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 8001b92:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <DS1307_GetRegByte+0x40>)
 8001b94:	6818      	ldr	r0, [r3, #0]
 8001b96:	1dfa      	adds	r2, r7, #7
 8001b98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	21d0      	movs	r1, #208	; 0xd0
 8001ba2:	f001 fe87 	bl	80038b4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <DS1307_GetRegByte+0x40>)
 8001ba8:	6818      	ldr	r0, [r3, #0]
 8001baa:	f107 020f 	add.w	r2, r7, #15
 8001bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	21d0      	movs	r1, #208	; 0xd0
 8001bb8:	f001 ff70 	bl	8003a9c <HAL_I2C_Master_Receive>
	return val;
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2000250c 	.word	0x2000250c

08001bcc <DS1307_GetDate>:

/**
 * @brief Gets the current day of month.
 * @return Day of month, 1 to 31.
 */
uint8_t DS1307_GetDate(void) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DATE));
 8001bd0:	2004      	movs	r0, #4
 8001bd2:	f7ff ffd9 	bl	8001b88 <DS1307_GetRegByte>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f000 f85b 	bl	8001c94 <DS1307_DecodeBCD>
 8001bde:	4603      	mov	r3, r0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <DS1307_GetMonth>:

/**
 * @brief Gets the current month.
 * @return Month, 1 to 12.
 */
uint8_t DS1307_GetMonth(void) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MONTH));
 8001be8:	2005      	movs	r0, #5
 8001bea:	f7ff ffcd 	bl	8001b88 <DS1307_GetRegByte>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f000 f84f 	bl	8001c94 <DS1307_DecodeBCD>
 8001bf6:	4603      	mov	r3, r0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <DS1307_GetYear>:

/**
 * @brief Gets the current year.
 * @return Year, 2000 to 2099.
 */
uint16_t DS1307_GetYear(void) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
	uint16_t cen = DS1307_GetRegByte(DS1307_REG_CENT) * 100;
 8001c02:	2010      	movs	r0, #16
 8001c04:	f7ff ffc0 	bl	8001b88 <DS1307_GetRegByte>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	0092      	lsls	r2, r2, #2
 8001c10:	4413      	add	r3, r2
 8001c12:	461a      	mov	r2, r3
 8001c14:	0091      	lsls	r1, r2, #2
 8001c16:	461a      	mov	r2, r3
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	80fb      	strh	r3, [r7, #6]
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_YEAR)) + cen;
 8001c20:	2006      	movs	r0, #6
 8001c22:	f7ff ffb1 	bl	8001b88 <DS1307_GetRegByte>
 8001c26:	4603      	mov	r3, r0
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f833 	bl	8001c94 <DS1307_DecodeBCD>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	88fb      	ldrh	r3, [r7, #6]
 8001c34:	4413      	add	r3, r2
 8001c36:	b29b      	uxth	r3, r3
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <DS1307_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS1307_GetHour(void) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 8001c44:	2002      	movs	r0, #2
 8001c46:	f7ff ff9f 	bl	8001b88 <DS1307_GetRegByte>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 f81e 	bl	8001c94 <DS1307_DecodeBCD>
 8001c58:	4603      	mov	r3, r0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <DS1307_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS1307_GetMinute(void) {
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MINUTE));
 8001c62:	2001      	movs	r0, #1
 8001c64:	f7ff ff90 	bl	8001b88 <DS1307_GetRegByte>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 f812 	bl	8001c94 <DS1307_DecodeBCD>
 8001c70:	4603      	mov	r3, r0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <DS1307_GetSecond>:

/**
 * @brief Gets the current second. Clock halt bit not included.
 * @return Second, 0 to 59.
 */
uint8_t DS1307_GetSecond(void) {
 8001c76:	b580      	push	{r7, lr}
 8001c78:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f);
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	f7ff ff84 	bl	8001b88 <DS1307_GetRegByte>
 8001c80:	4603      	mov	r3, r0
 8001c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f803 	bl	8001c94 <DS1307_DecodeBCD>
 8001c8e:	4603      	mov	r3, r0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <DS1307_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	0092      	lsls	r2, r2, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	b2da      	uxtb	r2, r3
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	f003 030f 	and.w	r3, r3, #15
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	b2db      	uxtb	r3, r3
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cca:	2003      	movs	r0, #3
 8001ccc:	f000 ff78 	bl	8002bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f000 f805 	bl	8001ce0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd6:	f7ff fb49 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_InitTick+0x54>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <HAL_InitTick+0x58>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f000 ff93 	bl	8002c2a <HAL_SYSTICK_Config>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e00e      	b.n	8001d2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b0f      	cmp	r3, #15
 8001d12:	d80a      	bhi.n	8001d2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d14:	2200      	movs	r2, #0
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d1c:	f000 ff5b 	bl	8002bd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d20:	4a06      	ldr	r2, [pc, #24]	; (8001d3c <HAL_InitTick+0x5c>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
 8001d28:	e000      	b.n	8001d2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3708      	adds	r7, #8
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000004 	.word	0x20000004
 8001d38:	2000000c 	.word	0x2000000c
 8001d3c:	20000008 	.word	0x20000008

08001d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_IncTick+0x20>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <HAL_IncTick+0x24>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4413      	add	r3, r2
 8001d50:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <HAL_IncTick+0x24>)
 8001d52:	6013      	str	r3, [r2, #0]
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	2000000c 	.word	0x2000000c
 8001d64:	20002510 	.word	0x20002510

08001d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d6c:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <HAL_GetTick+0x14>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20002510 	.word	0x20002510

08001d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	f7ff ffee 	bl	8001d68 <HAL_GetTick>
 8001d8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d98:	d005      	beq.n	8001da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <HAL_Delay+0x44>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4413      	add	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001da6:	bf00      	nop
 8001da8:	f7ff ffde 	bl	8001d68 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d8f7      	bhi.n	8001da8 <HAL_Delay+0x28>
  {
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000000c 	.word	0x2000000c

08001dc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e0ed      	b.n	8001fb6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff fae4 	bl	80013b4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dfc:	f7ff ffb4 	bl	8001d68 <HAL_GetTick>
 8001e00:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e02:	e012      	b.n	8001e2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e04:	f7ff ffb0 	bl	8001d68 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b0a      	cmp	r3, #10
 8001e10:	d90b      	bls.n	8001e2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2205      	movs	r2, #5
 8001e22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e0c5      	b.n	8001fb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0e5      	beq.n	8001e04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0202 	bic.w	r2, r2, #2
 8001e46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e48:	f7ff ff8e 	bl	8001d68 <HAL_GetTick>
 8001e4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e4e:	e012      	b.n	8001e76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e50:	f7ff ff8a 	bl	8001d68 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b0a      	cmp	r3, #10
 8001e5c:	d90b      	bls.n	8001e76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2205      	movs	r2, #5
 8001e6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e09f      	b.n	8001fb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1e5      	bne.n	8001e50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7e1b      	ldrb	r3, [r3, #24]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d108      	bne.n	8001e9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	e007      	b.n	8001eae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	7e5b      	ldrb	r3, [r3, #25]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d108      	bne.n	8001ec8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	e007      	b.n	8001ed8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ed6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	7e9b      	ldrb	r3, [r3, #26]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d108      	bne.n	8001ef2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0220 	orr.w	r2, r2, #32
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	e007      	b.n	8001f02 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 0220 	bic.w	r2, r2, #32
 8001f00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	7edb      	ldrb	r3, [r3, #27]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d108      	bne.n	8001f1c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0210 	bic.w	r2, r2, #16
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	e007      	b.n	8001f2c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f042 0210 	orr.w	r2, r2, #16
 8001f2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	7f1b      	ldrb	r3, [r3, #28]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d108      	bne.n	8001f46 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 0208 	orr.w	r2, r2, #8
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	e007      	b.n	8001f56 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 0208 	bic.w	r2, r2, #8
 8001f54:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	7f5b      	ldrb	r3, [r3, #29]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d108      	bne.n	8001f70 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f042 0204 	orr.w	r2, r2, #4
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	e007      	b.n	8001f80 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 0204 	bic.w	r2, r2, #4
 8001f7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	ea42 0103 	orr.w	r1, r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	1e5a      	subs	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b087      	sub	sp, #28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fd6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fd8:	7cfb      	ldrb	r3, [r7, #19]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d003      	beq.n	8001fe6 <HAL_CAN_ConfigFilter+0x26>
 8001fde:	7cfb      	ldrb	r3, [r7, #19]
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	f040 80c7 	bne.w	8002174 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a69      	ldr	r2, [pc, #420]	; (8002190 <HAL_CAN_ConfigFilter+0x1d0>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d001      	beq.n	8001ff4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001ff0:	4b68      	ldr	r3, [pc, #416]	; (8002194 <HAL_CAN_ConfigFilter+0x1d4>)
 8001ff2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ffa:	f043 0201 	orr.w	r2, r3, #1
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	4a63      	ldr	r2, [pc, #396]	; (8002194 <HAL_CAN_ConfigFilter+0x1d4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d111      	bne.n	8002030 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002012:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002026:	021b      	lsls	r3, r3, #8
 8002028:	431a      	orrs	r2, r3
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	f003 031f 	and.w	r3, r3, #31
 8002038:	2201      	movs	r2, #1
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	43db      	mvns	r3, r3
 800204a:	401a      	ands	r2, r3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d123      	bne.n	80020a2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	43db      	mvns	r3, r3
 8002064:	401a      	ands	r2, r3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800207c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	3248      	adds	r2, #72	; 0x48
 8002082:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002096:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002098:	6979      	ldr	r1, [r7, #20]
 800209a:	3348      	adds	r3, #72	; 0x48
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	440b      	add	r3, r1
 80020a0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d122      	bne.n	80020f0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	431a      	orrs	r2, r3
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80020ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	3248      	adds	r2, #72	; 0x48
 80020d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020e6:	6979      	ldr	r1, [r7, #20]
 80020e8:	3348      	adds	r3, #72	; 0x48
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	440b      	add	r3, r1
 80020ee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d109      	bne.n	800210c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	43db      	mvns	r3, r3
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800210a:	e007      	b.n	800211c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	431a      	orrs	r2, r3
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d109      	bne.n	8002138 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	43db      	mvns	r3, r3
 800212e:	401a      	ands	r2, r3
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002136:	e007      	b.n	8002148 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	431a      	orrs	r2, r3
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d107      	bne.n	8002160 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	431a      	orrs	r2, r3
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002166:	f023 0201 	bic.w	r2, r3, #1
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002170:	2300      	movs	r3, #0
 8002172:	e006      	b.n	8002182 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
  }
}
 8002182:	4618      	mov	r0, r3
 8002184:	371c      	adds	r7, #28
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40003400 	.word	0x40003400
 8002194:	40006400 	.word	0x40006400

08002198 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d12e      	bne.n	800220a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2202      	movs	r2, #2
 80021b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021c4:	f7ff fdd0 	bl	8001d68 <HAL_GetTick>
 80021c8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021ca:	e012      	b.n	80021f2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80021cc:	f7ff fdcc 	bl	8001d68 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b0a      	cmp	r3, #10
 80021d8:	d90b      	bls.n	80021f2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2205      	movs	r2, #5
 80021ea:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e012      	b.n	8002218 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1e5      	bne.n	80021cc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002206:	2300      	movs	r3, #0
 8002208:	e006      	b.n	8002218 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
  }
}
 8002218:	4618      	mov	r0, r3
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d133      	bne.n	800229c <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 0201 	orr.w	r2, r2, #1
 8002242:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002244:	f7ff fd90 	bl	8001d68 <HAL_GetTick>
 8002248:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800224a:	e012      	b.n	8002272 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800224c:	f7ff fd8c 	bl	8001d68 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b0a      	cmp	r3, #10
 8002258:	d90b      	bls.n	8002272 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2205      	movs	r2, #5
 800226a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e01b      	b.n	80022aa <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0e5      	beq.n	800224c <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 0202 	bic.w	r2, r2, #2
 800228e:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	e006      	b.n	80022aa <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
  }
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80022b2:	b480      	push	{r7}
 80022b4:	b087      	sub	sp, #28
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
 80022be:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022c6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80022c8:	7dfb      	ldrb	r3, [r7, #23]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d003      	beq.n	80022d6 <HAL_CAN_GetRxMessage+0x24>
 80022ce:	7dfb      	ldrb	r3, [r7, #23]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	f040 80f3 	bne.w	80024bc <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10e      	bne.n	80022fa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d116      	bne.n	8002318 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e0e7      	b.n	80024ca <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	f003 0303 	and.w	r3, r3, #3
 8002304:	2b00      	cmp	r3, #0
 8002306:	d107      	bne.n	8002318 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0d8      	b.n	80024ca <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	331b      	adds	r3, #27
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	4413      	add	r3, r2
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0204 	and.w	r2, r3, #4
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10c      	bne.n	8002350 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	331b      	adds	r3, #27
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	4413      	add	r3, r2
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	0d5b      	lsrs	r3, r3, #21
 8002346:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	e00b      	b.n	8002368 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	331b      	adds	r3, #27
 8002358:	011b      	lsls	r3, r3, #4
 800235a:	4413      	add	r3, r2
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	08db      	lsrs	r3, r3, #3
 8002360:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	331b      	adds	r3, #27
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	4413      	add	r3, r2
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0202 	and.w	r2, r3, #2
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	331b      	adds	r3, #27
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	4413      	add	r3, r2
 800238a:	3304      	adds	r3, #4
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 020f 	and.w	r2, r3, #15
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	331b      	adds	r3, #27
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	4413      	add	r3, r2
 80023a2:	3304      	adds	r3, #4
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	0a1b      	lsrs	r3, r3, #8
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	331b      	adds	r3, #27
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	4413      	add	r3, r2
 80023ba:	3304      	adds	r3, #4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	0c1b      	lsrs	r3, r3, #16
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	4413      	add	r3, r2
 80023d0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	011b      	lsls	r3, r3, #4
 80023e4:	4413      	add	r3, r2
 80023e6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	0a1a      	lsrs	r2, r3, #8
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	3301      	adds	r3, #1
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	4413      	add	r3, r2
 8002400:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	0c1a      	lsrs	r2, r3, #16
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	3302      	adds	r3, #2
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	4413      	add	r3, r2
 800241a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	0e1a      	lsrs	r2, r3, #24
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	3303      	adds	r3, #3
 8002426:	b2d2      	uxtb	r2, r2
 8002428:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	4413      	add	r3, r2
 8002434:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	3304      	adds	r3, #4
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	011b      	lsls	r3, r3, #4
 800244a:	4413      	add	r3, r2
 800244c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	0a1a      	lsrs	r2, r3, #8
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	3305      	adds	r3, #5
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	011b      	lsls	r3, r3, #4
 8002464:	4413      	add	r3, r2
 8002466:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	0c1a      	lsrs	r2, r3, #16
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	3306      	adds	r3, #6
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	4413      	add	r3, r2
 8002480:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	0e1a      	lsrs	r2, r3, #24
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	3307      	adds	r3, #7
 800248c:	b2d2      	uxtb	r2, r2
 800248e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d108      	bne.n	80024a8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0220 	orr.w	r2, r2, #32
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	e007      	b.n	80024b8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	691a      	ldr	r2, [r3, #16]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0220 	orr.w	r2, r2, #32
 80024b6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	e006      	b.n	80024ca <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
  }
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	371c      	adds	r7, #28
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b085      	sub	sp, #20
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
 80024de:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ea:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80024ec:	7afb      	ldrb	r3, [r7, #11]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d002      	beq.n	80024f8 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80024f2:	7afb      	ldrb	r3, [r7, #11]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d10f      	bne.n	8002518 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d106      	bne.n	800250c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	e005      	b.n	8002518 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f003 0303 	and.w	r3, r3, #3
 8002516:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002518:	68fb      	ldr	r3, [r7, #12]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002536:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d002      	beq.n	8002544 <HAL_CAN_ActivateNotification+0x1e>
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	2b02      	cmp	r3, #2
 8002542:	d109      	bne.n	8002558 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6959      	ldr	r1, [r3, #20]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	430a      	orrs	r2, r1
 8002552:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002554:	2300      	movs	r3, #0
 8002556:	e006      	b.n	8002566 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
  }
}
 8002566:	4618      	mov	r0, r3
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8002572:	b480      	push	{r7}
 8002574:	b085      	sub	sp, #20
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002582:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d002      	beq.n	8002590 <HAL_CAN_DeactivateNotification+0x1e>
 800258a:	7bfb      	ldrb	r3, [r7, #15]
 800258c:	2b02      	cmp	r3, #2
 800258e:	d10a      	bne.n	80025a6 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6959      	ldr	r1, [r3, #20]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	43da      	mvns	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	400a      	ands	r2, r1
 80025a0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80025a2:	2300      	movs	r3, #0
 80025a4:	e006      	b.n	80025b4 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025aa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
  }
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3714      	adds	r7, #20
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08a      	sub	sp, #40	; 0x28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80025fc:	6a3b      	ldr	r3, [r7, #32]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d07c      	beq.n	8002700 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b00      	cmp	r3, #0
 800260e:	d023      	beq.n	8002658 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2201      	movs	r2, #1
 8002616:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f983 	bl	800292e <HAL_CAN_TxMailbox0CompleteCallback>
 8002628:	e016      	b.n	8002658 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b00      	cmp	r3, #0
 8002632:	d004      	beq.n	800263e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002636:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800263a:	627b      	str	r3, [r7, #36]	; 0x24
 800263c:	e00c      	b.n	8002658 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	f003 0308 	and.w	r3, r3, #8
 8002644:	2b00      	cmp	r3, #0
 8002646:	d004      	beq.n	8002652 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800264e:	627b      	str	r3, [r7, #36]	; 0x24
 8002650:	e002      	b.n	8002658 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f989 	bl	800296a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265e:	2b00      	cmp	r3, #0
 8002660:	d024      	beq.n	80026ac <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f44f 7280 	mov.w	r2, #256	; 0x100
 800266a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f963 	bl	8002942 <HAL_CAN_TxMailbox1CompleteCallback>
 800267c:	e016      	b.n	80026ac <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002684:	2b00      	cmp	r3, #0
 8002686:	d004      	beq.n	8002692 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800268e:	627b      	str	r3, [r7, #36]	; 0x24
 8002690:	e00c      	b.n	80026ac <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002698:	2b00      	cmp	r3, #0
 800269a:	d004      	beq.n	80026a6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a2:	627b      	str	r3, [r7, #36]	; 0x24
 80026a4:	e002      	b.n	80026ac <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f969 	bl	800297e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d024      	beq.n	8002700 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026be:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f943 	bl	8002956 <HAL_CAN_TxMailbox2CompleteCallback>
 80026d0:	e016      	b.n	8002700 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d004      	beq.n	80026e6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80026dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
 80026e4:	e00c      	b.n	8002700 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d004      	beq.n	80026fa <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24
 80026f8:	e002      	b.n	8002700 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f949 	bl	8002992 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00c      	beq.n	8002724 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f003 0310 	and.w	r3, r3, #16
 8002710:	2b00      	cmp	r3, #0
 8002712:	d007      	beq.n	8002724 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002716:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800271a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2210      	movs	r2, #16
 8002722:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00b      	beq.n	8002746 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f003 0308 	and.w	r3, r3, #8
 8002734:	2b00      	cmp	r3, #0
 8002736:	d006      	beq.n	8002746 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2208      	movs	r2, #8
 800273e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 f930 	bl	80029a6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002746:	6a3b      	ldr	r3, [r7, #32]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d009      	beq.n	8002764 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7fe fdac 	bl	80012bc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00c      	beq.n	8002788 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	f003 0310 	and.w	r3, r3, #16
 8002774:	2b00      	cmp	r3, #0
 8002776:	d007      	beq.n	8002788 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800277e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2210      	movs	r2, #16
 8002786:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	f003 0320 	and.w	r3, r3, #32
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00b      	beq.n	80027aa <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d006      	beq.n	80027aa <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2208      	movs	r2, #8
 80027a2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 f912 	bl	80029ce <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	f003 0310 	and.w	r3, r3, #16
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d009      	beq.n	80027c8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 f8f9 	bl	80029ba <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d006      	beq.n	80027ea <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2210      	movs	r2, #16
 80027e2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f8fc 	bl	80029e2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00b      	beq.n	800280c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d006      	beq.n	800280c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2208      	movs	r2, #8
 8002804:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f8f5 	bl	80029f6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800280c:	6a3b      	ldr	r3, [r7, #32]
 800280e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d07b      	beq.n	800290e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	f003 0304 	and.w	r3, r3, #4
 800281c:	2b00      	cmp	r3, #0
 800281e:	d072      	beq.n	8002906 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002842:	2b00      	cmp	r3, #0
 8002844:	d008      	beq.n	8002858 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	f043 0302 	orr.w	r3, r3, #2
 8002856:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002858:	6a3b      	ldr	r3, [r7, #32]
 800285a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800285e:	2b00      	cmp	r3, #0
 8002860:	d008      	beq.n	8002874 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	f043 0304 	orr.w	r3, r3, #4
 8002872:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002874:	6a3b      	ldr	r3, [r7, #32]
 8002876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800287a:	2b00      	cmp	r3, #0
 800287c:	d043      	beq.n	8002906 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002884:	2b00      	cmp	r3, #0
 8002886:	d03e      	beq.n	8002906 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800288e:	2b60      	cmp	r3, #96	; 0x60
 8002890:	d02b      	beq.n	80028ea <HAL_CAN_IRQHandler+0x32a>
 8002892:	2b60      	cmp	r3, #96	; 0x60
 8002894:	d82e      	bhi.n	80028f4 <HAL_CAN_IRQHandler+0x334>
 8002896:	2b50      	cmp	r3, #80	; 0x50
 8002898:	d022      	beq.n	80028e0 <HAL_CAN_IRQHandler+0x320>
 800289a:	2b50      	cmp	r3, #80	; 0x50
 800289c:	d82a      	bhi.n	80028f4 <HAL_CAN_IRQHandler+0x334>
 800289e:	2b40      	cmp	r3, #64	; 0x40
 80028a0:	d019      	beq.n	80028d6 <HAL_CAN_IRQHandler+0x316>
 80028a2:	2b40      	cmp	r3, #64	; 0x40
 80028a4:	d826      	bhi.n	80028f4 <HAL_CAN_IRQHandler+0x334>
 80028a6:	2b30      	cmp	r3, #48	; 0x30
 80028a8:	d010      	beq.n	80028cc <HAL_CAN_IRQHandler+0x30c>
 80028aa:	2b30      	cmp	r3, #48	; 0x30
 80028ac:	d822      	bhi.n	80028f4 <HAL_CAN_IRQHandler+0x334>
 80028ae:	2b10      	cmp	r3, #16
 80028b0:	d002      	beq.n	80028b8 <HAL_CAN_IRQHandler+0x2f8>
 80028b2:	2b20      	cmp	r3, #32
 80028b4:	d005      	beq.n	80028c2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80028b6:	e01d      	b.n	80028f4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	f043 0308 	orr.w	r3, r3, #8
 80028be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80028c0:	e019      	b.n	80028f6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	f043 0310 	orr.w	r3, r3, #16
 80028c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80028ca:	e014      	b.n	80028f6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	f043 0320 	orr.w	r3, r3, #32
 80028d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80028d4:	e00f      	b.n	80028f6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80028d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80028de:	e00a      	b.n	80028f6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80028e8:	e005      	b.n	80028f6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80028ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80028f2:	e000      	b.n	80028f6 <HAL_CAN_IRQHandler+0x336>
            break;
 80028f4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699a      	ldr	r2, [r3, #24]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002904:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2204      	movs	r2, #4
 800290c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	2b00      	cmp	r3, #0
 8002912:	d008      	beq.n	8002926 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 f872 	bl	8002a0a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002926:	bf00      	nop
 8002928:	3728      	adds	r7, #40	; 0x28
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80029e2:	b480      	push	{r7}
 80029e4:	b083      	sub	sp, #12
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b083      	sub	sp, #12
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a30:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <__NVIC_SetPriorityGrouping+0x40>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <__NVIC_SetPriorityGrouping+0x44>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a4e:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <__NVIC_SetPriorityGrouping+0x40>)
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	60d3      	str	r3, [r2, #12]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	e000ed00 	.word	0xe000ed00
 8002a64:	05fa0000 	.word	0x05fa0000

08002a68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <__NVIC_GetPriorityGrouping+0x18>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	0a1b      	lsrs	r3, r3, #8
 8002a72:	f003 0307 	and.w	r3, r3, #7
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	db0b      	blt.n	8002aae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	f003 021f 	and.w	r2, r3, #31
 8002a9c:	4907      	ldr	r1, [pc, #28]	; (8002abc <__NVIC_EnableIRQ+0x38>)
 8002a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa2:	095b      	lsrs	r3, r3, #5
 8002aa4:	2001      	movs	r0, #1
 8002aa6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	e000e100 	.word	0xe000e100

08002ac0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	6039      	str	r1, [r7, #0]
 8002aca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	db0a      	blt.n	8002aea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	490c      	ldr	r1, [pc, #48]	; (8002b0c <__NVIC_SetPriority+0x4c>)
 8002ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ade:	0112      	lsls	r2, r2, #4
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ae8:	e00a      	b.n	8002b00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	4908      	ldr	r1, [pc, #32]	; (8002b10 <__NVIC_SetPriority+0x50>)
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	f003 030f 	and.w	r3, r3, #15
 8002af6:	3b04      	subs	r3, #4
 8002af8:	0112      	lsls	r2, r2, #4
 8002afa:	b2d2      	uxtb	r2, r2
 8002afc:	440b      	add	r3, r1
 8002afe:	761a      	strb	r2, [r3, #24]
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr
 8002b0c:	e000e100 	.word	0xe000e100
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b089      	sub	sp, #36	; 0x24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	f1c3 0307 	rsb	r3, r3, #7
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	bf28      	it	cs
 8002b32:	2304      	movcs	r3, #4
 8002b34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	2b06      	cmp	r3, #6
 8002b3c:	d902      	bls.n	8002b44 <NVIC_EncodePriority+0x30>
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	3b03      	subs	r3, #3
 8002b42:	e000      	b.n	8002b46 <NVIC_EncodePriority+0x32>
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43da      	mvns	r2, r3
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	401a      	ands	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	fa01 f303 	lsl.w	r3, r1, r3
 8002b66:	43d9      	mvns	r1, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b6c:	4313      	orrs	r3, r2
         );
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3724      	adds	r7, #36	; 0x24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b8c:	d301      	bcc.n	8002b92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e00f      	b.n	8002bb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b92:	4a0a      	ldr	r2, [pc, #40]	; (8002bbc <SysTick_Config+0x40>)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b9a:	210f      	movs	r1, #15
 8002b9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ba0:	f7ff ff8e 	bl	8002ac0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <SysTick_Config+0x40>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002baa:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <SysTick_Config+0x40>)
 8002bac:	2207      	movs	r2, #7
 8002bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	e000e010 	.word	0xe000e010

08002bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f7ff ff29 	bl	8002a20 <__NVIC_SetPriorityGrouping>
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b086      	sub	sp, #24
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002be4:	2300      	movs	r3, #0
 8002be6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002be8:	f7ff ff3e 	bl	8002a68 <__NVIC_GetPriorityGrouping>
 8002bec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	68b9      	ldr	r1, [r7, #8]
 8002bf2:	6978      	ldr	r0, [r7, #20]
 8002bf4:	f7ff ff8e 	bl	8002b14 <NVIC_EncodePriority>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bfe:	4611      	mov	r1, r2
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ff5d 	bl	8002ac0 <__NVIC_SetPriority>
}
 8002c06:	bf00      	nop
 8002c08:	3718      	adds	r7, #24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	4603      	mov	r3, r0
 8002c16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff ff31 	bl	8002a84 <__NVIC_EnableIRQ>
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b082      	sub	sp, #8
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7ff ffa2 	bl	8002b7c <SysTick_Config>
 8002c38:	4603      	mov	r3, r0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
	...

08002c44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c50:	f7ff f88a 	bl	8001d68 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e099      	b.n	8002d94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2202      	movs	r2, #2
 8002c64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0201 	bic.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c80:	e00f      	b.n	8002ca2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c82:	f7ff f871 	bl	8001d68 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b05      	cmp	r3, #5
 8002c8e:	d908      	bls.n	8002ca2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2203      	movs	r2, #3
 8002c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e078      	b.n	8002d94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1e8      	bne.n	8002c82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	4b38      	ldr	r3, [pc, #224]	; (8002d9c <HAL_DMA_Init+0x158>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ce6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d107      	bne.n	8002d0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d04:	4313      	orrs	r3, r2
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f023 0307 	bic.w	r3, r3, #7
 8002d22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d117      	bne.n	8002d66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00e      	beq.n	8002d66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 faa5 	bl	8003298 <DMA_CheckFifoParam>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d008      	beq.n	8002d66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2240      	movs	r2, #64	; 0x40
 8002d58:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d62:	2301      	movs	r3, #1
 8002d64:	e016      	b.n	8002d94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fa5c 	bl	800322c <DMA_CalcBaseAndBitshift>
 8002d74:	4603      	mov	r3, r0
 8002d76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d7c:	223f      	movs	r2, #63	; 0x3f
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3718      	adds	r7, #24
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	e010803f 	.word	0xe010803f

08002da0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dae:	2300      	movs	r3, #0
 8002db0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d101      	bne.n	8002dc6 <HAL_DMA_Start_IT+0x26>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e048      	b.n	8002e58 <HAL_DMA_Start_IT+0xb8>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d137      	bne.n	8002e4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2202      	movs	r2, #2
 8002dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 f9ee 	bl	80031d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df8:	223f      	movs	r2, #63	; 0x3f
 8002dfa:	409a      	lsls	r2, r3
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0216 	orr.w	r2, r2, #22
 8002e0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695a      	ldr	r2, [r3, #20]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e1e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d007      	beq.n	8002e38 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0208 	orr.w	r2, r2, #8
 8002e36:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 0201 	orr.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	e005      	b.n	8002e56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e52:	2302      	movs	r3, #2
 8002e54:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d004      	beq.n	8002e7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2280      	movs	r2, #128	; 0x80
 8002e78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e00c      	b.n	8002e98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2205      	movs	r2, #5
 8002e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002eb0:	4b8e      	ldr	r3, [pc, #568]	; (80030ec <HAL_DMA_IRQHandler+0x248>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a8e      	ldr	r2, [pc, #568]	; (80030f0 <HAL_DMA_IRQHandler+0x24c>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0a9b      	lsrs	r3, r3, #10
 8002ebc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ece:	2208      	movs	r2, #8
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01a      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d013      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0204 	bic.w	r2, r2, #4
 8002ef6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efc:	2208      	movs	r2, #8
 8002efe:	409a      	lsls	r2, r3
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f08:	f043 0201 	orr.w	r2, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f14:	2201      	movs	r2, #1
 8002f16:	409a      	lsls	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d012      	beq.n	8002f46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	2201      	movs	r2, #1
 8002f34:	409a      	lsls	r2, r3
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3e:	f043 0202 	orr.w	r2, r3, #2
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4a:	2204      	movs	r2, #4
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d012      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00b      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	2204      	movs	r2, #4
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f74:	f043 0204 	orr.w	r2, r3, #4
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f80:	2210      	movs	r2, #16
 8002f82:	409a      	lsls	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d043      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d03c      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9e:	2210      	movs	r2, #16
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d018      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d108      	bne.n	8002fd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d024      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	4798      	blx	r3
 8002fd2:	e01f      	b.n	8003014 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01b      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	4798      	blx	r3
 8002fe4:	e016      	b.n	8003014 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d107      	bne.n	8003004 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0208 	bic.w	r2, r2, #8
 8003002:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003018:	2220      	movs	r2, #32
 800301a:	409a      	lsls	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 808f 	beq.w	8003144 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0310 	and.w	r3, r3, #16
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 8087 	beq.w	8003144 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303a:	2220      	movs	r2, #32
 800303c:	409a      	lsls	r2, r3
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b05      	cmp	r3, #5
 800304c:	d136      	bne.n	80030bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0216 	bic.w	r2, r2, #22
 800305c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695a      	ldr	r2, [r3, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800306c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	2b00      	cmp	r3, #0
 8003074:	d103      	bne.n	800307e <HAL_DMA_IRQHandler+0x1da>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800307a:	2b00      	cmp	r3, #0
 800307c:	d007      	beq.n	800308e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0208 	bic.w	r2, r2, #8
 800308c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003092:	223f      	movs	r2, #63	; 0x3f
 8003094:	409a      	lsls	r2, r3
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d07e      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
        }
        return;
 80030ba:	e079      	b.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d01d      	beq.n	8003106 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10d      	bne.n	80030f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d031      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	4798      	blx	r3
 80030e8:	e02c      	b.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
 80030ea:	bf00      	nop
 80030ec:	20000004 	.word	0x20000004
 80030f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d023      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4798      	blx	r3
 8003104:	e01e      	b.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10f      	bne.n	8003134 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0210 	bic.w	r2, r2, #16
 8003122:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003148:	2b00      	cmp	r3, #0
 800314a:	d032      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d022      	beq.n	800319e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2205      	movs	r2, #5
 800315c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	3301      	adds	r3, #1
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	429a      	cmp	r2, r3
 800317a:	d307      	bcc.n	800318c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f2      	bne.n	8003170 <HAL_DMA_IRQHandler+0x2cc>
 800318a:	e000      	b.n	800318e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800318c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2201      	movs	r2, #1
 8003192:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d005      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	4798      	blx	r3
 80031ae:	e000      	b.n	80031b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80031b0:	bf00      	nop
    }
  }
}
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
 80031dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	2b40      	cmp	r3, #64	; 0x40
 80031fc:	d108      	bne.n	8003210 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800320e:	e007      	b.n	8003220 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	60da      	str	r2, [r3, #12]
}
 8003220:	bf00      	nop
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	b2db      	uxtb	r3, r3
 800323a:	3b10      	subs	r3, #16
 800323c:	4a13      	ldr	r2, [pc, #76]	; (800328c <DMA_CalcBaseAndBitshift+0x60>)
 800323e:	fba2 2303 	umull	r2, r3, r2, r3
 8003242:	091b      	lsrs	r3, r3, #4
 8003244:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003246:	4a12      	ldr	r2, [pc, #72]	; (8003290 <DMA_CalcBaseAndBitshift+0x64>)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4413      	add	r3, r2
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2b03      	cmp	r3, #3
 8003258:	d908      	bls.n	800326c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <DMA_CalcBaseAndBitshift+0x68>)
 8003262:	4013      	ands	r3, r2
 8003264:	1d1a      	adds	r2, r3, #4
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	659a      	str	r2, [r3, #88]	; 0x58
 800326a:	e006      	b.n	800327a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	461a      	mov	r2, r3
 8003272:	4b08      	ldr	r3, [pc, #32]	; (8003294 <DMA_CalcBaseAndBitshift+0x68>)
 8003274:	4013      	ands	r3, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800327e:	4618      	mov	r0, r3
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	aaaaaaab 	.word	0xaaaaaaab
 8003290:	080122a4 	.word	0x080122a4
 8003294:	fffffc00 	.word	0xfffffc00

08003298 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d11f      	bne.n	80032f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	2b03      	cmp	r3, #3
 80032b6:	d856      	bhi.n	8003366 <DMA_CheckFifoParam+0xce>
 80032b8:	a201      	add	r2, pc, #4	; (adr r2, 80032c0 <DMA_CheckFifoParam+0x28>)
 80032ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032be:	bf00      	nop
 80032c0:	080032d1 	.word	0x080032d1
 80032c4:	080032e3 	.word	0x080032e3
 80032c8:	080032d1 	.word	0x080032d1
 80032cc:	08003367 	.word	0x08003367
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d046      	beq.n	800336a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032e0:	e043      	b.n	800336a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032ea:	d140      	bne.n	800336e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032f0:	e03d      	b.n	800336e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032fa:	d121      	bne.n	8003340 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b03      	cmp	r3, #3
 8003300:	d837      	bhi.n	8003372 <DMA_CheckFifoParam+0xda>
 8003302:	a201      	add	r2, pc, #4	; (adr r2, 8003308 <DMA_CheckFifoParam+0x70>)
 8003304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003308:	08003319 	.word	0x08003319
 800330c:	0800331f 	.word	0x0800331f
 8003310:	08003319 	.word	0x08003319
 8003314:	08003331 	.word	0x08003331
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	73fb      	strb	r3, [r7, #15]
      break;
 800331c:	e030      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003322:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d025      	beq.n	8003376 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800332e:	e022      	b.n	8003376 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003334:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003338:	d11f      	bne.n	800337a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800333e:	e01c      	b.n	800337a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b02      	cmp	r3, #2
 8003344:	d903      	bls.n	800334e <DMA_CheckFifoParam+0xb6>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d003      	beq.n	8003354 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800334c:	e018      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	73fb      	strb	r3, [r7, #15]
      break;
 8003352:	e015      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003358:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00e      	beq.n	800337e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	73fb      	strb	r3, [r7, #15]
      break;
 8003364:	e00b      	b.n	800337e <DMA_CheckFifoParam+0xe6>
      break;
 8003366:	bf00      	nop
 8003368:	e00a      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      break;
 800336a:	bf00      	nop
 800336c:	e008      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      break;
 800336e:	bf00      	nop
 8003370:	e006      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      break;
 8003372:	bf00      	nop
 8003374:	e004      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      break;
 8003376:	bf00      	nop
 8003378:	e002      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      break;   
 800337a:	bf00      	nop
 800337c:	e000      	b.n	8003380 <DMA_CheckFifoParam+0xe8>
      break;
 800337e:	bf00      	nop
    }
  } 
  
  return status; 
 8003380:	7bfb      	ldrb	r3, [r7, #15]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop

08003390 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003390:	b480      	push	{r7}
 8003392:	b089      	sub	sp, #36	; 0x24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800339e:	2300      	movs	r3, #0
 80033a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80033a2:	2300      	movs	r3, #0
 80033a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80033aa:	2300      	movs	r3, #0
 80033ac:	61fb      	str	r3, [r7, #28]
 80033ae:	e175      	b.n	800369c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80033b0:	2201      	movs	r2, #1
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4013      	ands	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	f040 8164 	bne.w	8003696 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f003 0303 	and.w	r3, r3, #3
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d005      	beq.n	80033e6 <HAL_GPIO_Init+0x56>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d130      	bne.n	8003448 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	2203      	movs	r2, #3
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43db      	mvns	r3, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4013      	ands	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800341c:	2201      	movs	r2, #1
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43db      	mvns	r3, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4013      	ands	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	091b      	lsrs	r3, r3, #4
 8003432:	f003 0201 	and.w	r2, r3, #1
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	4313      	orrs	r3, r2
 8003440:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f003 0303 	and.w	r3, r3, #3
 8003450:	2b03      	cmp	r3, #3
 8003452:	d017      	beq.n	8003484 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	2203      	movs	r2, #3
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	4013      	ands	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4313      	orrs	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f003 0303 	and.w	r3, r3, #3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d123      	bne.n	80034d8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	08da      	lsrs	r2, r3, #3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	3208      	adds	r2, #8
 8003498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800349c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	220f      	movs	r2, #15
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4013      	ands	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	08da      	lsrs	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	3208      	adds	r2, #8
 80034d2:	69b9      	ldr	r1, [r7, #24]
 80034d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	2203      	movs	r2, #3
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0203 	and.w	r2, r3, #3
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80be 	beq.w	8003696 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800351a:	4b66      	ldr	r3, [pc, #408]	; (80036b4 <HAL_GPIO_Init+0x324>)
 800351c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351e:	4a65      	ldr	r2, [pc, #404]	; (80036b4 <HAL_GPIO_Init+0x324>)
 8003520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003524:	6453      	str	r3, [r2, #68]	; 0x44
 8003526:	4b63      	ldr	r3, [pc, #396]	; (80036b4 <HAL_GPIO_Init+0x324>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800352e:	60fb      	str	r3, [r7, #12]
 8003530:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003532:	4a61      	ldr	r2, [pc, #388]	; (80036b8 <HAL_GPIO_Init+0x328>)
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	089b      	lsrs	r3, r3, #2
 8003538:	3302      	adds	r3, #2
 800353a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f003 0303 	and.w	r3, r3, #3
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	220f      	movs	r2, #15
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	43db      	mvns	r3, r3
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	4013      	ands	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a58      	ldr	r2, [pc, #352]	; (80036bc <HAL_GPIO_Init+0x32c>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d037      	beq.n	80035ce <HAL_GPIO_Init+0x23e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a57      	ldr	r2, [pc, #348]	; (80036c0 <HAL_GPIO_Init+0x330>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d031      	beq.n	80035ca <HAL_GPIO_Init+0x23a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a56      	ldr	r2, [pc, #344]	; (80036c4 <HAL_GPIO_Init+0x334>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d02b      	beq.n	80035c6 <HAL_GPIO_Init+0x236>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a55      	ldr	r2, [pc, #340]	; (80036c8 <HAL_GPIO_Init+0x338>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d025      	beq.n	80035c2 <HAL_GPIO_Init+0x232>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a54      	ldr	r2, [pc, #336]	; (80036cc <HAL_GPIO_Init+0x33c>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d01f      	beq.n	80035be <HAL_GPIO_Init+0x22e>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a53      	ldr	r2, [pc, #332]	; (80036d0 <HAL_GPIO_Init+0x340>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d019      	beq.n	80035ba <HAL_GPIO_Init+0x22a>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a52      	ldr	r2, [pc, #328]	; (80036d4 <HAL_GPIO_Init+0x344>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d013      	beq.n	80035b6 <HAL_GPIO_Init+0x226>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a51      	ldr	r2, [pc, #324]	; (80036d8 <HAL_GPIO_Init+0x348>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d00d      	beq.n	80035b2 <HAL_GPIO_Init+0x222>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a50      	ldr	r2, [pc, #320]	; (80036dc <HAL_GPIO_Init+0x34c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d007      	beq.n	80035ae <HAL_GPIO_Init+0x21e>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a4f      	ldr	r2, [pc, #316]	; (80036e0 <HAL_GPIO_Init+0x350>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d101      	bne.n	80035aa <HAL_GPIO_Init+0x21a>
 80035a6:	2309      	movs	r3, #9
 80035a8:	e012      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035aa:	230a      	movs	r3, #10
 80035ac:	e010      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035ae:	2308      	movs	r3, #8
 80035b0:	e00e      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035b2:	2307      	movs	r3, #7
 80035b4:	e00c      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035b6:	2306      	movs	r3, #6
 80035b8:	e00a      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035ba:	2305      	movs	r3, #5
 80035bc:	e008      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035be:	2304      	movs	r3, #4
 80035c0:	e006      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035c2:	2303      	movs	r3, #3
 80035c4:	e004      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e002      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <HAL_GPIO_Init+0x240>
 80035ce:	2300      	movs	r3, #0
 80035d0:	69fa      	ldr	r2, [r7, #28]
 80035d2:	f002 0203 	and.w	r2, r2, #3
 80035d6:	0092      	lsls	r2, r2, #2
 80035d8:	4093      	lsls	r3, r2
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80035e0:	4935      	ldr	r1, [pc, #212]	; (80036b8 <HAL_GPIO_Init+0x328>)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	089b      	lsrs	r3, r3, #2
 80035e6:	3302      	adds	r3, #2
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ee:	4b3d      	ldr	r3, [pc, #244]	; (80036e4 <HAL_GPIO_Init+0x354>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003612:	4a34      	ldr	r2, [pc, #208]	; (80036e4 <HAL_GPIO_Init+0x354>)
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003618:	4b32      	ldr	r3, [pc, #200]	; (80036e4 <HAL_GPIO_Init+0x354>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800363c:	4a29      	ldr	r2, [pc, #164]	; (80036e4 <HAL_GPIO_Init+0x354>)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003642:	4b28      	ldr	r3, [pc, #160]	; (80036e4 <HAL_GPIO_Init+0x354>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003666:	4a1f      	ldr	r2, [pc, #124]	; (80036e4 <HAL_GPIO_Init+0x354>)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800366c:	4b1d      	ldr	r3, [pc, #116]	; (80036e4 <HAL_GPIO_Init+0x354>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003690:	4a14      	ldr	r2, [pc, #80]	; (80036e4 <HAL_GPIO_Init+0x354>)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3301      	adds	r3, #1
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	2b0f      	cmp	r3, #15
 80036a0:	f67f ae86 	bls.w	80033b0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3724      	adds	r7, #36	; 0x24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40013800 	.word	0x40013800
 80036bc:	40020000 	.word	0x40020000
 80036c0:	40020400 	.word	0x40020400
 80036c4:	40020800 	.word	0x40020800
 80036c8:	40020c00 	.word	0x40020c00
 80036cc:	40021000 	.word	0x40021000
 80036d0:	40021400 	.word	0x40021400
 80036d4:	40021800 	.word	0x40021800
 80036d8:	40021c00 	.word	0x40021c00
 80036dc:	40022000 	.word	0x40022000
 80036e0:	40022400 	.word	0x40022400
 80036e4:	40013c00 	.word	0x40013c00

080036e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691a      	ldr	r2, [r3, #16]
 80036f8:	887b      	ldrh	r3, [r7, #2]
 80036fa:	4013      	ands	r3, r2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
 8003704:	e001      	b.n	800370a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003706:	2300      	movs	r3, #0
 8003708:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800370a:	7bfb      	ldrb	r3, [r7, #15]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	807b      	strh	r3, [r7, #2]
 8003724:	4613      	mov	r3, r2
 8003726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003728:	787b      	ldrb	r3, [r7, #1]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800372e:	887a      	ldrh	r2, [r7, #2]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003734:	e003      	b.n	800373e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003736:	887b      	ldrh	r3, [r7, #2]
 8003738:	041a      	lsls	r2, r3, #16
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	619a      	str	r2, [r3, #24]
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
	...

0800374c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003756:	4b08      	ldr	r3, [pc, #32]	; (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	4013      	ands	r3, r2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d006      	beq.n	8003770 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003762:	4a05      	ldr	r2, [pc, #20]	; (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003764:	88fb      	ldrh	r3, [r7, #6]
 8003766:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f806 	bl	800377c <HAL_GPIO_EXTI_Callback>
  }
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40013c00 	.word	0x40013c00

0800377c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e07f      	b.n	80038a6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fd fe46 	bl	800144c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2224      	movs	r2, #36	; 0x24
 80037c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0201 	bic.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d107      	bne.n	800380e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800380a:	609a      	str	r2, [r3, #8]
 800380c:	e006      	b.n	800381c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689a      	ldr	r2, [r3, #8]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800381a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	2b02      	cmp	r3, #2
 8003822:	d104      	bne.n	800382e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800382c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6859      	ldr	r1, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	4b1d      	ldr	r3, [pc, #116]	; (80038b0 <HAL_I2C_Init+0x11c>)
 800383a:	430b      	orrs	r3, r1
 800383c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68da      	ldr	r2, [r3, #12]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800384c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69d9      	ldr	r1, [r3, #28]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a1a      	ldr	r2, [r3, #32]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f042 0201 	orr.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2220      	movs	r2, #32
 8003892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3708      	adds	r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	02008000 	.word	0x02008000

080038b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b088      	sub	sp, #32
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	607a      	str	r2, [r7, #4]
 80038be:	461a      	mov	r2, r3
 80038c0:	460b      	mov	r3, r1
 80038c2:	817b      	strh	r3, [r7, #10]
 80038c4:	4613      	mov	r3, r2
 80038c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b20      	cmp	r3, #32
 80038d2:	f040 80da 	bne.w	8003a8a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_I2C_Master_Transmit+0x30>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e0d3      	b.n	8003a8c <HAL_I2C_Master_Transmit+0x1d8>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80038ec:	f7fe fa3c 	bl	8001d68 <HAL_GetTick>
 80038f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	2319      	movs	r3, #25
 80038f8:	2201      	movs	r2, #1
 80038fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 f9e6 	bl	8003cd0 <I2C_WaitOnFlagUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e0be      	b.n	8003a8c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2221      	movs	r2, #33	; 0x21
 8003912:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2210      	movs	r2, #16
 800391a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	893a      	ldrh	r2, [r7, #8]
 800392e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393a:	b29b      	uxth	r3, r3
 800393c:	2bff      	cmp	r3, #255	; 0xff
 800393e:	d90e      	bls.n	800395e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	22ff      	movs	r2, #255	; 0xff
 8003944:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394a:	b2da      	uxtb	r2, r3
 800394c:	8979      	ldrh	r1, [r7, #10]
 800394e:	4b51      	ldr	r3, [pc, #324]	; (8003a94 <HAL_I2C_Master_Transmit+0x1e0>)
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 fbd0 	bl	80040fc <I2C_TransferConfig>
 800395c:	e06c      	b.n	8003a38 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003962:	b29a      	uxth	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800396c:	b2da      	uxtb	r2, r3
 800396e:	8979      	ldrh	r1, [r7, #10]
 8003970:	4b48      	ldr	r3, [pc, #288]	; (8003a94 <HAL_I2C_Master_Transmit+0x1e0>)
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 fbbf 	bl	80040fc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800397e:	e05b      	b.n	8003a38 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	6a39      	ldr	r1, [r7, #32]
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 f9e3 	bl	8003d50 <I2C_WaitOnTXISFlagUntilTimeout>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e07b      	b.n	8003a8c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003998:	781a      	ldrb	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a4:	1c5a      	adds	r2, r3, #1
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	3b01      	subs	r3, #1
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29a      	uxth	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d034      	beq.n	8003a38 <HAL_I2C_Master_Transmit+0x184>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d130      	bne.n	8003a38 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	2200      	movs	r2, #0
 80039de:	2180      	movs	r1, #128	; 0x80
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f975 	bl	8003cd0 <I2C_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e04d      	b.n	8003a8c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2bff      	cmp	r3, #255	; 0xff
 80039f8:	d90e      	bls.n	8003a18 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	22ff      	movs	r2, #255	; 0xff
 80039fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	8979      	ldrh	r1, [r7, #10]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 fb73 	bl	80040fc <I2C_TransferConfig>
 8003a16:	e00f      	b.n	8003a38 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	8979      	ldrh	r1, [r7, #10]
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 fb62 	bl	80040fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d19e      	bne.n	8003980 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	6a39      	ldr	r1, [r7, #32]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f9c2 	bl	8003dd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e01a      	b.n	8003a8c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6859      	ldr	r1, [r3, #4]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	4b0b      	ldr	r3, [pc, #44]	; (8003a98 <HAL_I2C_Master_Transmit+0x1e4>)
 8003a6a:	400b      	ands	r3, r1
 8003a6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	e000      	b.n	8003a8c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003a8a:	2302      	movs	r3, #2
  }
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	80002000 	.word	0x80002000
 8003a98:	fe00e800 	.word	0xfe00e800

08003a9c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	817b      	strh	r3, [r7, #10]
 8003aac:	4613      	mov	r3, r2
 8003aae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	f040 80db 	bne.w	8003c74 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_I2C_Master_Receive+0x30>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e0d4      	b.n	8003c76 <HAL_I2C_Master_Receive+0x1da>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ad4:	f7fe f948 	bl	8001d68 <HAL_GetTick>
 8003ad8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	2319      	movs	r3, #25
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 f8f2 	bl	8003cd0 <I2C_WaitOnFlagUntilTimeout>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e0bf      	b.n	8003c76 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2222      	movs	r2, #34	; 0x22
 8003afa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2210      	movs	r2, #16
 8003b02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	893a      	ldrh	r2, [r7, #8]
 8003b16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	2bff      	cmp	r3, #255	; 0xff
 8003b26:	d90e      	bls.n	8003b46 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	22ff      	movs	r2, #255	; 0xff
 8003b2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	8979      	ldrh	r1, [r7, #10]
 8003b36:	4b52      	ldr	r3, [pc, #328]	; (8003c80 <HAL_I2C_Master_Receive+0x1e4>)
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fadc 	bl	80040fc <I2C_TransferConfig>
 8003b44:	e06d      	b.n	8003c22 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	8979      	ldrh	r1, [r7, #10]
 8003b58:	4b49      	ldr	r3, [pc, #292]	; (8003c80 <HAL_I2C_Master_Receive+0x1e4>)
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	f000 facb 	bl	80040fc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003b66:	e05c      	b.n	8003c22 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	6a39      	ldr	r1, [r7, #32]
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f96b 	bl	8003e48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e07c      	b.n	8003c76 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d034      	beq.n	8003c22 <HAL_I2C_Master_Receive+0x186>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d130      	bne.n	8003c22 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2180      	movs	r1, #128	; 0x80
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 f880 	bl	8003cd0 <I2C_WaitOnFlagUntilTimeout>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e04d      	b.n	8003c76 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	2bff      	cmp	r3, #255	; 0xff
 8003be2:	d90e      	bls.n	8003c02 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	22ff      	movs	r2, #255	; 0xff
 8003be8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bee:	b2da      	uxtb	r2, r3
 8003bf0:	8979      	ldrh	r1, [r7, #10]
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	9300      	str	r3, [sp, #0]
 8003bf6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f000 fa7e 	bl	80040fc <I2C_TransferConfig>
 8003c00:	e00f      	b.n	8003c22 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c10:	b2da      	uxtb	r2, r3
 8003c12:	8979      	ldrh	r1, [r7, #10]
 8003c14:	2300      	movs	r3, #0
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fa6d 	bl	80040fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d19d      	bne.n	8003b68 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	6a39      	ldr	r1, [r7, #32]
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f000 f8cd 	bl	8003dd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e01a      	b.n	8003c76 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2220      	movs	r2, #32
 8003c46:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6859      	ldr	r1, [r3, #4]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	4b0c      	ldr	r3, [pc, #48]	; (8003c84 <HAL_I2C_Master_Receive+0x1e8>)
 8003c54:	400b      	ands	r3, r1
 8003c56:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3718      	adds	r7, #24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	80002400 	.word	0x80002400
 8003c84:	fe00e800 	.word	0xfe00e800

08003c88 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d103      	bne.n	8003ca6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d007      	beq.n	8003cc4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699a      	ldr	r2, [r3, #24]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	619a      	str	r2, [r3, #24]
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	603b      	str	r3, [r7, #0]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ce0:	e022      	b.n	8003d28 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ce8:	d01e      	beq.n	8003d28 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cea:	f7fe f83d 	bl	8001d68 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	683a      	ldr	r2, [r7, #0]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d302      	bcc.n	8003d00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d113      	bne.n	8003d28 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d04:	f043 0220 	orr.w	r2, r3, #32
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e00f      	b.n	8003d48 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	699a      	ldr	r2, [r3, #24]
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	4013      	ands	r3, r2
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	bf0c      	ite	eq
 8003d38:	2301      	moveq	r3, #1
 8003d3a:	2300      	movne	r3, #0
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	461a      	mov	r2, r3
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d0cd      	beq.n	8003ce2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d5c:	e02c      	b.n	8003db8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	68b9      	ldr	r1, [r7, #8]
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 f8ea 	bl	8003f3c <I2C_IsErrorOccurred>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e02a      	b.n	8003dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d78:	d01e      	beq.n	8003db8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7a:	f7fd fff5 	bl	8001d68 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d302      	bcc.n	8003d90 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d113      	bne.n	8003db8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d94:	f043 0220 	orr.w	r2, r3, #32
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e007      	b.n	8003dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d1cb      	bne.n	8003d5e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ddc:	e028      	b.n	8003e30 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	68b9      	ldr	r1, [r7, #8]
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 f8aa 	bl	8003f3c <I2C_IsErrorOccurred>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e026      	b.n	8003e40 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df2:	f7fd ffb9 	bl	8001d68 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	68ba      	ldr	r2, [r7, #8]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d302      	bcc.n	8003e08 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d113      	bne.n	8003e30 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0c:	f043 0220 	orr.w	r2, r3, #32
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2220      	movs	r2, #32
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e007      	b.n	8003e40 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	f003 0320 	and.w	r3, r3, #32
 8003e3a:	2b20      	cmp	r3, #32
 8003e3c:	d1cf      	bne.n	8003dde <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e54:	e064      	b.n	8003f20 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68b9      	ldr	r1, [r7, #8]
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 f86e 	bl	8003f3c <I2C_IsErrorOccurred>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e062      	b.n	8003f30 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	f003 0320 	and.w	r3, r3, #32
 8003e74:	2b20      	cmp	r3, #32
 8003e76:	d138      	bne.n	8003eea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	f003 0304 	and.w	r3, r3, #4
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d105      	bne.n	8003e92 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e04e      	b.n	8003f30 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	f003 0310 	and.w	r3, r3, #16
 8003e9c:	2b10      	cmp	r3, #16
 8003e9e:	d107      	bne.n	8003eb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2210      	movs	r2, #16
 8003ea6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2204      	movs	r2, #4
 8003eac:	645a      	str	r2, [r3, #68]	; 0x44
 8003eae:	e002      	b.n	8003eb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2220      	movs	r2, #32
 8003ebc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	6859      	ldr	r1, [r3, #4]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003eca:	400b      	ands	r3, r1
 8003ecc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e022      	b.n	8003f30 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eea:	f7fd ff3d 	bl	8001d68 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d302      	bcc.n	8003f00 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10f      	bne.n	8003f20 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f04:	f043 0220 	orr.w	r2, r3, #32
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2220      	movs	r2, #32
 8003f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e007      	b.n	8003f30 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d193      	bne.n	8003e56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	fe00e800 	.word	0xfe00e800

08003f3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b08a      	sub	sp, #40	; 0x28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003f56:	2300      	movs	r3, #0
 8003f58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	f003 0310 	and.w	r3, r3, #16
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d068      	beq.n	800403a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2210      	movs	r2, #16
 8003f6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f70:	e049      	b.n	8004006 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f78:	d045      	beq.n	8004006 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f7a:	f7fd fef5 	bl	8001d68 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d302      	bcc.n	8003f90 <I2C_IsErrorOccurred+0x54>
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d13a      	bne.n	8004006 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003fa2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb2:	d121      	bne.n	8003ff8 <I2C_IsErrorOccurred+0xbc>
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fba:	d01d      	beq.n	8003ff8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003fbc:	7cfb      	ldrb	r3, [r7, #19]
 8003fbe:	2b20      	cmp	r3, #32
 8003fc0:	d01a      	beq.n	8003ff8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fd0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003fd2:	f7fd fec9 	bl	8001d68 <HAL_GetTick>
 8003fd6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fd8:	e00e      	b.n	8003ff8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003fda:	f7fd fec5 	bl	8001d68 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b19      	cmp	r3, #25
 8003fe6:	d907      	bls.n	8003ff8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	f043 0320 	orr.w	r3, r3, #32
 8003fee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003ff6:	e006      	b.n	8004006 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	f003 0320 	and.w	r3, r3, #32
 8004002:	2b20      	cmp	r3, #32
 8004004:	d1e9      	bne.n	8003fda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b20      	cmp	r3, #32
 8004012:	d003      	beq.n	800401c <I2C_IsErrorOccurred+0xe0>
 8004014:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0aa      	beq.n	8003f72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800401c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004020:	2b00      	cmp	r3, #0
 8004022:	d103      	bne.n	800402c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2220      	movs	r2, #32
 800402a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800402c:	6a3b      	ldr	r3, [r7, #32]
 800402e:	f043 0304 	orr.w	r3, r3, #4
 8004032:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00b      	beq.n	8004064 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800404c:	6a3b      	ldr	r3, [r7, #32]
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f44f 7280 	mov.w	r2, #256	; 0x100
 800405c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	f043 0308 	orr.w	r3, r3, #8
 8004074:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800407e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00b      	beq.n	80040a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	f043 0302 	orr.w	r3, r3, #2
 8004096:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80040a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d01c      	beq.n	80040ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f7ff fde9 	bl	8003c88 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6859      	ldr	r1, [r3, #4]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	4b0d      	ldr	r3, [pc, #52]	; (80040f8 <I2C_IsErrorOccurred+0x1bc>)
 80040c2:	400b      	ands	r3, r1
 80040c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040ca:	6a3b      	ldr	r3, [r7, #32]
 80040cc:	431a      	orrs	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80040ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3728      	adds	r7, #40	; 0x28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	fe00e800 	.word	0xfe00e800

080040fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b087      	sub	sp, #28
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	607b      	str	r3, [r7, #4]
 8004106:	460b      	mov	r3, r1
 8004108:	817b      	strh	r3, [r7, #10]
 800410a:	4613      	mov	r3, r2
 800410c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800410e:	897b      	ldrh	r3, [r7, #10]
 8004110:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004114:	7a7b      	ldrb	r3, [r7, #9]
 8004116:	041b      	lsls	r3, r3, #16
 8004118:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800411c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	4313      	orrs	r3, r2
 8004126:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800412a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	0d5b      	lsrs	r3, r3, #21
 8004136:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800413a:	4b08      	ldr	r3, [pc, #32]	; (800415c <I2C_TransferConfig+0x60>)
 800413c:	430b      	orrs	r3, r1
 800413e:	43db      	mvns	r3, r3
 8004140:	ea02 0103 	and.w	r1, r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	430a      	orrs	r2, r1
 800414c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800414e:	bf00      	nop
 8004150:	371c      	adds	r7, #28
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	03ff63ff 	.word	0x03ff63ff

08004160 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b20      	cmp	r3, #32
 8004174:	d138      	bne.n	80041e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004180:	2302      	movs	r3, #2
 8004182:	e032      	b.n	80041ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2224      	movs	r2, #36	; 0x24
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0201 	bic.w	r2, r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6819      	ldr	r1, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0201 	orr.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80041e4:	2300      	movs	r3, #0
 80041e6:	e000      	b.n	80041ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80041e8:	2302      	movs	r3, #2
  }
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b085      	sub	sp, #20
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
 80041fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b20      	cmp	r3, #32
 800420a:	d139      	bne.n	8004280 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004212:	2b01      	cmp	r3, #1
 8004214:	d101      	bne.n	800421a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004216:	2302      	movs	r3, #2
 8004218:	e033      	b.n	8004282 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2224      	movs	r2, #36	; 0x24
 8004226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0201 	bic.w	r2, r2, #1
 8004238:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004248:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 0201 	orr.w	r2, r2, #1
 800426a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800427c:	2300      	movs	r3, #0
 800427e:	e000      	b.n	8004282 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004280:	2302      	movs	r3, #2
  }
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800428e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004290:	b08f      	sub	sp, #60	; 0x3c
 8004292:	af0a      	add	r7, sp, #40	; 0x28
 8004294:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e116      	b.n	80044ce <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d106      	bne.n	80042c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f00c f806 	bl	80102cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2203      	movs	r2, #3
 80042c4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d102      	bne.n	80042da <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f004 ffdb 	bl	800929a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	603b      	str	r3, [r7, #0]
 80042ea:	687e      	ldr	r6, [r7, #4]
 80042ec:	466d      	mov	r5, sp
 80042ee:	f106 0410 	add.w	r4, r6, #16
 80042f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8004302:	1d33      	adds	r3, r6, #4
 8004304:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004306:	6838      	ldr	r0, [r7, #0]
 8004308:	f004 febc 	bl	8009084 <USB_CoreInit>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d005      	beq.n	800431e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2202      	movs	r2, #2
 8004316:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e0d7      	b.n	80044ce <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f004 ffc9 	bl	80092bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800432a:	2300      	movs	r3, #0
 800432c:	73fb      	strb	r3, [r7, #15]
 800432e:	e04a      	b.n	80043c6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004330:	7bfa      	ldrb	r2, [r7, #15]
 8004332:	6879      	ldr	r1, [r7, #4]
 8004334:	4613      	mov	r3, r2
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	333d      	adds	r3, #61	; 0x3d
 8004340:	2201      	movs	r2, #1
 8004342:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004344:	7bfa      	ldrb	r2, [r7, #15]
 8004346:	6879      	ldr	r1, [r7, #4]
 8004348:	4613      	mov	r3, r2
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	4413      	add	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	333c      	adds	r3, #60	; 0x3c
 8004354:	7bfa      	ldrb	r2, [r7, #15]
 8004356:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004358:	7bfa      	ldrb	r2, [r7, #15]
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	b298      	uxth	r0, r3
 800435e:	6879      	ldr	r1, [r7, #4]
 8004360:	4613      	mov	r3, r2
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	4413      	add	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	440b      	add	r3, r1
 800436a:	3344      	adds	r3, #68	; 0x44
 800436c:	4602      	mov	r2, r0
 800436e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004370:	7bfa      	ldrb	r2, [r7, #15]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	4413      	add	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	3340      	adds	r3, #64	; 0x40
 8004380:	2200      	movs	r2, #0
 8004382:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004384:	7bfa      	ldrb	r2, [r7, #15]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	3348      	adds	r3, #72	; 0x48
 8004394:	2200      	movs	r2, #0
 8004396:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004398:	7bfa      	ldrb	r2, [r7, #15]
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	4613      	mov	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	4413      	add	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	440b      	add	r3, r1
 80043a6:	334c      	adds	r3, #76	; 0x4c
 80043a8:	2200      	movs	r2, #0
 80043aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80043ac:	7bfa      	ldrb	r2, [r7, #15]
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	4613      	mov	r3, r2
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4413      	add	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	3354      	adds	r3, #84	; 0x54
 80043bc:	2200      	movs	r2, #0
 80043be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
 80043c2:	3301      	adds	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
 80043c6:	7bfa      	ldrb	r2, [r7, #15]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d3af      	bcc.n	8004330 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043d0:	2300      	movs	r3, #0
 80043d2:	73fb      	strb	r3, [r7, #15]
 80043d4:	e044      	b.n	8004460 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80043d6:	7bfa      	ldrb	r2, [r7, #15]
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	4613      	mov	r3, r2
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	4413      	add	r3, r2
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	440b      	add	r3, r1
 80043e4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80043e8:	2200      	movs	r2, #0
 80043ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043ec:	7bfa      	ldrb	r2, [r7, #15]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	00db      	lsls	r3, r3, #3
 80043f4:	4413      	add	r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80043fe:	7bfa      	ldrb	r2, [r7, #15]
 8004400:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004402:	7bfa      	ldrb	r2, [r7, #15]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	4613      	mov	r3, r2
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	4413      	add	r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	440b      	add	r3, r1
 8004410:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004414:	2200      	movs	r2, #0
 8004416:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004418:	7bfa      	ldrb	r2, [r7, #15]
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	4613      	mov	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	4413      	add	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	440b      	add	r3, r1
 8004426:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800442e:	7bfa      	ldrb	r2, [r7, #15]
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	4613      	mov	r3, r2
 8004434:	00db      	lsls	r3, r3, #3
 8004436:	4413      	add	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	440b      	add	r3, r1
 800443c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004444:	7bfa      	ldrb	r2, [r7, #15]
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	4413      	add	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004456:	2200      	movs	r2, #0
 8004458:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	3301      	adds	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
 8004460:	7bfa      	ldrb	r2, [r7, #15]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	429a      	cmp	r2, r3
 8004468:	d3b5      	bcc.n	80043d6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	687e      	ldr	r6, [r7, #4]
 8004472:	466d      	mov	r5, sp
 8004474:	f106 0410 	add.w	r4, r6, #16
 8004478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800447a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800447c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800447e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004480:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004484:	e885 0003 	stmia.w	r5, {r0, r1}
 8004488:	1d33      	adds	r3, r6, #4
 800448a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800448c:	6838      	ldr	r0, [r7, #0]
 800448e:	f004 ff61 	bl	8009354 <USB_DevInit>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e014      	b.n	80044ce <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d102      	bne.n	80044c2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f001 f97b 	bl	80057b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f006 f8af 	bl	800a62a <USB_DevDisconnect>

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3714      	adds	r7, #20
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b082      	sub	sp, #8
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d101      	bne.n	80044ec <HAL_PCD_Start+0x16>
 80044e8:	2302      	movs	r3, #2
 80044ea:	e012      	b.n	8004512 <HAL_PCD_Start+0x3c>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f004 febd 	bl	8009278 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f006 f870 	bl	800a5e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800451a:	b590      	push	{r4, r7, lr}
 800451c:	b08d      	sub	sp, #52	; 0x34
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f006 f92e 	bl	800a792 <USB_GetMode>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	f040 84b7 	bne.w	8004eac <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4618      	mov	r0, r3
 8004544:	f006 f892 	bl	800a66c <USB_ReadInterrupts>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 84ad 	beq.w	8004eaa <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	0a1b      	lsrs	r3, r3, #8
 800455a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	f006 f87f 	bl	800a66c <USB_ReadInterrupts>
 800456e:	4603      	mov	r3, r0
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b02      	cmp	r3, #2
 8004576:	d107      	bne.n	8004588 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	695a      	ldr	r2, [r3, #20]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f002 0202 	and.w	r2, r2, #2
 8004586:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f006 f86d 	bl	800a66c <USB_ReadInterrupts>
 8004592:	4603      	mov	r3, r0
 8004594:	f003 0310 	and.w	r3, r3, #16
 8004598:	2b10      	cmp	r3, #16
 800459a:	d161      	bne.n	8004660 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	699a      	ldr	r2, [r3, #24]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0210 	bic.w	r2, r2, #16
 80045aa:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	f003 020f 	and.w	r2, r3, #15
 80045b8:	4613      	mov	r3, r2
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4413      	add	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	4413      	add	r3, r2
 80045c8:	3304      	adds	r3, #4
 80045ca:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	0c5b      	lsrs	r3, r3, #17
 80045d0:	f003 030f 	and.w	r3, r3, #15
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d124      	bne.n	8004622 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80045de:	4013      	ands	r3, r2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d035      	beq.n	8004650 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	091b      	lsrs	r3, r3, #4
 80045ec:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80045ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	461a      	mov	r2, r3
 80045f6:	6a38      	ldr	r0, [r7, #32]
 80045f8:	f005 fea4 	bl	800a344 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	691a      	ldr	r2, [r3, #16]
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	091b      	lsrs	r3, r3, #4
 8004604:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004608:	441a      	add	r2, r3
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	6a1a      	ldr	r2, [r3, #32]
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	091b      	lsrs	r3, r3, #4
 8004616:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800461a:	441a      	add	r2, r3
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	621a      	str	r2, [r3, #32]
 8004620:	e016      	b.n	8004650 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	0c5b      	lsrs	r3, r3, #17
 8004626:	f003 030f 	and.w	r3, r3, #15
 800462a:	2b06      	cmp	r3, #6
 800462c:	d110      	bne.n	8004650 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004634:	2208      	movs	r2, #8
 8004636:	4619      	mov	r1, r3
 8004638:	6a38      	ldr	r0, [r7, #32]
 800463a:	f005 fe83 	bl	800a344 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	6a1a      	ldr	r2, [r3, #32]
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	091b      	lsrs	r3, r3, #4
 8004646:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800464a:	441a      	add	r2, r3
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699a      	ldr	r2, [r3, #24]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 0210 	orr.w	r2, r2, #16
 800465e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4618      	mov	r0, r3
 8004666:	f006 f801 	bl	800a66c <USB_ReadInterrupts>
 800466a:	4603      	mov	r3, r0
 800466c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004670:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004674:	f040 80a7 	bne.w	80047c6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4618      	mov	r0, r3
 8004682:	f006 f806 	bl	800a692 <USB_ReadDevAllOutEpInterrupt>
 8004686:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004688:	e099      	b.n	80047be <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800468a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 808e 	beq.w	80047b2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	4611      	mov	r1, r2
 80046a0:	4618      	mov	r0, r3
 80046a2:	f006 f82a 	bl	800a6fa <USB_ReadDevOutEPInterrupt>
 80046a6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00c      	beq.n	80046cc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80046b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b4:	015a      	lsls	r2, r3, #5
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	4413      	add	r3, r2
 80046ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046be:	461a      	mov	r2, r3
 80046c0:	2301      	movs	r3, #1
 80046c2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80046c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fef0 	bl	80054ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f003 0308 	and.w	r3, r3, #8
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00c      	beq.n	80046f0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80046d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e2:	461a      	mov	r2, r3
 80046e4:	2308      	movs	r3, #8
 80046e6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80046e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 ffc6 	bl	800567c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	f003 0310 	and.w	r3, r3, #16
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d008      	beq.n	800470c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80046fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fc:	015a      	lsls	r2, r3, #5
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	4413      	add	r3, r2
 8004702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004706:	461a      	mov	r2, r3
 8004708:	2310      	movs	r3, #16
 800470a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d030      	beq.n	8004778 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800471e:	2b80      	cmp	r3, #128	; 0x80
 8004720:	d109      	bne.n	8004736 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	69fa      	ldr	r2, [r7, #28]
 800472c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004730:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004734:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004738:	4613      	mov	r3, r2
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	4413      	add	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	4413      	add	r3, r2
 8004748:	3304      	adds	r3, #4
 800474a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	78db      	ldrb	r3, [r3, #3]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d108      	bne.n	8004766 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2200      	movs	r2, #0
 8004758:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475c:	b2db      	uxtb	r3, r3
 800475e:	4619      	mov	r1, r3
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f00b fed7 	bl	8010514 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	015a      	lsls	r2, r3, #5
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004772:	461a      	mov	r2, r3
 8004774:	2302      	movs	r3, #2
 8004776:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f003 0320 	and.w	r3, r3, #32
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004784:	015a      	lsls	r2, r3, #5
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	4413      	add	r3, r2
 800478a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800478e:	461a      	mov	r2, r3
 8004790:	2320      	movs	r3, #32
 8004792:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800479e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a0:	015a      	lsls	r2, r3, #5
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	4413      	add	r3, r2
 80047a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047aa:	461a      	mov	r2, r3
 80047ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047b0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	3301      	adds	r3, #1
 80047b6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80047b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ba:	085b      	lsrs	r3, r3, #1
 80047bc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80047be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f47f af62 	bne.w	800468a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f005 ff4e 	bl	800a66c <USB_ReadInterrupts>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80047da:	f040 80db 	bne.w	8004994 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f005 ff6f 	bl	800a6c6 <USB_ReadDevAllInEpInterrupt>
 80047e8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80047ea:	2300      	movs	r3, #0
 80047ec:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80047ee:	e0cd      	b.n	800498c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80047f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 80c2 	beq.w	8004980 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	4611      	mov	r1, r2
 8004806:	4618      	mov	r0, r3
 8004808:	f005 ff95 	bl	800a736 <USB_ReadDevInEPInterrupt>
 800480c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d057      	beq.n	80048c8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	2201      	movs	r2, #1
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800482c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	43db      	mvns	r3, r3
 8004832:	69f9      	ldr	r1, [r7, #28]
 8004834:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004838:	4013      	ands	r3, r2
 800483a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	015a      	lsls	r2, r3, #5
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	4413      	add	r3, r2
 8004844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004848:	461a      	mov	r2, r3
 800484a:	2301      	movs	r3, #1
 800484c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d132      	bne.n	80048bc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800485a:	4613      	mov	r3, r2
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	4413      	add	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	440b      	add	r3, r1
 8004864:	334c      	adds	r3, #76	; 0x4c
 8004866:	6819      	ldr	r1, [r3, #0]
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800486c:	4613      	mov	r3, r2
 800486e:	00db      	lsls	r3, r3, #3
 8004870:	4413      	add	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4403      	add	r3, r0
 8004876:	3348      	adds	r3, #72	; 0x48
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4419      	add	r1, r3
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004880:	4613      	mov	r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4413      	add	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	4403      	add	r3, r0
 800488a:	334c      	adds	r3, #76	; 0x4c
 800488c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004890:	2b00      	cmp	r3, #0
 8004892:	d113      	bne.n	80048bc <HAL_PCD_IRQHandler+0x3a2>
 8004894:	6879      	ldr	r1, [r7, #4]
 8004896:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004898:	4613      	mov	r3, r2
 800489a:	00db      	lsls	r3, r3, #3
 800489c:	4413      	add	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	440b      	add	r3, r1
 80048a2:	3354      	adds	r3, #84	; 0x54
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d108      	bne.n	80048bc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6818      	ldr	r0, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80048b4:	461a      	mov	r2, r3
 80048b6:	2101      	movs	r1, #1
 80048b8:	f005 ff9e 	bl	800a7f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80048bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	4619      	mov	r1, r3
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f00b fda1 	bl	801040a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f003 0308 	and.w	r3, r3, #8
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d008      	beq.n	80048e4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048de:	461a      	mov	r2, r3
 80048e0:	2308      	movs	r3, #8
 80048e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f003 0310 	and.w	r3, r3, #16
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d008      	beq.n	8004900 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	015a      	lsls	r2, r3, #5
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	4413      	add	r3, r2
 80048f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048fa:	461a      	mov	r2, r3
 80048fc:	2310      	movs	r3, #16
 80048fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004906:	2b00      	cmp	r3, #0
 8004908:	d008      	beq.n	800491c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800490a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490c:	015a      	lsls	r2, r3, #5
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	4413      	add	r3, r2
 8004912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004916:	461a      	mov	r2, r3
 8004918:	2340      	movs	r3, #64	; 0x40
 800491a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d023      	beq.n	800496e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004926:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004928:	6a38      	ldr	r0, [r7, #32]
 800492a:	f004 fe71 	bl	8009610 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800492e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004930:	4613      	mov	r3, r2
 8004932:	00db      	lsls	r3, r3, #3
 8004934:	4413      	add	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	3338      	adds	r3, #56	; 0x38
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	3304      	adds	r3, #4
 8004940:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	78db      	ldrb	r3, [r3, #3]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d108      	bne.n	800495c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2200      	movs	r2, #0
 800494e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004952:	b2db      	uxtb	r3, r3
 8004954:	4619      	mov	r1, r3
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f00b fdee 	bl	8010538 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	015a      	lsls	r2, r3, #5
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	4413      	add	r3, r2
 8004964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004968:	461a      	mov	r2, r3
 800496a:	2302      	movs	r3, #2
 800496c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004978:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fd08 	bl	8005390 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	3301      	adds	r3, #1
 8004984:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004988:	085b      	lsrs	r3, r3, #1
 800498a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800498c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498e:	2b00      	cmp	r3, #0
 8004990:	f47f af2e 	bne.w	80047f0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4618      	mov	r0, r3
 800499a:	f005 fe67 	bl	800a66c <USB_ReadInterrupts>
 800499e:	4603      	mov	r3, r0
 80049a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049a8:	d122      	bne.n	80049f0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d108      	bne.n	80049da <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80049d0:	2100      	movs	r1, #0
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f00b ff68 	bl	80108a8 <HAL_PCDEx_LPM_Callback>
 80049d8:	e002      	b.n	80049e0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f00b fd8c 	bl	80104f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695a      	ldr	r2, [r3, #20]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80049ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f005 fe39 	bl	800a66c <USB_ReadInterrupts>
 80049fa:	4603      	mov	r3, r0
 80049fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a04:	d112      	bne.n	8004a2c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d102      	bne.n	8004a1c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f00b fd48 	bl	80104ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	695a      	ldr	r2, [r3, #20]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004a2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f005 fe1b 	bl	800a66c <USB_ReadInterrupts>
 8004a36:	4603      	mov	r3, r0
 8004a38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a40:	d121      	bne.n	8004a86 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	695a      	ldr	r2, [r3, #20]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004a50:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d111      	bne.n	8004a80 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6a:	089b      	lsrs	r3, r3, #2
 8004a6c:	f003 020f 	and.w	r2, r3, #15
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004a76:	2101      	movs	r1, #1
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f00b ff15 	bl	80108a8 <HAL_PCDEx_LPM_Callback>
 8004a7e:	e002      	b.n	8004a86 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f00b fd13 	bl	80104ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f005 fdee 	bl	800a66c <USB_ReadInterrupts>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a9a:	f040 80b7 	bne.w	8004c0c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004aac:	f023 0301 	bic.w	r3, r3, #1
 8004ab0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2110      	movs	r1, #16
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f004 fda9 	bl	8009610 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004abe:	2300      	movs	r3, #0
 8004ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ac2:	e046      	b.n	8004b52 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac6:	015a      	lsls	r2, r3, #5
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	4413      	add	r3, r2
 8004acc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ad6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ae8:	0151      	lsls	r1, r2, #5
 8004aea:	69fa      	ldr	r2, [r7, #28]
 8004aec:	440a      	add	r2, r1
 8004aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004af2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004af6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004afa:	015a      	lsls	r2, r3, #5
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b04:	461a      	mov	r2, r3
 8004b06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b0a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b0e:	015a      	lsls	r2, r3, #5
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	4413      	add	r3, r2
 8004b14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b1c:	0151      	lsls	r1, r2, #5
 8004b1e:	69fa      	ldr	r2, [r7, #28]
 8004b20:	440a      	add	r2, r1
 8004b22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b26:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b2a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b3c:	0151      	lsls	r1, r2, #5
 8004b3e:	69fa      	ldr	r2, [r7, #28]
 8004b40:	440a      	add	r2, r1
 8004b42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b4a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4e:	3301      	adds	r3, #1
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d3b3      	bcc.n	8004ac4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b62:	69db      	ldr	r3, [r3, #28]
 8004b64:	69fa      	ldr	r2, [r7, #28]
 8004b66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b6a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004b6e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d016      	beq.n	8004ba6 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b88:	f043 030b 	orr.w	r3, r3, #11
 8004b8c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b98:	69fa      	ldr	r2, [r7, #28]
 8004b9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b9e:	f043 030b 	orr.w	r3, r3, #11
 8004ba2:	6453      	str	r3, [r2, #68]	; 0x44
 8004ba4:	e015      	b.n	8004bd2 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bac:	695a      	ldr	r2, [r3, #20]
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	f242 032b 	movw	r3, #8235	; 0x202b
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bcc:	f043 030b 	orr.w	r3, r3, #11
 8004bd0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69fa      	ldr	r2, [r7, #28]
 8004bdc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004be0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004be4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6818      	ldr	r0, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	f005 fdfe 	bl	800a7f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	695a      	ldr	r2, [r3, #20]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004c0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f005 fd2b 	bl	800a66c <USB_ReadInterrupts>
 8004c16:	4603      	mov	r3, r0
 8004c18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c20:	d124      	bne.n	8004c6c <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f005 fdc2 	bl	800a7b0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f004 fd6a 	bl	800970a <USB_GetDevSpeed>
 8004c36:	4603      	mov	r3, r0
 8004c38:	461a      	mov	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681c      	ldr	r4, [r3, #0]
 8004c42:	f001 fa7d 	bl	8006140 <HAL_RCC_GetHCLKFreq>
 8004c46:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	4620      	mov	r0, r4
 8004c52:	f004 fa6f 	bl	8009134 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f00b fbff 	bl	801045a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	695a      	ldr	r2, [r3, #20]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004c6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f005 fcfb 	bl	800a66c <USB_ReadInterrupts>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f003 0308 	and.w	r3, r3, #8
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	d10a      	bne.n	8004c96 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f00b fbdc 	bl	801043e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695a      	ldr	r2, [r3, #20]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f002 0208 	and.w	r2, r2, #8
 8004c94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f005 fce6 	bl	800a66c <USB_ReadInterrupts>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca6:	2b80      	cmp	r3, #128	; 0x80
 8004ca8:	d122      	bne.n	8004cf0 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004caa:	6a3b      	ldr	r3, [r7, #32]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cba:	e014      	b.n	8004ce6 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004cbc:	6879      	ldr	r1, [r7, #4]
 8004cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	4413      	add	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	440b      	add	r3, r1
 8004cca:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d105      	bne.n	8004ce0 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	4619      	mov	r1, r3
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fb27 	bl	800532e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d3e5      	bcc.n	8004cbc <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f005 fcb9 	bl	800a66c <USB_ReadInterrupts>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d04:	d13b      	bne.n	8004d7e <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d06:	2301      	movs	r3, #1
 8004d08:	627b      	str	r3, [r7, #36]	; 0x24
 8004d0a:	e02b      	b.n	8004d64 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004d1c:	6879      	ldr	r1, [r7, #4]
 8004d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d20:	4613      	mov	r3, r2
 8004d22:	00db      	lsls	r3, r3, #3
 8004d24:	4413      	add	r3, r2
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	440b      	add	r3, r1
 8004d2a:	3340      	adds	r3, #64	; 0x40
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d115      	bne.n	8004d5e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004d32:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	da12      	bge.n	8004d5e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	4413      	add	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	440b      	add	r3, r1
 8004d46:	333f      	adds	r3, #63	; 0x3f
 8004d48:	2201      	movs	r2, #1
 8004d4a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	4619      	mov	r1, r3
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fae8 	bl	800532e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d60:	3301      	adds	r3, #1
 8004d62:	627b      	str	r3, [r7, #36]	; 0x24
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d3ce      	bcc.n	8004d0c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f005 fc72 	bl	800a66c <USB_ReadInterrupts>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d92:	d155      	bne.n	8004e40 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d94:	2301      	movs	r3, #1
 8004d96:	627b      	str	r3, [r7, #36]	; 0x24
 8004d98:	e045      	b.n	8004e26 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9c:	015a      	lsls	r2, r3, #5
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	4413      	add	r3, r2
 8004da2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dae:	4613      	mov	r3, r2
 8004db0:	00db      	lsls	r3, r3, #3
 8004db2:	4413      	add	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	440b      	add	r3, r1
 8004db8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d12e      	bne.n	8004e20 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004dc2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	da2b      	bge.n	8004e20 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004dd4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d121      	bne.n	8004e20 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de0:	4613      	mov	r3, r2
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	440b      	add	r3, r1
 8004dea:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004dee:	2201      	movs	r2, #1
 8004df0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004dfe:	6a3b      	ldr	r3, [r7, #32]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10a      	bne.n	8004e20 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	69fa      	ldr	r2, [r7, #28]
 8004e14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e1c:	6053      	str	r3, [r2, #4]
            break;
 8004e1e:	e007      	b.n	8004e30 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	3301      	adds	r3, #1
 8004e24:	627b      	str	r3, [r7, #36]	; 0x24
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d3b4      	bcc.n	8004d9a <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	695a      	ldr	r2, [r3, #20]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004e3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f005 fc11 	bl	800a66c <USB_ReadInterrupts>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e54:	d10a      	bne.n	8004e6c <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f00b fb80 	bl	801055c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695a      	ldr	r2, [r3, #20]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004e6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4618      	mov	r0, r3
 8004e72:	f005 fbfb 	bl	800a66c <USB_ReadInterrupts>
 8004e76:	4603      	mov	r3, r0
 8004e78:	f003 0304 	and.w	r3, r3, #4
 8004e7c:	2b04      	cmp	r3, #4
 8004e7e:	d115      	bne.n	8004eac <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	f003 0304 	and.w	r3, r3, #4
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f00b fb70 	bl	8010578 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6859      	ldr	r1, [r3, #4]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	605a      	str	r2, [r3, #4]
 8004ea8:	e000      	b.n	8004eac <HAL_PCD_IRQHandler+0x992>
      return;
 8004eaa:	bf00      	nop
    }
  }
}
 8004eac:	3734      	adds	r7, #52	; 0x34
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd90      	pop	{r4, r7, pc}

08004eb2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b082      	sub	sp, #8
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
 8004eba:	460b      	mov	r3, r1
 8004ebc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <HAL_PCD_SetAddress+0x1a>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	e013      	b.n	8004ef4 <HAL_PCD_SetAddress+0x42>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	78fa      	ldrb	r2, [r7, #3]
 8004ed8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	78fa      	ldrb	r2, [r7, #3]
 8004ee2:	4611      	mov	r1, r2
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f005 fb59 	bl	800a59c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	70fb      	strb	r3, [r7, #3]
 8004f0e:	460b      	mov	r3, r1
 8004f10:	803b      	strh	r3, [r7, #0]
 8004f12:	4613      	mov	r3, r2
 8004f14:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004f1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	da0f      	bge.n	8004f42 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f22:	78fb      	ldrb	r3, [r7, #3]
 8004f24:	f003 020f 	and.w	r2, r3, #15
 8004f28:	4613      	mov	r3, r2
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	4413      	add	r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	3338      	adds	r3, #56	; 0x38
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	4413      	add	r3, r2
 8004f36:	3304      	adds	r3, #4
 8004f38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	705a      	strb	r2, [r3, #1]
 8004f40:	e00f      	b.n	8004f62 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f42:	78fb      	ldrb	r3, [r7, #3]
 8004f44:	f003 020f 	and.w	r2, r3, #15
 8004f48:	4613      	mov	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	4413      	add	r3, r2
 8004f58:	3304      	adds	r3, #4
 8004f5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004f62:	78fb      	ldrb	r3, [r7, #3]
 8004f64:	f003 030f 	and.w	r3, r3, #15
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004f6e:	883a      	ldrh	r2, [r7, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	78ba      	ldrb	r2, [r7, #2]
 8004f78:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	785b      	ldrb	r3, [r3, #1]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d004      	beq.n	8004f8c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004f8c:	78bb      	ldrb	r3, [r7, #2]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d102      	bne.n	8004f98 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d101      	bne.n	8004fa6 <HAL_PCD_EP_Open+0xaa>
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	e00e      	b.n	8004fc4 <HAL_PCD_EP_Open+0xc8>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68f9      	ldr	r1, [r7, #12]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f004 fbcd 	bl	8009754 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004fc2:	7afb      	ldrb	r3, [r7, #11]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004fd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	da0f      	bge.n	8005000 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fe0:	78fb      	ldrb	r3, [r7, #3]
 8004fe2:	f003 020f 	and.w	r2, r3, #15
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	00db      	lsls	r3, r3, #3
 8004fea:	4413      	add	r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	3338      	adds	r3, #56	; 0x38
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	3304      	adds	r3, #4
 8004ff6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	705a      	strb	r2, [r3, #1]
 8004ffe:	e00f      	b.n	8005020 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005000:	78fb      	ldrb	r3, [r7, #3]
 8005002:	f003 020f 	and.w	r2, r3, #15
 8005006:	4613      	mov	r3, r2
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	4413      	add	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	4413      	add	r3, r2
 8005016:	3304      	adds	r3, #4
 8005018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005020:	78fb      	ldrb	r3, [r7, #3]
 8005022:	f003 030f 	and.w	r3, r3, #15
 8005026:	b2da      	uxtb	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005032:	2b01      	cmp	r3, #1
 8005034:	d101      	bne.n	800503a <HAL_PCD_EP_Close+0x6e>
 8005036:	2302      	movs	r3, #2
 8005038:	e00e      	b.n	8005058 <HAL_PCD_EP_Close+0x8c>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68f9      	ldr	r1, [r7, #12]
 8005048:	4618      	mov	r0, r3
 800504a:	f004 fc0b 	bl	8009864 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	607a      	str	r2, [r7, #4]
 800506a:	603b      	str	r3, [r7, #0]
 800506c:	460b      	mov	r3, r1
 800506e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005070:	7afb      	ldrb	r3, [r7, #11]
 8005072:	f003 020f 	and.w	r2, r3, #15
 8005076:	4613      	mov	r3, r2
 8005078:	00db      	lsls	r3, r3, #3
 800507a:	4413      	add	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	4413      	add	r3, r2
 8005086:	3304      	adds	r3, #4
 8005088:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2200      	movs	r2, #0
 800509a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2200      	movs	r2, #0
 80050a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050a2:	7afb      	ldrb	r3, [r7, #11]
 80050a4:	f003 030f 	and.w	r3, r3, #15
 80050a8:	b2da      	uxtb	r2, r3
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d102      	bne.n	80050bc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80050bc:	7afb      	ldrb	r3, [r7, #11]
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d109      	bne.n	80050da <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6818      	ldr	r0, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	461a      	mov	r2, r3
 80050d2:	6979      	ldr	r1, [r7, #20]
 80050d4:	f004 fef2 	bl	8009ebc <USB_EP0StartXfer>
 80050d8:	e008      	b.n	80050ec <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6818      	ldr	r0, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	461a      	mov	r2, r3
 80050e6:	6979      	ldr	r1, [r7, #20]
 80050e8:	f004 fc98 	bl	8009a1c <USB_EPStartXfer>
  }

  return HAL_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b083      	sub	sp, #12
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	460b      	mov	r3, r1
 8005100:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005102:	78fb      	ldrb	r3, [r7, #3]
 8005104:	f003 020f 	and.w	r2, r3, #15
 8005108:	6879      	ldr	r1, [r7, #4]
 800510a:	4613      	mov	r3, r2
 800510c:	00db      	lsls	r3, r3, #3
 800510e:	4413      	add	r3, r2
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	440b      	add	r3, r1
 8005114:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8005118:	681b      	ldr	r3, [r3, #0]
}
 800511a:	4618      	mov	r0, r3
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b086      	sub	sp, #24
 800512a:	af00      	add	r7, sp, #0
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
 8005132:	460b      	mov	r3, r1
 8005134:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005136:	7afb      	ldrb	r3, [r7, #11]
 8005138:	f003 020f 	and.w	r2, r3, #15
 800513c:	4613      	mov	r3, r2
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	3338      	adds	r3, #56	; 0x38
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4413      	add	r3, r2
 800514a:	3304      	adds	r3, #4
 800514c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	2200      	movs	r2, #0
 800515e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	2201      	movs	r2, #1
 8005164:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005166:	7afb      	ldrb	r3, [r7, #11]
 8005168:	f003 030f 	and.w	r3, r3, #15
 800516c:	b2da      	uxtb	r2, r3
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d102      	bne.n	8005180 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005180:	7afb      	ldrb	r3, [r7, #11]
 8005182:	f003 030f 	and.w	r3, r3, #15
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	461a      	mov	r2, r3
 8005196:	6979      	ldr	r1, [r7, #20]
 8005198:	f004 fe90 	bl	8009ebc <USB_EP0StartXfer>
 800519c:	e008      	b.n	80051b0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6818      	ldr	r0, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	6979      	ldr	r1, [r7, #20]
 80051ac:	f004 fc36 	bl	8009a1c <USB_EPStartXfer>
  }

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3718      	adds	r7, #24
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b084      	sub	sp, #16
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	460b      	mov	r3, r1
 80051c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80051c6:	78fb      	ldrb	r3, [r7, #3]
 80051c8:	f003 020f 	and.w	r2, r3, #15
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d901      	bls.n	80051d8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e050      	b.n	800527a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80051d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	da0f      	bge.n	8005200 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051e0:	78fb      	ldrb	r3, [r7, #3]
 80051e2:	f003 020f 	and.w	r2, r3, #15
 80051e6:	4613      	mov	r3, r2
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	4413      	add	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	3338      	adds	r3, #56	; 0x38
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	4413      	add	r3, r2
 80051f4:	3304      	adds	r3, #4
 80051f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2201      	movs	r2, #1
 80051fc:	705a      	strb	r2, [r3, #1]
 80051fe:	e00d      	b.n	800521c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005200:	78fa      	ldrb	r2, [r7, #3]
 8005202:	4613      	mov	r3, r2
 8005204:	00db      	lsls	r3, r3, #3
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	4413      	add	r3, r2
 8005212:	3304      	adds	r3, #4
 8005214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2201      	movs	r2, #1
 8005220:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005222:	78fb      	ldrb	r3, [r7, #3]
 8005224:	f003 030f 	and.w	r3, r3, #15
 8005228:	b2da      	uxtb	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_PCD_EP_SetStall+0x82>
 8005238:	2302      	movs	r3, #2
 800523a:	e01e      	b.n	800527a <HAL_PCD_EP_SetStall+0xc0>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68f9      	ldr	r1, [r7, #12]
 800524a:	4618      	mov	r0, r3
 800524c:	f005 f8d2 	bl	800a3f4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005250:	78fb      	ldrb	r3, [r7, #3]
 8005252:	f003 030f 	and.w	r3, r3, #15
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10a      	bne.n	8005270 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	691b      	ldr	r3, [r3, #16]
 8005262:	b2d9      	uxtb	r1, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800526a:	461a      	mov	r2, r3
 800526c:	f005 fac4 	bl	800a7f8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	460b      	mov	r3, r1
 800528c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800528e:	78fb      	ldrb	r3, [r7, #3]
 8005290:	f003 020f 	and.w	r2, r3, #15
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	429a      	cmp	r2, r3
 800529a:	d901      	bls.n	80052a0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e042      	b.n	8005326 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	da0f      	bge.n	80052c8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052a8:	78fb      	ldrb	r3, [r7, #3]
 80052aa:	f003 020f 	and.w	r2, r3, #15
 80052ae:	4613      	mov	r3, r2
 80052b0:	00db      	lsls	r3, r3, #3
 80052b2:	4413      	add	r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	3338      	adds	r3, #56	; 0x38
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	4413      	add	r3, r2
 80052bc:	3304      	adds	r3, #4
 80052be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2201      	movs	r2, #1
 80052c4:	705a      	strb	r2, [r3, #1]
 80052c6:	e00f      	b.n	80052e8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052c8:	78fb      	ldrb	r3, [r7, #3]
 80052ca:	f003 020f 	and.w	r2, r3, #15
 80052ce:	4613      	mov	r3, r2
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4413      	add	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	4413      	add	r3, r2
 80052de:	3304      	adds	r3, #4
 80052e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052ee:	78fb      	ldrb	r3, [r7, #3]
 80052f0:	f003 030f 	and.w	r3, r3, #15
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005300:	2b01      	cmp	r3, #1
 8005302:	d101      	bne.n	8005308 <HAL_PCD_EP_ClrStall+0x86>
 8005304:	2302      	movs	r3, #2
 8005306:	e00e      	b.n	8005326 <HAL_PCD_EP_ClrStall+0xa4>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68f9      	ldr	r1, [r7, #12]
 8005316:	4618      	mov	r0, r3
 8005318:	f005 f8da 	bl	800a4d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b084      	sub	sp, #16
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	460b      	mov	r3, r1
 8005338:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800533a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800533e:	2b00      	cmp	r3, #0
 8005340:	da0c      	bge.n	800535c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005342:	78fb      	ldrb	r3, [r7, #3]
 8005344:	f003 020f 	and.w	r2, r3, #15
 8005348:	4613      	mov	r3, r2
 800534a:	00db      	lsls	r3, r3, #3
 800534c:	4413      	add	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	3338      	adds	r3, #56	; 0x38
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	4413      	add	r3, r2
 8005356:	3304      	adds	r3, #4
 8005358:	60fb      	str	r3, [r7, #12]
 800535a:	e00c      	b.n	8005376 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800535c:	78fb      	ldrb	r3, [r7, #3]
 800535e:	f003 020f 	and.w	r2, r3, #15
 8005362:	4613      	mov	r3, r2
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	4413      	add	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	4413      	add	r3, r2
 8005372:	3304      	adds	r3, #4
 8005374:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68f9      	ldr	r1, [r7, #12]
 800537c:	4618      	mov	r0, r3
 800537e:	f004 fef9 	bl	800a174 <USB_EPStopXfer>
 8005382:	4603      	mov	r3, r0
 8005384:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005386:	7afb      	ldrb	r3, [r7, #11]
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b08a      	sub	sp, #40	; 0x28
 8005394:	af02      	add	r7, sp, #8
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	4613      	mov	r3, r2
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	4413      	add	r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	3338      	adds	r3, #56	; 0x38
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	4413      	add	r3, r2
 80053b4:	3304      	adds	r3, #4
 80053b6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d901      	bls.n	80053c8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e06c      	b.n	80054a2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	699a      	ldr	r2, [r3, #24]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	69fa      	ldr	r2, [r7, #28]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d902      	bls.n	80053e4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	3303      	adds	r3, #3
 80053e8:	089b      	lsrs	r3, r3, #2
 80053ea:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80053ec:	e02b      	b.n	8005446 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	699a      	ldr	r2, [r3, #24]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	69fa      	ldr	r2, [r7, #28]
 8005400:	429a      	cmp	r2, r3
 8005402:	d902      	bls.n	800540a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	3303      	adds	r3, #3
 800540e:	089b      	lsrs	r3, r3, #2
 8005410:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6919      	ldr	r1, [r3, #16]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	b2da      	uxtb	r2, r3
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005422:	b2db      	uxtb	r3, r3
 8005424:	9300      	str	r3, [sp, #0]
 8005426:	4603      	mov	r3, r0
 8005428:	6978      	ldr	r0, [r7, #20]
 800542a:	f004 ff4d 	bl	800a2c8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	691a      	ldr	r2, [r3, #16]
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	441a      	add	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a1a      	ldr	r2, [r3, #32]
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	441a      	add	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005456:	69ba      	ldr	r2, [r7, #24]
 8005458:	429a      	cmp	r2, r3
 800545a:	d809      	bhi.n	8005470 <PCD_WriteEmptyTxFifo+0xe0>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a1a      	ldr	r2, [r3, #32]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005464:	429a      	cmp	r2, r3
 8005466:	d203      	bcs.n	8005470 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1be      	bne.n	80053ee <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	699a      	ldr	r2, [r3, #24]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	429a      	cmp	r2, r3
 800547a:	d811      	bhi.n	80054a0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	f003 030f 	and.w	r3, r3, #15
 8005482:	2201      	movs	r2, #1
 8005484:	fa02 f303 	lsl.w	r3, r2, r3
 8005488:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	43db      	mvns	r3, r3
 8005496:	6939      	ldr	r1, [r7, #16]
 8005498:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800549c:	4013      	ands	r3, r2
 800549e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3720      	adds	r7, #32
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
	...

080054ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b088      	sub	sp, #32
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	333c      	adds	r3, #60	; 0x3c
 80054c4:	3304      	adds	r3, #4
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	015a      	lsls	r2, r3, #5
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d17b      	bne.n	80055da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f003 0308 	and.w	r3, r3, #8
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d015      	beq.n	8005518 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	4a61      	ldr	r2, [pc, #388]	; (8005674 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	f240 80b9 	bls.w	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 80b3 	beq.w	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	015a      	lsls	r2, r3, #5
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	4413      	add	r3, r2
 800550a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800550e:	461a      	mov	r2, r3
 8005510:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005514:	6093      	str	r3, [r2, #8]
 8005516:	e0a7      	b.n	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	f003 0320 	and.w	r3, r3, #32
 800551e:	2b00      	cmp	r3, #0
 8005520:	d009      	beq.n	8005536 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	015a      	lsls	r2, r3, #5
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	4413      	add	r3, r2
 800552a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800552e:	461a      	mov	r2, r3
 8005530:	2320      	movs	r3, #32
 8005532:	6093      	str	r3, [r2, #8]
 8005534:	e098      	b.n	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800553c:	2b00      	cmp	r3, #0
 800553e:	f040 8093 	bne.w	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	4a4b      	ldr	r2, [pc, #300]	; (8005674 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d90f      	bls.n	800556a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	4413      	add	r3, r2
 800555c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005560:	461a      	mov	r2, r3
 8005562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005566:	6093      	str	r3, [r2, #8]
 8005568:	e07e      	b.n	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800556a:	683a      	ldr	r2, [r7, #0]
 800556c:	4613      	mov	r3, r2
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	4413      	add	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	4413      	add	r3, r2
 800557c:	3304      	adds	r3, #4
 800557e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	69da      	ldr	r2, [r3, #28]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	0159      	lsls	r1, r3, #5
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	440b      	add	r3, r1
 800558c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005596:	1ad2      	subs	r2, r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d114      	bne.n	80055cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d109      	bne.n	80055be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80055b4:	461a      	mov	r2, r3
 80055b6:	2101      	movs	r1, #1
 80055b8:	f005 f91e 	bl	800a7f8 <USB_EP0_OutStart>
 80055bc:	e006      	b.n	80055cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	691a      	ldr	r2, [r3, #16]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	441a      	add	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	4619      	mov	r1, r3
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f00a fefe 	bl	80103d4 <HAL_PCD_DataOutStageCallback>
 80055d8:	e046      	b.n	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	4a26      	ldr	r2, [pc, #152]	; (8005678 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d124      	bne.n	800562c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	015a      	lsls	r2, r3, #5
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055f8:	461a      	mov	r2, r3
 80055fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055fe:	6093      	str	r3, [r2, #8]
 8005600:	e032      	b.n	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f003 0320 	and.w	r3, r3, #32
 8005608:	2b00      	cmp	r3, #0
 800560a:	d008      	beq.n	800561e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	4413      	add	r3, r2
 8005614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005618:	461a      	mov	r2, r3
 800561a:	2320      	movs	r3, #32
 800561c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	b2db      	uxtb	r3, r3
 8005622:	4619      	mov	r1, r3
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f00a fed5 	bl	80103d4 <HAL_PCD_DataOutStageCallback>
 800562a:	e01d      	b.n	8005668 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d114      	bne.n	800565c <PCD_EP_OutXfrComplete_int+0x1b0>
 8005632:	6879      	ldr	r1, [r7, #4]
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	4613      	mov	r3, r2
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	4413      	add	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	440b      	add	r3, r1
 8005640:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d108      	bne.n	800565c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6818      	ldr	r0, [r3, #0]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005654:	461a      	mov	r2, r3
 8005656:	2100      	movs	r1, #0
 8005658:	f005 f8ce 	bl	800a7f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	4619      	mov	r1, r3
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f00a feb6 	bl	80103d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	4f54300a 	.word	0x4f54300a
 8005678:	4f54310a 	.word	0x4f54310a

0800567c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	333c      	adds	r3, #60	; 0x3c
 8005694:	3304      	adds	r3, #4
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	4a15      	ldr	r2, [pc, #84]	; (8005704 <PCD_EP_OutSetupPacket_int+0x88>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d90e      	bls.n	80056d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d009      	beq.n	80056d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	015a      	lsls	r2, r3, #5
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c8:	461a      	mov	r2, r3
 80056ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f00a fe6d 	bl	80103b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4a0a      	ldr	r2, [pc, #40]	; (8005704 <PCD_EP_OutSetupPacket_int+0x88>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d90c      	bls.n	80056f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d108      	bne.n	80056f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6818      	ldr	r0, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80056f0:	461a      	mov	r2, r3
 80056f2:	2101      	movs	r1, #1
 80056f4:	f005 f880 	bl	800a7f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3718      	adds	r7, #24
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	4f54300a 	.word	0x4f54300a

08005708 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	460b      	mov	r3, r1
 8005712:	70fb      	strb	r3, [r7, #3]
 8005714:	4613      	mov	r3, r2
 8005716:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005720:	78fb      	ldrb	r3, [r7, #3]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d107      	bne.n	8005736 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005726:	883b      	ldrh	r3, [r7, #0]
 8005728:	0419      	lsls	r1, r3, #16
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	430a      	orrs	r2, r1
 8005732:	629a      	str	r2, [r3, #40]	; 0x28
 8005734:	e028      	b.n	8005788 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800573c:	0c1b      	lsrs	r3, r3, #16
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	4413      	add	r3, r2
 8005742:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005744:	2300      	movs	r3, #0
 8005746:	73fb      	strb	r3, [r7, #15]
 8005748:	e00d      	b.n	8005766 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	3340      	adds	r3, #64	; 0x40
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	0c1b      	lsrs	r3, r3, #16
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	4413      	add	r3, r2
 800575e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005760:	7bfb      	ldrb	r3, [r7, #15]
 8005762:	3301      	adds	r3, #1
 8005764:	73fb      	strb	r3, [r7, #15]
 8005766:	7bfa      	ldrb	r2, [r7, #15]
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	3b01      	subs	r3, #1
 800576c:	429a      	cmp	r2, r3
 800576e:	d3ec      	bcc.n	800574a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005770:	883b      	ldrh	r3, [r7, #0]
 8005772:	0418      	lsls	r0, r3, #16
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6819      	ldr	r1, [r3, #0]
 8005778:	78fb      	ldrb	r3, [r7, #3]
 800577a:	3b01      	subs	r3, #1
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	4302      	orrs	r2, r0
 8005780:	3340      	adds	r3, #64	; 0x40
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	440b      	add	r3, r1
 8005786:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
 800579e:	460b      	mov	r3, r1
 80057a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	887a      	ldrh	r2, [r7, #2]
 80057a8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057e6:	4b05      	ldr	r3, [pc, #20]	; (80057fc <HAL_PCDEx_ActivateLPM+0x44>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr
 80057fc:	10000003 	.word	0x10000003

08005800 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005808:	2300      	movs	r3, #0
 800580a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e29b      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 8087 	beq.w	8005932 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005824:	4b96      	ldr	r3, [pc, #600]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 030c 	and.w	r3, r3, #12
 800582c:	2b04      	cmp	r3, #4
 800582e:	d00c      	beq.n	800584a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005830:	4b93      	ldr	r3, [pc, #588]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f003 030c 	and.w	r3, r3, #12
 8005838:	2b08      	cmp	r3, #8
 800583a:	d112      	bne.n	8005862 <HAL_RCC_OscConfig+0x62>
 800583c:	4b90      	ldr	r3, [pc, #576]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005844:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005848:	d10b      	bne.n	8005862 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800584a:	4b8d      	ldr	r3, [pc, #564]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d06c      	beq.n	8005930 <HAL_RCC_OscConfig+0x130>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d168      	bne.n	8005930 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e275      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800586a:	d106      	bne.n	800587a <HAL_RCC_OscConfig+0x7a>
 800586c:	4b84      	ldr	r3, [pc, #528]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a83      	ldr	r2, [pc, #524]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005872:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005876:	6013      	str	r3, [r2, #0]
 8005878:	e02e      	b.n	80058d8 <HAL_RCC_OscConfig+0xd8>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10c      	bne.n	800589c <HAL_RCC_OscConfig+0x9c>
 8005882:	4b7f      	ldr	r3, [pc, #508]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a7e      	ldr	r2, [pc, #504]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005888:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800588c:	6013      	str	r3, [r2, #0]
 800588e:	4b7c      	ldr	r3, [pc, #496]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a7b      	ldr	r2, [pc, #492]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005894:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005898:	6013      	str	r3, [r2, #0]
 800589a:	e01d      	b.n	80058d8 <HAL_RCC_OscConfig+0xd8>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058a4:	d10c      	bne.n	80058c0 <HAL_RCC_OscConfig+0xc0>
 80058a6:	4b76      	ldr	r3, [pc, #472]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a75      	ldr	r2, [pc, #468]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	4b73      	ldr	r3, [pc, #460]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a72      	ldr	r2, [pc, #456]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058bc:	6013      	str	r3, [r2, #0]
 80058be:	e00b      	b.n	80058d8 <HAL_RCC_OscConfig+0xd8>
 80058c0:	4b6f      	ldr	r3, [pc, #444]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a6e      	ldr	r2, [pc, #440]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	4b6c      	ldr	r3, [pc, #432]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a6b      	ldr	r2, [pc, #428]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d013      	beq.n	8005908 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e0:	f7fc fa42 	bl	8001d68 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058e6:	e008      	b.n	80058fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058e8:	f7fc fa3e 	bl	8001d68 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	2b64      	cmp	r3, #100	; 0x64
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e229      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fa:	4b61      	ldr	r3, [pc, #388]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0f0      	beq.n	80058e8 <HAL_RCC_OscConfig+0xe8>
 8005906:	e014      	b.n	8005932 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005908:	f7fc fa2e 	bl	8001d68 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005910:	f7fc fa2a 	bl	8001d68 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b64      	cmp	r3, #100	; 0x64
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e215      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005922:	4b57      	ldr	r3, [pc, #348]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1f0      	bne.n	8005910 <HAL_RCC_OscConfig+0x110>
 800592e:	e000      	b.n	8005932 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	2b00      	cmp	r3, #0
 800593c:	d069      	beq.n	8005a12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800593e:	4b50      	ldr	r3, [pc, #320]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f003 030c 	and.w	r3, r3, #12
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00b      	beq.n	8005962 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800594a:	4b4d      	ldr	r3, [pc, #308]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f003 030c 	and.w	r3, r3, #12
 8005952:	2b08      	cmp	r3, #8
 8005954:	d11c      	bne.n	8005990 <HAL_RCC_OscConfig+0x190>
 8005956:	4b4a      	ldr	r3, [pc, #296]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d116      	bne.n	8005990 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005962:	4b47      	ldr	r3, [pc, #284]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0302 	and.w	r3, r3, #2
 800596a:	2b00      	cmp	r3, #0
 800596c:	d005      	beq.n	800597a <HAL_RCC_OscConfig+0x17a>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d001      	beq.n	800597a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e1e9      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800597a:	4b41      	ldr	r3, [pc, #260]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	00db      	lsls	r3, r3, #3
 8005988:	493d      	ldr	r1, [pc, #244]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800598a:	4313      	orrs	r3, r2
 800598c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800598e:	e040      	b.n	8005a12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d023      	beq.n	80059e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005998:	4b39      	ldr	r3, [pc, #228]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a38      	ldr	r2, [pc, #224]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 800599e:	f043 0301 	orr.w	r3, r3, #1
 80059a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a4:	f7fc f9e0 	bl	8001d68 <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059ac:	f7fc f9dc 	bl	8001d68 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e1c7      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059be:	4b30      	ldr	r3, [pc, #192]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0f0      	beq.n	80059ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ca:	4b2d      	ldr	r3, [pc, #180]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	4929      	ldr	r1, [pc, #164]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	600b      	str	r3, [r1, #0]
 80059de:	e018      	b.n	8005a12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059e0:	4b27      	ldr	r3, [pc, #156]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a26      	ldr	r2, [pc, #152]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 80059e6:	f023 0301 	bic.w	r3, r3, #1
 80059ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ec:	f7fc f9bc 	bl	8001d68 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059f4:	f7fc f9b8 	bl	8001d68 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e1a3      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a06:	4b1e      	ldr	r3, [pc, #120]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1f0      	bne.n	80059f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d038      	beq.n	8005a90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d019      	beq.n	8005a5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a26:	4b16      	ldr	r3, [pc, #88]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005a28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a2a:	4a15      	ldr	r2, [pc, #84]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005a2c:	f043 0301 	orr.w	r3, r3, #1
 8005a30:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a32:	f7fc f999 	bl	8001d68 <HAL_GetTick>
 8005a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a38:	e008      	b.n	8005a4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a3a:	f7fc f995 	bl	8001d68 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d901      	bls.n	8005a4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e180      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a4c:	4b0c      	ldr	r3, [pc, #48]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d0f0      	beq.n	8005a3a <HAL_RCC_OscConfig+0x23a>
 8005a58:	e01a      	b.n	8005a90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a5a:	4b09      	ldr	r3, [pc, #36]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005a5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a5e:	4a08      	ldr	r2, [pc, #32]	; (8005a80 <HAL_RCC_OscConfig+0x280>)
 8005a60:	f023 0301 	bic.w	r3, r3, #1
 8005a64:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a66:	f7fc f97f 	bl	8001d68 <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a6c:	e00a      	b.n	8005a84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a6e:	f7fc f97b 	bl	8001d68 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d903      	bls.n	8005a84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e166      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
 8005a80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a84:	4b92      	ldr	r3, [pc, #584]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005a86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1ee      	bne.n	8005a6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0304 	and.w	r3, r3, #4
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 80a4 	beq.w	8005be6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a9e:	4b8c      	ldr	r3, [pc, #560]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10d      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aaa:	4b89      	ldr	r3, [pc, #548]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	4a88      	ldr	r2, [pc, #544]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ab6:	4b86      	ldr	r3, [pc, #536]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ac6:	4b83      	ldr	r3, [pc, #524]	; (8005cd4 <HAL_RCC_OscConfig+0x4d4>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d118      	bne.n	8005b04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005ad2:	4b80      	ldr	r3, [pc, #512]	; (8005cd4 <HAL_RCC_OscConfig+0x4d4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a7f      	ldr	r2, [pc, #508]	; (8005cd4 <HAL_RCC_OscConfig+0x4d4>)
 8005ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005adc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ade:	f7fc f943 	bl	8001d68 <HAL_GetTick>
 8005ae2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ae4:	e008      	b.n	8005af8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ae6:	f7fc f93f 	bl	8001d68 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b64      	cmp	r3, #100	; 0x64
 8005af2:	d901      	bls.n	8005af8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e12a      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005af8:	4b76      	ldr	r3, [pc, #472]	; (8005cd4 <HAL_RCC_OscConfig+0x4d4>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d0f0      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d106      	bne.n	8005b1a <HAL_RCC_OscConfig+0x31a>
 8005b0c:	4b70      	ldr	r3, [pc, #448]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b10:	4a6f      	ldr	r2, [pc, #444]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b12:	f043 0301 	orr.w	r3, r3, #1
 8005b16:	6713      	str	r3, [r2, #112]	; 0x70
 8005b18:	e02d      	b.n	8005b76 <HAL_RCC_OscConfig+0x376>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10c      	bne.n	8005b3c <HAL_RCC_OscConfig+0x33c>
 8005b22:	4b6b      	ldr	r3, [pc, #428]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b26:	4a6a      	ldr	r2, [pc, #424]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b2e:	4b68      	ldr	r3, [pc, #416]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b32:	4a67      	ldr	r2, [pc, #412]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b34:	f023 0304 	bic.w	r3, r3, #4
 8005b38:	6713      	str	r3, [r2, #112]	; 0x70
 8005b3a:	e01c      	b.n	8005b76 <HAL_RCC_OscConfig+0x376>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2b05      	cmp	r3, #5
 8005b42:	d10c      	bne.n	8005b5e <HAL_RCC_OscConfig+0x35e>
 8005b44:	4b62      	ldr	r3, [pc, #392]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b48:	4a61      	ldr	r2, [pc, #388]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b4a:	f043 0304 	orr.w	r3, r3, #4
 8005b4e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b50:	4b5f      	ldr	r3, [pc, #380]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b54:	4a5e      	ldr	r2, [pc, #376]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b56:	f043 0301 	orr.w	r3, r3, #1
 8005b5a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b5c:	e00b      	b.n	8005b76 <HAL_RCC_OscConfig+0x376>
 8005b5e:	4b5c      	ldr	r3, [pc, #368]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b62:	4a5b      	ldr	r2, [pc, #364]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b64:	f023 0301 	bic.w	r3, r3, #1
 8005b68:	6713      	str	r3, [r2, #112]	; 0x70
 8005b6a:	4b59      	ldr	r3, [pc, #356]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6e:	4a58      	ldr	r2, [pc, #352]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b70:	f023 0304 	bic.w	r3, r3, #4
 8005b74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d015      	beq.n	8005baa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b7e:	f7fc f8f3 	bl	8001d68 <HAL_GetTick>
 8005b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b84:	e00a      	b.n	8005b9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b86:	f7fc f8ef 	bl	8001d68 <HAL_GetTick>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d901      	bls.n	8005b9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e0d8      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b9c:	4b4c      	ldr	r3, [pc, #304]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba0:	f003 0302 	and.w	r3, r3, #2
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0ee      	beq.n	8005b86 <HAL_RCC_OscConfig+0x386>
 8005ba8:	e014      	b.n	8005bd4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005baa:	f7fc f8dd 	bl	8001d68 <HAL_GetTick>
 8005bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bb0:	e00a      	b.n	8005bc8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bb2:	f7fc f8d9 	bl	8001d68 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e0c2      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bc8:	4b41      	ldr	r3, [pc, #260]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1ee      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bd4:	7dfb      	ldrb	r3, [r7, #23]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d105      	bne.n	8005be6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bda:	4b3d      	ldr	r3, [pc, #244]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bde:	4a3c      	ldr	r2, [pc, #240]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005be0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005be4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 80ae 	beq.w	8005d4c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bf0:	4b37      	ldr	r3, [pc, #220]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 030c 	and.w	r3, r3, #12
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d06d      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d14b      	bne.n	8005c9c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c04:	4b32      	ldr	r3, [pc, #200]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a31      	ldr	r2, [pc, #196]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c10:	f7fc f8aa 	bl	8001d68 <HAL_GetTick>
 8005c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c18:	f7fc f8a6 	bl	8001d68 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e091      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c2a:	4b29      	ldr	r3, [pc, #164]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1f0      	bne.n	8005c18 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	69da      	ldr	r2, [r3, #28]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c44:	019b      	lsls	r3, r3, #6
 8005c46:	431a      	orrs	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4c:	085b      	lsrs	r3, r3, #1
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	041b      	lsls	r3, r3, #16
 8005c52:	431a      	orrs	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c58:	061b      	lsls	r3, r3, #24
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c60:	071b      	lsls	r3, r3, #28
 8005c62:	491b      	ldr	r1, [pc, #108]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c68:	4b19      	ldr	r3, [pc, #100]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a18      	ldr	r2, [pc, #96]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c74:	f7fc f878 	bl	8001d68 <HAL_GetTick>
 8005c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c7a:	e008      	b.n	8005c8e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c7c:	f7fc f874 	bl	8001d68 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d901      	bls.n	8005c8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e05f      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c8e:	4b10      	ldr	r3, [pc, #64]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d0f0      	beq.n	8005c7c <HAL_RCC_OscConfig+0x47c>
 8005c9a:	e057      	b.n	8005d4c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c9c:	4b0c      	ldr	r3, [pc, #48]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a0b      	ldr	r2, [pc, #44]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005ca2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ca6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ca8:	f7fc f85e 	bl	8001d68 <HAL_GetTick>
 8005cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cae:	e008      	b.n	8005cc2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cb0:	f7fc f85a 	bl	8001d68 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e045      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc2:	4b03      	ldr	r3, [pc, #12]	; (8005cd0 <HAL_RCC_OscConfig+0x4d0>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1f0      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4b0>
 8005cce:	e03d      	b.n	8005d4c <HAL_RCC_OscConfig+0x54c>
 8005cd0:	40023800 	.word	0x40023800
 8005cd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005cd8:	4b1f      	ldr	r3, [pc, #124]	; (8005d58 <HAL_RCC_OscConfig+0x558>)
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d030      	beq.n	8005d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d129      	bne.n	8005d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d122      	bne.n	8005d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d08:	4013      	ands	r3, r2
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d119      	bne.n	8005d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1e:	085b      	lsrs	r3, r3, #1
 8005d20:	3b01      	subs	r3, #1
 8005d22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d10f      	bne.n	8005d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d107      	bne.n	8005d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d42:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d001      	beq.n	8005d4c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e000      	b.n	8005d4e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	40023800 	.word	0x40023800

08005d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005d66:	2300      	movs	r3, #0
 8005d68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d101      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e0d0      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d74:	4b6a      	ldr	r3, [pc, #424]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 030f 	and.w	r3, r3, #15
 8005d7c:	683a      	ldr	r2, [r7, #0]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d910      	bls.n	8005da4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d82:	4b67      	ldr	r3, [pc, #412]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f023 020f 	bic.w	r2, r3, #15
 8005d8a:	4965      	ldr	r1, [pc, #404]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d92:	4b63      	ldr	r3, [pc, #396]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 030f 	and.w	r3, r3, #15
 8005d9a:	683a      	ldr	r2, [r7, #0]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d001      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e0b8      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d020      	beq.n	8005df2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0304 	and.w	r3, r3, #4
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d005      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dbc:	4b59      	ldr	r3, [pc, #356]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	4a58      	ldr	r2, [pc, #352]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005dc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0308 	and.w	r3, r3, #8
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d005      	beq.n	8005de0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dd4:	4b53      	ldr	r3, [pc, #332]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	4a52      	ldr	r2, [pc, #328]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005dda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005dde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005de0:	4b50      	ldr	r3, [pc, #320]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	494d      	ldr	r1, [pc, #308]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d040      	beq.n	8005e80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d107      	bne.n	8005e16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e06:	4b47      	ldr	r3, [pc, #284]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d115      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e07f      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d107      	bne.n	8005e2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e1e:	4b41      	ldr	r3, [pc, #260]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d109      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e073      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e2e:	4b3d      	ldr	r3, [pc, #244]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e06b      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e3e:	4b39      	ldr	r3, [pc, #228]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f023 0203 	bic.w	r2, r3, #3
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	4936      	ldr	r1, [pc, #216]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e50:	f7fb ff8a 	bl	8001d68 <HAL_GetTick>
 8005e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e56:	e00a      	b.n	8005e6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e58:	f7fb ff86 	bl	8001d68 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e053      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e6e:	4b2d      	ldr	r3, [pc, #180]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 020c 	and.w	r2, r3, #12
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d1eb      	bne.n	8005e58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e80:	4b27      	ldr	r3, [pc, #156]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 030f 	and.w	r3, r3, #15
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d210      	bcs.n	8005eb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	4b24      	ldr	r3, [pc, #144]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 020f 	bic.w	r2, r3, #15
 8005e96:	4922      	ldr	r1, [pc, #136]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e9e:	4b20      	ldr	r3, [pc, #128]	; (8005f20 <HAL_RCC_ClockConfig+0x1c4>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d001      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e032      	b.n	8005f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0304 	and.w	r3, r3, #4
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d008      	beq.n	8005ece <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ebc:	4b19      	ldr	r3, [pc, #100]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4916      	ldr	r1, [pc, #88]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 0308 	and.w	r3, r3, #8
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d009      	beq.n	8005eee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005eda:	4b12      	ldr	r3, [pc, #72]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	00db      	lsls	r3, r3, #3
 8005ee8:	490e      	ldr	r1, [pc, #56]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005eee:	f000 f821 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_RCC_ClockConfig+0x1c8>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	091b      	lsrs	r3, r3, #4
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	490a      	ldr	r1, [pc, #40]	; (8005f28 <HAL_RCC_ClockConfig+0x1cc>)
 8005f00:	5ccb      	ldrb	r3, [r1, r3]
 8005f02:	fa22 f303 	lsr.w	r3, r2, r3
 8005f06:	4a09      	ldr	r2, [pc, #36]	; (8005f2c <HAL_RCC_ClockConfig+0x1d0>)
 8005f08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005f0a:	4b09      	ldr	r3, [pc, #36]	; (8005f30 <HAL_RCC_ClockConfig+0x1d4>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fb fee6 	bl	8001ce0 <HAL_InitTick>

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	40023c00 	.word	0x40023c00
 8005f24:	40023800 	.word	0x40023800
 8005f28:	0801228c 	.word	0x0801228c
 8005f2c:	20000004 	.word	0x20000004
 8005f30:	20000008 	.word	0x20000008

08005f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f38:	b094      	sub	sp, #80	; 0x50
 8005f3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	647b      	str	r3, [r7, #68]	; 0x44
 8005f40:	2300      	movs	r3, #0
 8005f42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f44:	2300      	movs	r3, #0
 8005f46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f4c:	4b79      	ldr	r3, [pc, #484]	; (8006134 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f003 030c 	and.w	r3, r3, #12
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d00d      	beq.n	8005f74 <HAL_RCC_GetSysClockFreq+0x40>
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	f200 80e1 	bhi.w	8006120 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d002      	beq.n	8005f68 <HAL_RCC_GetSysClockFreq+0x34>
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	d003      	beq.n	8005f6e <HAL_RCC_GetSysClockFreq+0x3a>
 8005f66:	e0db      	b.n	8006120 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f68:	4b73      	ldr	r3, [pc, #460]	; (8006138 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f6a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f6c:	e0db      	b.n	8006126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f6e:	4b73      	ldr	r3, [pc, #460]	; (800613c <HAL_RCC_GetSysClockFreq+0x208>)
 8005f70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f72:	e0d8      	b.n	8006126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f74:	4b6f      	ldr	r3, [pc, #444]	; (8006134 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f7c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005f7e:	4b6d      	ldr	r3, [pc, #436]	; (8006134 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d063      	beq.n	8006052 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f8a:	4b6a      	ldr	r3, [pc, #424]	; (8006134 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	099b      	lsrs	r3, r3, #6
 8005f90:	2200      	movs	r2, #0
 8005f92:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f9c:	633b      	str	r3, [r7, #48]	; 0x30
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	637b      	str	r3, [r7, #52]	; 0x34
 8005fa2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005fa6:	4622      	mov	r2, r4
 8005fa8:	462b      	mov	r3, r5
 8005faa:	f04f 0000 	mov.w	r0, #0
 8005fae:	f04f 0100 	mov.w	r1, #0
 8005fb2:	0159      	lsls	r1, r3, #5
 8005fb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fb8:	0150      	lsls	r0, r2, #5
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	4621      	mov	r1, r4
 8005fc0:	1a51      	subs	r1, r2, r1
 8005fc2:	6139      	str	r1, [r7, #16]
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005fca:	617b      	str	r3, [r7, #20]
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fd8:	4659      	mov	r1, fp
 8005fda:	018b      	lsls	r3, r1, #6
 8005fdc:	4651      	mov	r1, sl
 8005fde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fe2:	4651      	mov	r1, sl
 8005fe4:	018a      	lsls	r2, r1, #6
 8005fe6:	4651      	mov	r1, sl
 8005fe8:	ebb2 0801 	subs.w	r8, r2, r1
 8005fec:	4659      	mov	r1, fp
 8005fee:	eb63 0901 	sbc.w	r9, r3, r1
 8005ff2:	f04f 0200 	mov.w	r2, #0
 8005ff6:	f04f 0300 	mov.w	r3, #0
 8005ffa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ffe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006002:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006006:	4690      	mov	r8, r2
 8006008:	4699      	mov	r9, r3
 800600a:	4623      	mov	r3, r4
 800600c:	eb18 0303 	adds.w	r3, r8, r3
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	462b      	mov	r3, r5
 8006014:	eb49 0303 	adc.w	r3, r9, r3
 8006018:	60fb      	str	r3, [r7, #12]
 800601a:	f04f 0200 	mov.w	r2, #0
 800601e:	f04f 0300 	mov.w	r3, #0
 8006022:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006026:	4629      	mov	r1, r5
 8006028:	024b      	lsls	r3, r1, #9
 800602a:	4621      	mov	r1, r4
 800602c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006030:	4621      	mov	r1, r4
 8006032:	024a      	lsls	r2, r1, #9
 8006034:	4610      	mov	r0, r2
 8006036:	4619      	mov	r1, r3
 8006038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800603a:	2200      	movs	r2, #0
 800603c:	62bb      	str	r3, [r7, #40]	; 0x28
 800603e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006040:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006044:	f7fa f94c 	bl	80002e0 <__aeabi_uldivmod>
 8006048:	4602      	mov	r2, r0
 800604a:	460b      	mov	r3, r1
 800604c:	4613      	mov	r3, r2
 800604e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006050:	e058      	b.n	8006104 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006052:	4b38      	ldr	r3, [pc, #224]	; (8006134 <HAL_RCC_GetSysClockFreq+0x200>)
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	099b      	lsrs	r3, r3, #6
 8006058:	2200      	movs	r2, #0
 800605a:	4618      	mov	r0, r3
 800605c:	4611      	mov	r1, r2
 800605e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006062:	623b      	str	r3, [r7, #32]
 8006064:	2300      	movs	r3, #0
 8006066:	627b      	str	r3, [r7, #36]	; 0x24
 8006068:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800606c:	4642      	mov	r2, r8
 800606e:	464b      	mov	r3, r9
 8006070:	f04f 0000 	mov.w	r0, #0
 8006074:	f04f 0100 	mov.w	r1, #0
 8006078:	0159      	lsls	r1, r3, #5
 800607a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800607e:	0150      	lsls	r0, r2, #5
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4641      	mov	r1, r8
 8006086:	ebb2 0a01 	subs.w	sl, r2, r1
 800608a:	4649      	mov	r1, r9
 800608c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006090:	f04f 0200 	mov.w	r2, #0
 8006094:	f04f 0300 	mov.w	r3, #0
 8006098:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800609c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060a4:	ebb2 040a 	subs.w	r4, r2, sl
 80060a8:	eb63 050b 	sbc.w	r5, r3, fp
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	00eb      	lsls	r3, r5, #3
 80060b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060ba:	00e2      	lsls	r2, r4, #3
 80060bc:	4614      	mov	r4, r2
 80060be:	461d      	mov	r5, r3
 80060c0:	4643      	mov	r3, r8
 80060c2:	18e3      	adds	r3, r4, r3
 80060c4:	603b      	str	r3, [r7, #0]
 80060c6:	464b      	mov	r3, r9
 80060c8:	eb45 0303 	adc.w	r3, r5, r3
 80060cc:	607b      	str	r3, [r7, #4]
 80060ce:	f04f 0200 	mov.w	r2, #0
 80060d2:	f04f 0300 	mov.w	r3, #0
 80060d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060da:	4629      	mov	r1, r5
 80060dc:	028b      	lsls	r3, r1, #10
 80060de:	4621      	mov	r1, r4
 80060e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060e4:	4621      	mov	r1, r4
 80060e6:	028a      	lsls	r2, r1, #10
 80060e8:	4610      	mov	r0, r2
 80060ea:	4619      	mov	r1, r3
 80060ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060ee:	2200      	movs	r2, #0
 80060f0:	61bb      	str	r3, [r7, #24]
 80060f2:	61fa      	str	r2, [r7, #28]
 80060f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060f8:	f7fa f8f2 	bl	80002e0 <__aeabi_uldivmod>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4613      	mov	r3, r2
 8006102:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006104:	4b0b      	ldr	r3, [pc, #44]	; (8006134 <HAL_RCC_GetSysClockFreq+0x200>)
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	0c1b      	lsrs	r3, r3, #16
 800610a:	f003 0303 	and.w	r3, r3, #3
 800610e:	3301      	adds	r3, #1
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8006114:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006116:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006118:	fbb2 f3f3 	udiv	r3, r2, r3
 800611c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800611e:	e002      	b.n	8006126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006120:	4b05      	ldr	r3, [pc, #20]	; (8006138 <HAL_RCC_GetSysClockFreq+0x204>)
 8006122:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006124:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006126:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006128:	4618      	mov	r0, r3
 800612a:	3750      	adds	r7, #80	; 0x50
 800612c:	46bd      	mov	sp, r7
 800612e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006132:	bf00      	nop
 8006134:	40023800 	.word	0x40023800
 8006138:	00f42400 	.word	0x00f42400
 800613c:	007a1200 	.word	0x007a1200

08006140 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006140:	b480      	push	{r7}
 8006142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006144:	4b03      	ldr	r3, [pc, #12]	; (8006154 <HAL_RCC_GetHCLKFreq+0x14>)
 8006146:	681b      	ldr	r3, [r3, #0]
}
 8006148:	4618      	mov	r0, r3
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	20000004 	.word	0x20000004

08006158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800615c:	f7ff fff0 	bl	8006140 <HAL_RCC_GetHCLKFreq>
 8006160:	4602      	mov	r2, r0
 8006162:	4b05      	ldr	r3, [pc, #20]	; (8006178 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	0a9b      	lsrs	r3, r3, #10
 8006168:	f003 0307 	and.w	r3, r3, #7
 800616c:	4903      	ldr	r1, [pc, #12]	; (800617c <HAL_RCC_GetPCLK1Freq+0x24>)
 800616e:	5ccb      	ldrb	r3, [r1, r3]
 8006170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006174:	4618      	mov	r0, r3
 8006176:	bd80      	pop	{r7, pc}
 8006178:	40023800 	.word	0x40023800
 800617c:	0801229c 	.word	0x0801229c

08006180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006184:	f7ff ffdc 	bl	8006140 <HAL_RCC_GetHCLKFreq>
 8006188:	4602      	mov	r2, r0
 800618a:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	0b5b      	lsrs	r3, r3, #13
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	4903      	ldr	r1, [pc, #12]	; (80061a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006196:	5ccb      	ldrb	r3, [r1, r3]
 8006198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800619c:	4618      	mov	r0, r3
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	40023800 	.word	0x40023800
 80061a4:	0801229c 	.word	0x0801229c

080061a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b088      	sub	sp, #32
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80061b0:	2300      	movs	r3, #0
 80061b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80061b8:	2300      	movs	r3, #0
 80061ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80061bc:	2300      	movs	r3, #0
 80061be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80061c0:	2300      	movs	r3, #0
 80061c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d012      	beq.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80061d0:	4b69      	ldr	r3, [pc, #420]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	4a68      	ldr	r2, [pc, #416]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061d6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80061da:	6093      	str	r3, [r2, #8]
 80061dc:	4b66      	ldr	r3, [pc, #408]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e4:	4964      	ldr	r1, [pc, #400]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80061f2:	2301      	movs	r3, #1
 80061f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d017      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006202:	4b5d      	ldr	r3, [pc, #372]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006204:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006208:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006210:	4959      	ldr	r1, [pc, #356]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006212:	4313      	orrs	r3, r2
 8006214:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800621c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006220:	d101      	bne.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006222:	2301      	movs	r3, #1
 8006224:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800622e:	2301      	movs	r3, #1
 8006230:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d017      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800623e:	4b4e      	ldr	r3, [pc, #312]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006244:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800624c:	494a      	ldr	r1, [pc, #296]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800624e:	4313      	orrs	r3, r2
 8006250:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006258:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800625c:	d101      	bne.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800625e:	2301      	movs	r3, #1
 8006260:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800626a:	2301      	movs	r3, #1
 800626c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800627a:	2301      	movs	r3, #1
 800627c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0320 	and.w	r3, r3, #32
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 808b 	beq.w	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800628c:	4b3a      	ldr	r3, [pc, #232]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800628e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006290:	4a39      	ldr	r2, [pc, #228]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006292:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006296:	6413      	str	r3, [r2, #64]	; 0x40
 8006298:	4b37      	ldr	r3, [pc, #220]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800629a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062a0:	60bb      	str	r3, [r7, #8]
 80062a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80062a4:	4b35      	ldr	r3, [pc, #212]	; (800637c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a34      	ldr	r2, [pc, #208]	; (800637c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80062aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062b0:	f7fb fd5a 	bl	8001d68 <HAL_GetTick>
 80062b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80062b6:	e008      	b.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062b8:	f7fb fd56 	bl	8001d68 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	2b64      	cmp	r3, #100	; 0x64
 80062c4:	d901      	bls.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e38f      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80062ca:	4b2c      	ldr	r3, [pc, #176]	; (800637c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0f0      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062d6:	4b28      	ldr	r3, [pc, #160]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d035      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d02e      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062f4:	4b20      	ldr	r3, [pc, #128]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80062fe:	4b1e      	ldr	r3, [pc, #120]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006302:	4a1d      	ldr	r2, [pc, #116]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006308:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800630a:	4b1b      	ldr	r3, [pc, #108]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800630c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800630e:	4a1a      	ldr	r2, [pc, #104]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006310:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006314:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006316:	4a18      	ldr	r2, [pc, #96]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800631c:	4b16      	ldr	r3, [pc, #88]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800631e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	2b01      	cmp	r3, #1
 8006326:	d114      	bne.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006328:	f7fb fd1e 	bl	8001d68 <HAL_GetTick>
 800632c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800632e:	e00a      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006330:	f7fb fd1a 	bl	8001d68 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	f241 3288 	movw	r2, #5000	; 0x1388
 800633e:	4293      	cmp	r3, r2
 8006340:	d901      	bls.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e351      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006346:	4b0c      	ldr	r3, [pc, #48]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0ee      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800635a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800635e:	d111      	bne.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006360:	4b05      	ldr	r3, [pc, #20]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800636c:	4b04      	ldr	r3, [pc, #16]	; (8006380 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800636e:	400b      	ands	r3, r1
 8006370:	4901      	ldr	r1, [pc, #4]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006372:	4313      	orrs	r3, r2
 8006374:	608b      	str	r3, [r1, #8]
 8006376:	e00b      	b.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006378:	40023800 	.word	0x40023800
 800637c:	40007000 	.word	0x40007000
 8006380:	0ffffcff 	.word	0x0ffffcff
 8006384:	4bac      	ldr	r3, [pc, #688]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	4aab      	ldr	r2, [pc, #684]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800638a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800638e:	6093      	str	r3, [r2, #8]
 8006390:	4ba9      	ldr	r3, [pc, #676]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006392:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800639c:	49a6      	ldr	r1, [pc, #664]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800639e:	4313      	orrs	r3, r2
 80063a0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0310 	and.w	r3, r3, #16
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d010      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80063ae:	4ba2      	ldr	r3, [pc, #648]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063b4:	4aa0      	ldr	r2, [pc, #640]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80063be:	4b9e      	ldr	r3, [pc, #632]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c8:	499b      	ldr	r1, [pc, #620]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00a      	beq.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063dc:	4b96      	ldr	r3, [pc, #600]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063ea:	4993      	ldr	r1, [pc, #588]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ec:	4313      	orrs	r3, r2
 80063ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00a      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063fe:	4b8e      	ldr	r3, [pc, #568]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006404:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800640c:	498a      	ldr	r1, [pc, #552]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800640e:	4313      	orrs	r3, r2
 8006410:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d00a      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006420:	4b85      	ldr	r3, [pc, #532]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006426:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800642e:	4982      	ldr	r1, [pc, #520]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006430:	4313      	orrs	r3, r2
 8006432:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00a      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006442:	4b7d      	ldr	r3, [pc, #500]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006448:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006450:	4979      	ldr	r1, [pc, #484]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006452:	4313      	orrs	r3, r2
 8006454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00a      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006464:	4b74      	ldr	r3, [pc, #464]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800646a:	f023 0203 	bic.w	r2, r3, #3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006472:	4971      	ldr	r1, [pc, #452]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006474:	4313      	orrs	r3, r2
 8006476:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00a      	beq.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006486:	4b6c      	ldr	r3, [pc, #432]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800648c:	f023 020c 	bic.w	r2, r3, #12
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006494:	4968      	ldr	r1, [pc, #416]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006496:	4313      	orrs	r3, r2
 8006498:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00a      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064a8:	4b63      	ldr	r3, [pc, #396]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064b6:	4960      	ldr	r1, [pc, #384]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00a      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80064ca:	4b5b      	ldr	r3, [pc, #364]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064d8:	4957      	ldr	r1, [pc, #348]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00a      	beq.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80064ec:	4b52      	ldr	r3, [pc, #328]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064fa:	494f      	ldr	r1, [pc, #316]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064fc:	4313      	orrs	r3, r2
 80064fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800650e:	4b4a      	ldr	r3, [pc, #296]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006514:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800651c:	4946      	ldr	r1, [pc, #280]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800651e:	4313      	orrs	r3, r2
 8006520:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00a      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006530:	4b41      	ldr	r3, [pc, #260]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006536:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800653e:	493e      	ldr	r1, [pc, #248]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006540:	4313      	orrs	r3, r2
 8006542:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00a      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006552:	4b39      	ldr	r3, [pc, #228]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006558:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006560:	4935      	ldr	r1, [pc, #212]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006562:	4313      	orrs	r3, r2
 8006564:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00a      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006574:	4b30      	ldr	r3, [pc, #192]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800657a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006582:	492d      	ldr	r1, [pc, #180]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006584:	4313      	orrs	r3, r2
 8006586:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d011      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006596:	4b28      	ldr	r3, [pc, #160]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800659c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065a4:	4924      	ldr	r1, [pc, #144]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065a6:	4313      	orrs	r3, r2
 80065a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065b4:	d101      	bne.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80065b6:	2301      	movs	r3, #1
 80065b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0308 	and.w	r3, r3, #8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80065c6:	2301      	movs	r3, #1
 80065c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00a      	beq.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065d6:	4b18      	ldr	r3, [pc, #96]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065dc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065e4:	4914      	ldr	r1, [pc, #80]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065e6:	4313      	orrs	r3, r2
 80065e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00b      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80065f8:	4b0f      	ldr	r3, [pc, #60]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006608:	490b      	ldr	r1, [pc, #44]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800660a:	4313      	orrs	r3, r2
 800660c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00f      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800661c:	4b06      	ldr	r3, [pc, #24]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800661e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006622:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800662c:	4902      	ldr	r1, [pc, #8]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006634:	e002      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006636:	bf00      	nop
 8006638:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00b      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006648:	4b8a      	ldr	r3, [pc, #552]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800664a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800664e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006658:	4986      	ldr	r1, [pc, #536]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800665a:	4313      	orrs	r3, r2
 800665c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d00b      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800666c:	4b81      	ldr	r3, [pc, #516]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800666e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006672:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800667c:	497d      	ldr	r1, [pc, #500]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800667e:	4313      	orrs	r3, r2
 8006680:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d006      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80d6 	beq.w	8006844 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006698:	4b76      	ldr	r3, [pc, #472]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a75      	ldr	r2, [pc, #468]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800669e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80066a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066a4:	f7fb fb60 	bl	8001d68 <HAL_GetTick>
 80066a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066aa:	e008      	b.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80066ac:	f7fb fb5c 	bl	8001d68 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b64      	cmp	r3, #100	; 0x64
 80066b8:	d901      	bls.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e195      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066be:	4b6d      	ldr	r3, [pc, #436]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1f0      	bne.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d021      	beq.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d11d      	bne.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80066de:	4b65      	ldr	r3, [pc, #404]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066e4:	0c1b      	lsrs	r3, r3, #16
 80066e6:	f003 0303 	and.w	r3, r3, #3
 80066ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80066ec:	4b61      	ldr	r3, [pc, #388]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066f2:	0e1b      	lsrs	r3, r3, #24
 80066f4:	f003 030f 	and.w	r3, r3, #15
 80066f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	019a      	lsls	r2, r3, #6
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	041b      	lsls	r3, r3, #16
 8006704:	431a      	orrs	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	061b      	lsls	r3, r3, #24
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	071b      	lsls	r3, r3, #28
 8006712:	4958      	ldr	r1, [pc, #352]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006714:	4313      	orrs	r3, r2
 8006716:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d004      	beq.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800672a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800672e:	d00a      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006738:	2b00      	cmp	r3, #0
 800673a:	d02e      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006740:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006744:	d129      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006746:	4b4b      	ldr	r3, [pc, #300]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006748:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006754:	4b47      	ldr	r3, [pc, #284]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006756:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800675a:	0f1b      	lsrs	r3, r3, #28
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	019a      	lsls	r2, r3, #6
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	041b      	lsls	r3, r3, #16
 800676c:	431a      	orrs	r2, r3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	061b      	lsls	r3, r3, #24
 8006774:	431a      	orrs	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	071b      	lsls	r3, r3, #28
 800677a:	493e      	ldr	r1, [pc, #248]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800677c:	4313      	orrs	r3, r2
 800677e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006782:	4b3c      	ldr	r3, [pc, #240]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006784:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006788:	f023 021f 	bic.w	r2, r3, #31
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006790:	3b01      	subs	r3, #1
 8006792:	4938      	ldr	r1, [pc, #224]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006794:	4313      	orrs	r3, r2
 8006796:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01d      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80067a6:	4b33      	ldr	r3, [pc, #204]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067ac:	0e1b      	lsrs	r3, r3, #24
 80067ae:	f003 030f 	and.w	r3, r3, #15
 80067b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80067b4:	4b2f      	ldr	r3, [pc, #188]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067ba:	0f1b      	lsrs	r3, r3, #28
 80067bc:	f003 0307 	and.w	r3, r3, #7
 80067c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	019a      	lsls	r2, r3, #6
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	041b      	lsls	r3, r3, #16
 80067ce:	431a      	orrs	r2, r3
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	061b      	lsls	r3, r3, #24
 80067d4:	431a      	orrs	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	071b      	lsls	r3, r3, #28
 80067da:	4926      	ldr	r1, [pc, #152]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d011      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	019a      	lsls	r2, r3, #6
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	041b      	lsls	r3, r3, #16
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	061b      	lsls	r3, r3, #24
 8006802:	431a      	orrs	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	071b      	lsls	r3, r3, #28
 800680a:	491a      	ldr	r1, [pc, #104]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800680c:	4313      	orrs	r3, r2
 800680e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006812:	4b18      	ldr	r3, [pc, #96]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a17      	ldr	r2, [pc, #92]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006818:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800681c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800681e:	f7fb faa3 	bl	8001d68 <HAL_GetTick>
 8006822:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006824:	e008      	b.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006826:	f7fb fa9f 	bl	8001d68 <HAL_GetTick>
 800682a:	4602      	mov	r2, r0
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	2b64      	cmp	r3, #100	; 0x64
 8006832:	d901      	bls.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e0d8      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006838:	4b0e      	ldr	r3, [pc, #56]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d0f0      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	2b01      	cmp	r3, #1
 8006848:	f040 80ce 	bne.w	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800684c:	4b09      	ldr	r3, [pc, #36]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a08      	ldr	r2, [pc, #32]	; (8006874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006856:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006858:	f7fb fa86 	bl	8001d68 <HAL_GetTick>
 800685c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800685e:	e00b      	b.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006860:	f7fb fa82 	bl	8001d68 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	2b64      	cmp	r3, #100	; 0x64
 800686c:	d904      	bls.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	e0bb      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006872:	bf00      	nop
 8006874:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006878:	4b5e      	ldr	r3, [pc, #376]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006880:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006884:	d0ec      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d003      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006896:	2b00      	cmp	r3, #0
 8006898:	d009      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d02e      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d12a      	bne.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80068ae:	4b51      	ldr	r3, [pc, #324]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068b4:	0c1b      	lsrs	r3, r3, #16
 80068b6:	f003 0303 	and.w	r3, r3, #3
 80068ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80068bc:	4b4d      	ldr	r3, [pc, #308]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c2:	0f1b      	lsrs	r3, r3, #28
 80068c4:	f003 0307 	and.w	r3, r3, #7
 80068c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	019a      	lsls	r2, r3, #6
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	041b      	lsls	r3, r3, #16
 80068d4:	431a      	orrs	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	061b      	lsls	r3, r3, #24
 80068dc:	431a      	orrs	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	071b      	lsls	r3, r3, #28
 80068e2:	4944      	ldr	r1, [pc, #272]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80068ea:	4b42      	ldr	r3, [pc, #264]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068f0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f8:	3b01      	subs	r3, #1
 80068fa:	021b      	lsls	r3, r3, #8
 80068fc:	493d      	ldr	r1, [pc, #244]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d022      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006914:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006918:	d11d      	bne.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800691a:	4b36      	ldr	r3, [pc, #216]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800691c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006920:	0e1b      	lsrs	r3, r3, #24
 8006922:	f003 030f 	and.w	r3, r3, #15
 8006926:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006928:	4b32      	ldr	r3, [pc, #200]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800692a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800692e:	0f1b      	lsrs	r3, r3, #28
 8006930:	f003 0307 	and.w	r3, r3, #7
 8006934:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	019a      	lsls	r2, r3, #6
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a1b      	ldr	r3, [r3, #32]
 8006940:	041b      	lsls	r3, r3, #16
 8006942:	431a      	orrs	r2, r3
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	061b      	lsls	r3, r3, #24
 8006948:	431a      	orrs	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	071b      	lsls	r3, r3, #28
 800694e:	4929      	ldr	r1, [pc, #164]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006950:	4313      	orrs	r3, r2
 8006952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0308 	and.w	r3, r3, #8
 800695e:	2b00      	cmp	r3, #0
 8006960:	d028      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006962:	4b24      	ldr	r3, [pc, #144]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006968:	0e1b      	lsrs	r3, r3, #24
 800696a:	f003 030f 	and.w	r3, r3, #15
 800696e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006970:	4b20      	ldr	r3, [pc, #128]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006976:	0c1b      	lsrs	r3, r3, #16
 8006978:	f003 0303 	and.w	r3, r3, #3
 800697c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	019a      	lsls	r2, r3, #6
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	041b      	lsls	r3, r3, #16
 8006988:	431a      	orrs	r2, r3
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	061b      	lsls	r3, r3, #24
 800698e:	431a      	orrs	r2, r3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	071b      	lsls	r3, r3, #28
 8006996:	4917      	ldr	r1, [pc, #92]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006998:	4313      	orrs	r3, r2
 800699a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800699e:	4b15      	ldr	r3, [pc, #84]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ac:	4911      	ldr	r1, [pc, #68]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069ae:	4313      	orrs	r3, r2
 80069b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80069b4:	4b0f      	ldr	r3, [pc, #60]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a0e      	ldr	r2, [pc, #56]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069c0:	f7fb f9d2 	bl	8001d68 <HAL_GetTick>
 80069c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80069c6:	e008      	b.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80069c8:	f7fb f9ce 	bl	8001d68 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	2b64      	cmp	r3, #100	; 0x64
 80069d4:	d901      	bls.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e007      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80069da:	4b06      	ldr	r3, [pc, #24]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80069e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069e6:	d1ef      	bne.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3720      	adds	r7, #32
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	40023800 	.word	0x40023800

080069f8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e022      	b.n	8006a50 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d105      	bne.n	8006a22 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f7fa fd75 	bl	800150c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2203      	movs	r2, #3
 8006a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 f814 	bl	8006a58 <HAL_SD_InitCard>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e00a      	b.n	8006a50 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006a4e:	2300      	movs	r3, #0
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006a58:	b5b0      	push	{r4, r5, r7, lr}
 8006a5a:	b08e      	sub	sp, #56	; 0x38
 8006a5c:	af04      	add	r7, sp, #16
 8006a5e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006a60:	2300      	movs	r3, #0
 8006a62:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8006a64:	2300      	movs	r3, #0
 8006a66:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006a70:	2300      	movs	r3, #0
 8006a72:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8006a74:	2376      	movs	r3, #118	; 0x76
 8006a76:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681d      	ldr	r5, [r3, #0]
 8006a7c:	466c      	mov	r4, sp
 8006a7e:	f107 0314 	add.w	r3, r7, #20
 8006a82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006a86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006a8a:	f107 0308 	add.w	r3, r7, #8
 8006a8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a90:	4628      	mov	r0, r5
 8006a92:	f001 fdc5 	bl	8008620 <SDMMC_Init>
 8006a96:	4603      	mov	r3, r0
 8006a98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d001      	beq.n	8006aa8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e059      	b.n	8006b5c <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ab6:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4618      	mov	r0, r3
 8006abe:	f001 fdf9 	bl	80086b4 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ad0:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006ad2:	2002      	movs	r0, #2
 8006ad4:	f7fb f954 	bl	8001d80 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 ff59 	bl	8007990 <SD_PowerON>
 8006ade:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00b      	beq.n	8006afe <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006af2:	6a3b      	ldr	r3, [r7, #32]
 8006af4:	431a      	orrs	r2, r3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e02e      	b.n	8006b5c <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fe78 	bl	80077f4 <SD_InitCard>
 8006b04:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b06:	6a3b      	ldr	r3, [r7, #32]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00b      	beq.n	8006b24 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b18:	6a3b      	ldr	r3, [r7, #32]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e01b      	b.n	8006b5c <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f001 fe53 	bl	80087d8 <SDMMC_CmdBlockLength>
 8006b32:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00f      	beq.n	8006b5a <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a09      	ldr	r2, [pc, #36]	; (8006b64 <HAL_SD_InitCard+0x10c>)
 8006b40:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3728      	adds	r7, #40	; 0x28
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bdb0      	pop	{r4, r5, r7, pc}
 8006b64:	004005ff 	.word	0x004005ff

08006b68 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b08c      	sub	sp, #48	; 0x30
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
 8006b74:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d107      	bne.n	8006b90 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b84:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e0c3      	b.n	8006d18 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	f040 80bc 	bne.w	8006d16 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006ba4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	441a      	add	r2, r3
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d907      	bls.n	8006bc2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e0aa      	b.n	8006d18 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2203      	movs	r2, #3
 8006bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8006be0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be6:	4a4e      	ldr	r2, [pc, #312]	; (8006d20 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006be8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bee:	4a4d      	ldr	r2, [pc, #308]	; (8006d24 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006bf0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	2200      	movs	r2, #0
 8006c00:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	689a      	ldr	r2, [r3, #8]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3380      	adds	r3, #128	; 0x80
 8006c28:	4619      	mov	r1, r3
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	025b      	lsls	r3, r3, #9
 8006c30:	089b      	lsrs	r3, r3, #2
 8006c32:	f7fc f8b5 	bl	8002da0 <HAL_DMA_Start_IT>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d017      	beq.n	8006c6c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8006c4a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a35      	ldr	r2, [pc, #212]	; (8006d28 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006c52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c58:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e055      	b.n	8006d18 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f042 0208 	orr.w	r2, r2, #8
 8006c7a:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d002      	beq.n	8006c8a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8006c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c86:	025b      	lsls	r3, r3, #9
 8006c88:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006c8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c8e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	025b      	lsls	r3, r3, #9
 8006c94:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006c96:	2390      	movs	r3, #144	; 0x90
 8006c98:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f107 0210 	add.w	r2, r7, #16
 8006cae:	4611      	mov	r1, r2
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f001 fd65 	bl	8008780 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d90a      	bls.n	8006cd2 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2282      	movs	r2, #130	; 0x82
 8006cc0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f001 fdc9 	bl	8008860 <SDMMC_CmdReadMultiBlock>
 8006cce:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006cd0:	e009      	b.n	8006ce6 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2281      	movs	r2, #129	; 0x81
 8006cd6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f001 fd9c 	bl	800881c <SDMMC_CmdReadSingleBlock>
 8006ce4:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d012      	beq.n	8006d12 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a0d      	ldr	r2, [pc, #52]	; (8006d28 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006cf2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e002      	b.n	8006d18 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	e000      	b.n	8006d18 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8006d16:	2302      	movs	r3, #2
  }
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3730      	adds	r7, #48	; 0x30
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	08007603 	.word	0x08007603
 8006d24:	08007675 	.word	0x08007675
 8006d28:	004005ff 	.word	0x004005ff

08006d2c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b08c      	sub	sp, #48	; 0x30
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	607a      	str	r2, [r7, #4]
 8006d38:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d107      	bne.n	8006d54 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d48:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e0c6      	b.n	8006ee2 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	f040 80bf 	bne.w	8006ee0 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	441a      	add	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d907      	bls.n	8006d86 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e0ad      	b.n	8006ee2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2203      	movs	r2, #3
 8006d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2200      	movs	r2, #0
 8006d94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f042 021a 	orr.w	r2, r2, #26
 8006da4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006daa:	4a50      	ldr	r2, [pc, #320]	; (8006eec <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006dac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db2:	4a4f      	ldr	r2, [pc, #316]	; (8006ef0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006db4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dba:	2200      	movs	r2, #0
 8006dbc:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d002      	beq.n	8006dcc <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8006dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc8:	025b      	lsls	r3, r3, #9
 8006dca:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d90a      	bls.n	8006de8 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	22a0      	movs	r2, #160	; 0xa0
 8006dd6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dde:	4618      	mov	r0, r3
 8006de0:	f001 fd82 	bl	80088e8 <SDMMC_CmdWriteMultiBlock>
 8006de4:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006de6:	e009      	b.n	8006dfc <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2290      	movs	r2, #144	; 0x90
 8006dec:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006df4:	4618      	mov	r0, r3
 8006df6:	f001 fd55 	bl	80088a4 <SDMMC_CmdWriteSingleBlock>
 8006dfa:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d012      	beq.n	8006e28 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a3b      	ldr	r2, [pc, #236]	; (8006ef4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006e08:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e10:	431a      	orrs	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e05c      	b.n	8006ee2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0208 	orr.w	r2, r2, #8
 8006e36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e3c:	2240      	movs	r2, #64	; 0x40
 8006e3e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e50:	689a      	ldr	r2, [r3, #8]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006e60:	68b9      	ldr	r1, [r7, #8]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3380      	adds	r3, #128	; 0x80
 8006e68:	461a      	mov	r2, r3
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	025b      	lsls	r3, r3, #9
 8006e6e:	089b      	lsrs	r3, r3, #2
 8006e70:	f7fb ff96 	bl	8002da0 <HAL_DMA_Start_IT>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d01a      	beq.n	8006eb0 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f022 021a 	bic.w	r2, r2, #26
 8006e88:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a19      	ldr	r2, [pc, #100]	; (8006ef4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006e90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e96:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e018      	b.n	8006ee2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006eb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006eb4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	025b      	lsls	r3, r3, #9
 8006eba:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006ebc:	2390      	movs	r3, #144	; 0x90
 8006ebe:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f107 0210 	add.w	r2, r7, #16
 8006ed4:	4611      	mov	r1, r2
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f001 fc52 	bl	8008780 <SDMMC_ConfigData>

      return HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	e000      	b.n	8006ee2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8006ee0:	2302      	movs	r3, #2
  }
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3730      	adds	r7, #48	; 0x30
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	080075d9 	.word	0x080075d9
 8006ef0:	08007675 	.word	0x08007675
 8006ef4:	004005ff 	.word	0x004005ff

08006ef8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f04:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d008      	beq.n	8006f26 <HAL_SD_IRQHandler+0x2e>
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f003 0308 	and.w	r3, r3, #8
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d003      	beq.n	8006f26 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 fdec 	bl	8007afc <SD_Read_IT>
 8006f24:	e15a      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 808d 	beq.w	8007050 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f3e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	4b9a      	ldr	r3, [pc, #616]	; (80071b4 <HAL_SD_IRQHandler+0x2bc>)
 8006f4c:	400b      	ands	r3, r1
 8006f4e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f022 0201 	bic.w	r2, r2, #1
 8006f5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f003 0308 	and.w	r3, r3, #8
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d039      	beq.n	8006fde <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f003 0302 	and.w	r3, r3, #2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d104      	bne.n	8006f7e <HAL_SD_IRQHandler+0x86>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f003 0320 	and.w	r3, r3, #32
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d011      	beq.n	8006fa2 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f001 fcd2 	bl	800892c <SDMMC_CmdStopTransfer>
 8006f88:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d008      	beq.n	8006fa2 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	431a      	orrs	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 f921 	bl	80071e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f240 523a 	movw	r2, #1338	; 0x53a
 8006faa:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d104      	bne.n	8006fce <HAL_SD_IRQHandler+0xd6>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f003 0302 	and.w	r3, r3, #2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f003 fd3e 	bl	800aa50 <HAL_SD_RxCpltCallback>
 8006fd4:	e102      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f003 fd30 	bl	800aa3c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006fdc:	e0fe      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f000 80f9 	beq.w	80071dc <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0320 	and.w	r3, r3, #32
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d011      	beq.n	8007018 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f001 fc97 	bl	800892c <SDMMC_CmdStopTransfer>
 8006ffe:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d008      	beq.n	8007018 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	431a      	orrs	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f8e6 	bl	80071e4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	2b00      	cmp	r3, #0
 8007020:	f040 80dc 	bne.w	80071dc <HAL_SD_IRQHandler+0x2e4>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	f040 80d6 	bne.w	80071dc <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0208 	bic.w	r2, r2, #8
 800703e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f003 fcf7 	bl	800aa3c <HAL_SD_TxCpltCallback>
}
 800704e:	e0c5      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d008      	beq.n	8007070 <HAL_SD_IRQHandler+0x178>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f003 0308 	and.w	r3, r3, #8
 8007064:	2b00      	cmp	r3, #0
 8007066:	d003      	beq.n	8007070 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fd98 	bl	8007b9e <SD_Write_IT>
 800706e:	e0b5      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007076:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 80ae 	beq.w	80071dc <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d005      	beq.n	800709a <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007092:	f043 0202 	orr.w	r2, r3, #2
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a0:	f003 0308 	and.w	r3, r3, #8
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ac:	f043 0208 	orr.w	r2, r3, #8
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ba:	f003 0320 	and.w	r3, r3, #32
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d005      	beq.n	80070ce <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c6:	f043 0220 	orr.w	r2, r3, #32
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070d4:	f003 0310 	and.w	r3, r3, #16
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d005      	beq.n	80070e8 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e0:	f043 0210 	orr.w	r2, r3, #16
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f240 523a 	movw	r2, #1338	; 0x53a
 80070f0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007100:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4618      	mov	r0, r3
 8007108:	f001 fc10 	bl	800892c <SDMMC_CmdStopTransfer>
 800710c:	4602      	mov	r2, r0
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007112:	431a      	orrs	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f003 0308 	and.w	r3, r3, #8
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00a      	beq.n	8007138 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2201      	movs	r2, #1
 8007126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f857 	bl	80071e4 <HAL_SD_ErrorCallback>
}
 8007136:	e051      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800713e:	2b00      	cmp	r3, #0
 8007140:	d04c      	beq.n	80071dc <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f003 0310 	and.w	r3, r3, #16
 8007148:	2b00      	cmp	r3, #0
 800714a:	d104      	bne.n	8007156 <HAL_SD_IRQHandler+0x25e>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f003 0320 	and.w	r3, r3, #32
 8007152:	2b00      	cmp	r3, #0
 8007154:	d011      	beq.n	800717a <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715a:	4a17      	ldr	r2, [pc, #92]	; (80071b8 <HAL_SD_IRQHandler+0x2c0>)
 800715c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007162:	4618      	mov	r0, r3
 8007164:	f7fb fe7c 	bl	8002e60 <HAL_DMA_Abort_IT>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d036      	beq.n	80071dc <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fad0 	bl	8007718 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007178:	e030      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f003 0301 	and.w	r3, r3, #1
 8007180:	2b00      	cmp	r3, #0
 8007182:	d104      	bne.n	800718e <HAL_SD_IRQHandler+0x296>
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f003 0302 	and.w	r3, r3, #2
 800718a:	2b00      	cmp	r3, #0
 800718c:	d018      	beq.n	80071c0 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007192:	4a0a      	ldr	r2, [pc, #40]	; (80071bc <HAL_SD_IRQHandler+0x2c4>)
 8007194:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719a:	4618      	mov	r0, r3
 800719c:	f7fb fe60 	bl	8002e60 <HAL_DMA_Abort_IT>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d01a      	beq.n	80071dc <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 faeb 	bl	8007786 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80071b0:	e014      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
 80071b2:	bf00      	nop
 80071b4:	ffff3ec5 	.word	0xffff3ec5
 80071b8:	08007719 	.word	0x08007719
 80071bc:	08007787 	.word	0x08007787
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f003 fc27 	bl	800aa28 <HAL_SD_AbortCallback>
}
 80071da:	e7ff      	b.n	80071dc <HAL_SD_IRQHandler+0x2e4>
 80071dc:	bf00      	nop
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007206:	0f9b      	lsrs	r3, r3, #30
 8007208:	b2da      	uxtb	r2, r3
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007212:	0e9b      	lsrs	r3, r3, #26
 8007214:	b2db      	uxtb	r3, r3
 8007216:	f003 030f 	and.w	r3, r3, #15
 800721a:	b2da      	uxtb	r2, r3
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007224:	0e1b      	lsrs	r3, r3, #24
 8007226:	b2db      	uxtb	r3, r3
 8007228:	f003 0303 	and.w	r3, r3, #3
 800722c:	b2da      	uxtb	r2, r3
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007236:	0c1b      	lsrs	r3, r3, #16
 8007238:	b2da      	uxtb	r2, r3
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007242:	0a1b      	lsrs	r3, r3, #8
 8007244:	b2da      	uxtb	r2, r3
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800724e:	b2da      	uxtb	r2, r3
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007258:	0d1b      	lsrs	r3, r3, #20
 800725a:	b29a      	uxth	r2, r3
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007264:	0c1b      	lsrs	r3, r3, #16
 8007266:	b2db      	uxtb	r3, r3
 8007268:	f003 030f 	and.w	r3, r3, #15
 800726c:	b2da      	uxtb	r2, r3
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007276:	0bdb      	lsrs	r3, r3, #15
 8007278:	b2db      	uxtb	r3, r3
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	b2da      	uxtb	r2, r3
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007288:	0b9b      	lsrs	r3, r3, #14
 800728a:	b2db      	uxtb	r3, r3
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	b2da      	uxtb	r2, r3
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800729a:	0b5b      	lsrs	r3, r3, #13
 800729c:	b2db      	uxtb	r3, r3
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072ac:	0b1b      	lsrs	r3, r3, #12
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	f003 0301 	and.w	r3, r3, #1
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	2200      	movs	r2, #0
 80072be:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d163      	bne.n	8007390 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072cc:	009a      	lsls	r2, r3, #2
 80072ce:	f640 73fc 	movw	r3, #4092	; 0xffc
 80072d2:	4013      	ands	r3, r2
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80072d8:	0f92      	lsrs	r2, r2, #30
 80072da:	431a      	orrs	r2, r3
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072e4:	0edb      	lsrs	r3, r3, #27
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	b2da      	uxtb	r2, r3
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072f6:	0e1b      	lsrs	r3, r3, #24
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	f003 0307 	and.w	r3, r3, #7
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007308:	0d5b      	lsrs	r3, r3, #21
 800730a:	b2db      	uxtb	r3, r3
 800730c:	f003 0307 	and.w	r3, r3, #7
 8007310:	b2da      	uxtb	r2, r3
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800731a:	0c9b      	lsrs	r3, r3, #18
 800731c:	b2db      	uxtb	r3, r3
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	b2da      	uxtb	r2, r3
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800732c:	0bdb      	lsrs	r3, r3, #15
 800732e:	b2db      	uxtb	r3, r3
 8007330:	f003 0307 	and.w	r3, r3, #7
 8007334:	b2da      	uxtb	r2, r3
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	1c5a      	adds	r2, r3, #1
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	7e1b      	ldrb	r3, [r3, #24]
 8007348:	b2db      	uxtb	r3, r3
 800734a:	f003 0307 	and.w	r3, r3, #7
 800734e:	3302      	adds	r3, #2
 8007350:	2201      	movs	r2, #1
 8007352:	fa02 f303 	lsl.w	r3, r2, r3
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800735a:	fb03 f202 	mul.w	r2, r3, r2
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	7a1b      	ldrb	r3, [r3, #8]
 8007366:	b2db      	uxtb	r3, r3
 8007368:	f003 030f 	and.w	r3, r3, #15
 800736c:	2201      	movs	r2, #1
 800736e:	409a      	lsls	r2, r3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800737c:	0a52      	lsrs	r2, r2, #9
 800737e:	fb03 f202 	mul.w	r2, r3, r2
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f44f 7200 	mov.w	r2, #512	; 0x200
 800738c:	661a      	str	r2, [r3, #96]	; 0x60
 800738e:	e031      	b.n	80073f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007394:	2b01      	cmp	r3, #1
 8007396:	d11d      	bne.n	80073d4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800739c:	041b      	lsls	r3, r3, #16
 800739e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073a6:	0c1b      	lsrs	r3, r3, #16
 80073a8:	431a      	orrs	r2, r3
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	3301      	adds	r3, #1
 80073b4:	029a      	lsls	r2, r3, #10
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073c8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	661a      	str	r2, [r3, #96]	; 0x60
 80073d2:	e00f      	b.n	80073f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a58      	ldr	r2, [pc, #352]	; (800753c <HAL_SD_GetCardCSD+0x344>)
 80073da:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e09d      	b.n	8007530 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073f8:	0b9b      	lsrs	r3, r3, #14
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	b2da      	uxtb	r2, r3
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800740a:	09db      	lsrs	r3, r3, #7
 800740c:	b2db      	uxtb	r3, r3
 800740e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007412:	b2da      	uxtb	r2, r3
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800741c:	b2db      	uxtb	r3, r3
 800741e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007422:	b2da      	uxtb	r2, r3
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800742c:	0fdb      	lsrs	r3, r3, #31
 800742e:	b2da      	uxtb	r2, r3
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007438:	0f5b      	lsrs	r3, r3, #29
 800743a:	b2db      	uxtb	r3, r3
 800743c:	f003 0303 	and.w	r3, r3, #3
 8007440:	b2da      	uxtb	r2, r3
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800744a:	0e9b      	lsrs	r3, r3, #26
 800744c:	b2db      	uxtb	r3, r3
 800744e:	f003 0307 	and.w	r3, r3, #7
 8007452:	b2da      	uxtb	r2, r3
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745c:	0d9b      	lsrs	r3, r3, #22
 800745e:	b2db      	uxtb	r3, r3
 8007460:	f003 030f 	and.w	r3, r3, #15
 8007464:	b2da      	uxtb	r2, r3
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800746e:	0d5b      	lsrs	r3, r3, #21
 8007470:	b2db      	uxtb	r3, r3
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	b2da      	uxtb	r2, r3
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800748a:	0c1b      	lsrs	r3, r3, #16
 800748c:	b2db      	uxtb	r3, r3
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	b2da      	uxtb	r2, r3
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749e:	0bdb      	lsrs	r3, r3, #15
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	b2da      	uxtb	r2, r3
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074b2:	0b9b      	lsrs	r3, r3, #14
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	b2da      	uxtb	r2, r3
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c6:	0b5b      	lsrs	r3, r3, #13
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	b2da      	uxtb	r2, r3
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074da:	0b1b      	lsrs	r3, r3, #12
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	f003 0301 	and.w	r3, r3, #1
 80074e2:	b2da      	uxtb	r2, r3
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074ee:	0a9b      	lsrs	r3, r3, #10
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	f003 0303 	and.w	r3, r3, #3
 80074f6:	b2da      	uxtb	r2, r3
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007502:	0a1b      	lsrs	r3, r3, #8
 8007504:	b2db      	uxtb	r3, r3
 8007506:	f003 0303 	and.w	r3, r3, #3
 800750a:	b2da      	uxtb	r2, r3
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007516:	085b      	lsrs	r3, r3, #1
 8007518:	b2db      	uxtb	r3, r3
 800751a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800751e:	b2da      	uxtb	r2, r3
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr
 800753c:	004005ff 	.word	0x004005ff

08007540 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800758a:	2300      	movs	r3, #0
}
 800758c:	4618      	mov	r0, r3
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b086      	sub	sp, #24
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80075a0:	2300      	movs	r3, #0
 80075a2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80075a4:	f107 030c 	add.w	r3, r7, #12
 80075a8:	4619      	mov	r1, r3
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fa7e 	bl	8007aac <SD_SendStatus>
 80075b0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d005      	beq.n	80075c4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	431a      	orrs	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	0a5b      	lsrs	r3, r3, #9
 80075c8:	f003 030f 	and.w	r3, r3, #15
 80075cc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80075ce:	693b      	ldr	r3, [r7, #16]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075f4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80075f6:	bf00      	nop
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b084      	sub	sp, #16
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800760e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007614:	2b82      	cmp	r3, #130	; 0x82
 8007616:	d111      	bne.n	800763c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4618      	mov	r0, r3
 800761e:	f001 f985 	bl	800892c <SDMMC_CmdStopTransfer>
 8007622:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d008      	beq.n	800763c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	431a      	orrs	r2, r3
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f7ff fdd4 	bl	80071e4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 0208 	bic.w	r2, r2, #8
 800764a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f240 523a 	movw	r2, #1338	; 0x53a
 8007654:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f003 f9f3 	bl	800aa50 <HAL_SD_RxCpltCallback>
#endif
}
 800766a:	bf00      	nop
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
	...

08007674 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007680:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f7fb fd98 	bl	80031b8 <HAL_DMA_GetError>
 8007688:	4603      	mov	r3, r0
 800768a:	2b02      	cmp	r3, #2
 800768c:	d03e      	beq.n	800770c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007694:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800769a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800769c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d002      	beq.n	80076aa <SD_DMAError+0x36>
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d12d      	bne.n	8007706 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a19      	ldr	r2, [pc, #100]	; (8007714 <SD_DMAError+0xa0>)
 80076b0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80076c0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80076ce:	6978      	ldr	r0, [r7, #20]
 80076d0:	f7ff ff62 	bl	8007598 <HAL_SD_GetCardState>
 80076d4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	2b06      	cmp	r3, #6
 80076da:	d002      	beq.n	80076e2 <SD_DMAError+0x6e>
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	2b05      	cmp	r3, #5
 80076e0:	d10a      	bne.n	80076f8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f001 f920 	bl	800892c <SDMMC_CmdStopTransfer>
 80076ec:	4602      	mov	r2, r0
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f2:	431a      	orrs	r2, r3
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	2200      	movs	r2, #0
 8007704:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007706:	6978      	ldr	r0, [r7, #20]
 8007708:	f7ff fd6c 	bl	80071e4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800770c:	bf00      	nop
 800770e:	3718      	adds	r7, #24
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	004005ff 	.word	0x004005ff

08007718 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007724:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f240 523a 	movw	r2, #1338	; 0x53a
 800772e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f7ff ff31 	bl	8007598 <HAL_SD_GetCardState>
 8007736:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	2b06      	cmp	r3, #6
 800774a:	d002      	beq.n	8007752 <SD_DMATxAbort+0x3a>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	2b05      	cmp	r3, #5
 8007750:	d10a      	bne.n	8007768 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4618      	mov	r0, r3
 8007758:	f001 f8e8 	bl	800892c <SDMMC_CmdStopTransfer>
 800775c:	4602      	mov	r2, r0
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007762:	431a      	orrs	r2, r3
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776c:	2b00      	cmp	r3, #0
 800776e:	d103      	bne.n	8007778 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f003 f959 	bl	800aa28 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007776:	e002      	b.n	800777e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f7ff fd33 	bl	80071e4 <HAL_SD_ErrorCallback>
}
 800777e:	bf00      	nop
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b084      	sub	sp, #16
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007792:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f240 523a 	movw	r2, #1338	; 0x53a
 800779c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f7ff fefa 	bl	8007598 <HAL_SD_GetCardState>
 80077a4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	2b06      	cmp	r3, #6
 80077b8:	d002      	beq.n	80077c0 <SD_DMARxAbort+0x3a>
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	2b05      	cmp	r3, #5
 80077be:	d10a      	bne.n	80077d6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f001 f8b1 	bl	800892c <SDMMC_CmdStopTransfer>
 80077ca:	4602      	mov	r2, r0
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d0:	431a      	orrs	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d103      	bne.n	80077e6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f003 f922 	bl	800aa28 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80077e4:	e002      	b.n	80077ec <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7ff fcfc 	bl	80071e4 <HAL_SD_ErrorCallback>
}
 80077ec:	bf00      	nop
 80077ee:	3710      	adds	r7, #16
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80077f4:	b5b0      	push	{r4, r5, r7, lr}
 80077f6:	b094      	sub	sp, #80	; 0x50
 80077f8:	af04      	add	r7, sp, #16
 80077fa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80077fc:	2301      	movs	r3, #1
 80077fe:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4618      	mov	r0, r3
 8007806:	f000 ff63 	bl	80086d0 <SDMMC_GetPowerState>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007810:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007814:	e0b8      	b.n	8007988 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800781a:	2b03      	cmp	r3, #3
 800781c:	d02f      	beq.n	800787e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4618      	mov	r0, r3
 8007824:	f001 f94a 	bl	8008abc <SDMMC_CmdSendCID>
 8007828:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800782a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800782c:	2b00      	cmp	r3, #0
 800782e:	d001      	beq.n	8007834 <SD_InitCard+0x40>
    {
      return errorstate;
 8007830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007832:	e0a9      	b.n	8007988 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2100      	movs	r1, #0
 800783a:	4618      	mov	r0, r3
 800783c:	f000 ff8d 	bl	800875a <SDMMC_GetResponse>
 8007840:	4602      	mov	r2, r0
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2104      	movs	r1, #4
 800784c:	4618      	mov	r0, r3
 800784e:	f000 ff84 	bl	800875a <SDMMC_GetResponse>
 8007852:	4602      	mov	r2, r0
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2108      	movs	r1, #8
 800785e:	4618      	mov	r0, r3
 8007860:	f000 ff7b 	bl	800875a <SDMMC_GetResponse>
 8007864:	4602      	mov	r2, r0
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	210c      	movs	r1, #12
 8007870:	4618      	mov	r0, r3
 8007872:	f000 ff72 	bl	800875a <SDMMC_GetResponse>
 8007876:	4602      	mov	r2, r0
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007882:	2b03      	cmp	r3, #3
 8007884:	d00d      	beq.n	80078a2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f107 020e 	add.w	r2, r7, #14
 800788e:	4611      	mov	r1, r2
 8007890:	4618      	mov	r0, r3
 8007892:	f001 f950 	bl	8008b36 <SDMMC_CmdSetRelAdd>
 8007896:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800789a:	2b00      	cmp	r3, #0
 800789c:	d001      	beq.n	80078a2 <SD_InitCard+0xae>
    {
      return errorstate;
 800789e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078a0:	e072      	b.n	8007988 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a6:	2b03      	cmp	r3, #3
 80078a8:	d036      	beq.n	8007918 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80078aa:	89fb      	ldrh	r3, [r7, #14]
 80078ac:	461a      	mov	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ba:	041b      	lsls	r3, r3, #16
 80078bc:	4619      	mov	r1, r3
 80078be:	4610      	mov	r0, r2
 80078c0:	f001 f91a 	bl	8008af8 <SDMMC_CmdSendCSD>
 80078c4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80078c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d001      	beq.n	80078d0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80078cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078ce:	e05b      	b.n	8007988 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2100      	movs	r1, #0
 80078d6:	4618      	mov	r0, r3
 80078d8:	f000 ff3f 	bl	800875a <SDMMC_GetResponse>
 80078dc:	4602      	mov	r2, r0
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	2104      	movs	r1, #4
 80078e8:	4618      	mov	r0, r3
 80078ea:	f000 ff36 	bl	800875a <SDMMC_GetResponse>
 80078ee:	4602      	mov	r2, r0
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2108      	movs	r1, #8
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 ff2d 	bl	800875a <SDMMC_GetResponse>
 8007900:	4602      	mov	r2, r0
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	210c      	movs	r1, #12
 800790c:	4618      	mov	r0, r3
 800790e:	f000 ff24 	bl	800875a <SDMMC_GetResponse>
 8007912:	4602      	mov	r2, r0
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2104      	movs	r1, #4
 800791e:	4618      	mov	r0, r3
 8007920:	f000 ff1b 	bl	800875a <SDMMC_GetResponse>
 8007924:	4603      	mov	r3, r0
 8007926:	0d1a      	lsrs	r2, r3, #20
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800792c:	f107 0310 	add.w	r3, r7, #16
 8007930:	4619      	mov	r1, r3
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f7ff fc60 	bl	80071f8 <HAL_SD_GetCardCSD>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d002      	beq.n	8007944 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800793e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007942:	e021      	b.n	8007988 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6819      	ldr	r1, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800794c:	041b      	lsls	r3, r3, #16
 800794e:	2200      	movs	r2, #0
 8007950:	461c      	mov	r4, r3
 8007952:	4615      	mov	r5, r2
 8007954:	4622      	mov	r2, r4
 8007956:	462b      	mov	r3, r5
 8007958:	4608      	mov	r0, r1
 800795a:	f001 f809 	bl	8008970 <SDMMC_CmdSelDesel>
 800795e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007960:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <SD_InitCard+0x176>
  {
    return errorstate;
 8007966:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007968:	e00e      	b.n	8007988 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681d      	ldr	r5, [r3, #0]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	466c      	mov	r4, sp
 8007972:	f103 0210 	add.w	r2, r3, #16
 8007976:	ca07      	ldmia	r2, {r0, r1, r2}
 8007978:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800797c:	3304      	adds	r3, #4
 800797e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007980:	4628      	mov	r0, r5
 8007982:	f000 fe4d 	bl	8008620 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3740      	adds	r7, #64	; 0x40
 800798c:	46bd      	mov	sp, r7
 800798e:	bdb0      	pop	{r4, r5, r7, pc}

08007990 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b086      	sub	sp, #24
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800799c:	2300      	movs	r3, #0
 800799e:	617b      	str	r3, [r7, #20]
 80079a0:	2300      	movs	r3, #0
 80079a2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4618      	mov	r0, r3
 80079aa:	f001 f804 	bl	80089b6 <SDMMC_CmdGoIdleState>
 80079ae:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d001      	beq.n	80079ba <SD_PowerON+0x2a>
  {
    return errorstate;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	e072      	b.n	8007aa0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4618      	mov	r0, r3
 80079c0:	f001 f817 	bl	80089f2 <SDMMC_CmdOperCond>
 80079c4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d00d      	beq.n	80079e8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 ffed 	bl	80089b6 <SDMMC_CmdGoIdleState>
 80079dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d004      	beq.n	80079ee <SD_PowerON+0x5e>
    {
      return errorstate;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	e05b      	b.n	8007aa0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d137      	bne.n	8007a66 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2100      	movs	r1, #0
 80079fc:	4618      	mov	r0, r3
 80079fe:	f001 f817 	bl	8008a30 <SDMMC_CmdAppCommand>
 8007a02:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d02d      	beq.n	8007a66 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a0a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007a0e:	e047      	b.n	8007aa0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2100      	movs	r1, #0
 8007a16:	4618      	mov	r0, r3
 8007a18:	f001 f80a 	bl	8008a30 <SDMMC_CmdAppCommand>
 8007a1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <SD_PowerON+0x98>
    {
      return errorstate;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	e03b      	b.n	8007aa0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	491e      	ldr	r1, [pc, #120]	; (8007aa8 <SD_PowerON+0x118>)
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f001 f820 	bl	8008a74 <SDMMC_CmdAppOperCommand>
 8007a34:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d002      	beq.n	8007a42 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a3c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007a40:	e02e      	b.n	8007aa0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2100      	movs	r1, #0
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f000 fe86 	bl	800875a <SDMMC_GetResponse>
 8007a4e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	0fdb      	lsrs	r3, r3, #31
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d101      	bne.n	8007a5c <SD_PowerON+0xcc>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e000      	b.n	8007a5e <SD_PowerON+0xce>
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	613b      	str	r3, [r7, #16]

    count++;
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	3301      	adds	r3, #1
 8007a64:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d802      	bhi.n	8007a76 <SD_PowerON+0xe6>
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d0cc      	beq.n	8007a10 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d902      	bls.n	8007a86 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007a80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007a84:	e00c      	b.n	8007aa0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d003      	beq.n	8007a98 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	645a      	str	r2, [r3, #68]	; 0x44
 8007a96:	e002      	b.n	8007a9e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3718      	adds	r7, #24
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	c1100000 	.word	0xc1100000

08007aac <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d102      	bne.n	8007ac2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007abc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ac0:	e018      	b.n	8007af4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aca:	041b      	lsls	r3, r3, #16
 8007acc:	4619      	mov	r1, r3
 8007ace:	4610      	mov	r0, r2
 8007ad0:	f001 f852 	bl	8008b78 <SDMMC_CmdSendStatus>
 8007ad4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d001      	beq.n	8007ae0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	e009      	b.n	8007af4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2100      	movs	r1, #0
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 fe37 	bl	800875a <SDMMC_GetResponse>
 8007aec:	4602      	mov	r2, r0
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3710      	adds	r7, #16
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b086      	sub	sp, #24
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b08:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b0e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d03f      	beq.n	8007b96 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007b16:	2300      	movs	r3, #0
 8007b18:	617b      	str	r3, [r7, #20]
 8007b1a:	e033      	b.n	8007b84 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f000 fda9 	bl	8008678 <SDMMC_ReadFIFO>
 8007b26:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	3301      	adds	r3, #1
 8007b34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	0a1b      	lsrs	r3, r3, #8
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	3b01      	subs	r3, #1
 8007b50:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	0c1b      	lsrs	r3, r3, #16
 8007b56:	b2da      	uxtb	r2, r3
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	3b01      	subs	r3, #1
 8007b66:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	0e1b      	lsrs	r3, r3, #24
 8007b6c:	b2da      	uxtb	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	3301      	adds	r3, #1
 8007b76:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	3301      	adds	r3, #1
 8007b82:	617b      	str	r3, [r7, #20]
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	2b07      	cmp	r3, #7
 8007b88:	d9c8      	bls.n	8007b1c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007b96:	bf00      	nop
 8007b98:	3718      	adds	r7, #24
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b086      	sub	sp, #24
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d043      	beq.n	8007c40 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007bb8:	2300      	movs	r3, #0
 8007bba:	617b      	str	r3, [r7, #20]
 8007bbc:	e037      	b.n	8007c2e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	021a      	lsls	r2, r3, #8
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	3301      	adds	r3, #1
 8007be0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	041a      	lsls	r2, r3, #16
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	061a      	lsls	r2, r3, #24
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	3b01      	subs	r3, #1
 8007c16:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f107 0208 	add.w	r2, r7, #8
 8007c20:	4611      	mov	r1, r2
 8007c22:	4618      	mov	r0, r3
 8007c24:	f000 fd35 	bl	8008692 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	617b      	str	r3, [r7, #20]
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	2b07      	cmp	r3, #7
 8007c32:	d9c4      	bls.n	8007bbe <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8007c40:	bf00      	nop
 8007c42:	3718      	adds	r7, #24
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e040      	b.n	8007cdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d106      	bne.n	8007c70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f7f9 fd5a 	bl	8001724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2224      	movs	r2, #36	; 0x24
 8007c74:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f022 0201 	bic.w	r2, r2, #1
 8007c84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f8b0 	bl	8007dec <UART_SetConfig>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d101      	bne.n	8007c96 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e022      	b.n	8007cdc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d002      	beq.n	8007ca4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fb08 	bl	80082b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	685a      	ldr	r2, [r3, #4]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	689a      	ldr	r2, [r3, #8]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007cc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0201 	orr.w	r2, r2, #1
 8007cd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 fb8f 	bl	80083f8 <UART_CheckIdleState>
 8007cda:	4603      	mov	r3, r0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3708      	adds	r7, #8
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b08a      	sub	sp, #40	; 0x28
 8007ce8:	af02      	add	r7, sp, #8
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	603b      	str	r3, [r7, #0]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cf8:	2b20      	cmp	r3, #32
 8007cfa:	d171      	bne.n	8007de0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d002      	beq.n	8007d08 <HAL_UART_Transmit+0x24>
 8007d02:	88fb      	ldrh	r3, [r7, #6]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e06a      	b.n	8007de2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2221      	movs	r2, #33	; 0x21
 8007d18:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d1a:	f7fa f825 	bl	8001d68 <HAL_GetTick>
 8007d1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	88fa      	ldrh	r2, [r7, #6]
 8007d24:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	88fa      	ldrh	r2, [r7, #6]
 8007d2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d38:	d108      	bne.n	8007d4c <HAL_UART_Transmit+0x68>
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d104      	bne.n	8007d4c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007d42:	2300      	movs	r3, #0
 8007d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	61bb      	str	r3, [r7, #24]
 8007d4a:	e003      	b.n	8007d54 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d50:	2300      	movs	r3, #0
 8007d52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d54:	e02c      	b.n	8007db0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	9300      	str	r3, [sp, #0]
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	2180      	movs	r1, #128	; 0x80
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f000 fb96 	bl	8008492 <UART_WaitOnFlagUntilTimeout>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d001      	beq.n	8007d70 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e038      	b.n	8007de2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10b      	bne.n	8007d8e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d84:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	3302      	adds	r3, #2
 8007d8a:	61bb      	str	r3, [r7, #24]
 8007d8c:	e007      	b.n	8007d9e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	781a      	ldrb	r2, [r3, #0]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	3b01      	subs	r3, #1
 8007da8:	b29a      	uxth	r2, r3
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1cc      	bne.n	8007d56 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	2140      	movs	r1, #64	; 0x40
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 fb63 	bl	8008492 <UART_WaitOnFlagUntilTimeout>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	e005      	b.n	8007de2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2220      	movs	r2, #32
 8007dda:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	e000      	b.n	8007de2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007de0:	2302      	movs	r3, #2
  }
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3720      	adds	r7, #32
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
	...

08007dec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b088      	sub	sp, #32
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007df4:	2300      	movs	r3, #0
 8007df6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	689a      	ldr	r2, [r3, #8]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	691b      	ldr	r3, [r3, #16]
 8007e00:	431a      	orrs	r2, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	431a      	orrs	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	69db      	ldr	r3, [r3, #28]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	4ba6      	ldr	r3, [pc, #664]	; (80080b0 <UART_SetConfig+0x2c4>)
 8007e18:	4013      	ands	r3, r2
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	6812      	ldr	r2, [r2, #0]
 8007e1e:	6979      	ldr	r1, [r7, #20]
 8007e20:	430b      	orrs	r3, r1
 8007e22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68da      	ldr	r2, [r3, #12]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	430a      	orrs	r2, r1
 8007e38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6a1b      	ldr	r3, [r3, #32]
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	430a      	orrs	r2, r1
 8007e5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a94      	ldr	r2, [pc, #592]	; (80080b4 <UART_SetConfig+0x2c8>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d120      	bne.n	8007eaa <UART_SetConfig+0xbe>
 8007e68:	4b93      	ldr	r3, [pc, #588]	; (80080b8 <UART_SetConfig+0x2cc>)
 8007e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e6e:	f003 0303 	and.w	r3, r3, #3
 8007e72:	2b03      	cmp	r3, #3
 8007e74:	d816      	bhi.n	8007ea4 <UART_SetConfig+0xb8>
 8007e76:	a201      	add	r2, pc, #4	; (adr r2, 8007e7c <UART_SetConfig+0x90>)
 8007e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e7c:	08007e8d 	.word	0x08007e8d
 8007e80:	08007e99 	.word	0x08007e99
 8007e84:	08007e93 	.word	0x08007e93
 8007e88:	08007e9f 	.word	0x08007e9f
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	77fb      	strb	r3, [r7, #31]
 8007e90:	e150      	b.n	8008134 <UART_SetConfig+0x348>
 8007e92:	2302      	movs	r3, #2
 8007e94:	77fb      	strb	r3, [r7, #31]
 8007e96:	e14d      	b.n	8008134 <UART_SetConfig+0x348>
 8007e98:	2304      	movs	r3, #4
 8007e9a:	77fb      	strb	r3, [r7, #31]
 8007e9c:	e14a      	b.n	8008134 <UART_SetConfig+0x348>
 8007e9e:	2308      	movs	r3, #8
 8007ea0:	77fb      	strb	r3, [r7, #31]
 8007ea2:	e147      	b.n	8008134 <UART_SetConfig+0x348>
 8007ea4:	2310      	movs	r3, #16
 8007ea6:	77fb      	strb	r3, [r7, #31]
 8007ea8:	e144      	b.n	8008134 <UART_SetConfig+0x348>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a83      	ldr	r2, [pc, #524]	; (80080bc <UART_SetConfig+0x2d0>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d132      	bne.n	8007f1a <UART_SetConfig+0x12e>
 8007eb4:	4b80      	ldr	r3, [pc, #512]	; (80080b8 <UART_SetConfig+0x2cc>)
 8007eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eba:	f003 030c 	and.w	r3, r3, #12
 8007ebe:	2b0c      	cmp	r3, #12
 8007ec0:	d828      	bhi.n	8007f14 <UART_SetConfig+0x128>
 8007ec2:	a201      	add	r2, pc, #4	; (adr r2, 8007ec8 <UART_SetConfig+0xdc>)
 8007ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec8:	08007efd 	.word	0x08007efd
 8007ecc:	08007f15 	.word	0x08007f15
 8007ed0:	08007f15 	.word	0x08007f15
 8007ed4:	08007f15 	.word	0x08007f15
 8007ed8:	08007f09 	.word	0x08007f09
 8007edc:	08007f15 	.word	0x08007f15
 8007ee0:	08007f15 	.word	0x08007f15
 8007ee4:	08007f15 	.word	0x08007f15
 8007ee8:	08007f03 	.word	0x08007f03
 8007eec:	08007f15 	.word	0x08007f15
 8007ef0:	08007f15 	.word	0x08007f15
 8007ef4:	08007f15 	.word	0x08007f15
 8007ef8:	08007f0f 	.word	0x08007f0f
 8007efc:	2300      	movs	r3, #0
 8007efe:	77fb      	strb	r3, [r7, #31]
 8007f00:	e118      	b.n	8008134 <UART_SetConfig+0x348>
 8007f02:	2302      	movs	r3, #2
 8007f04:	77fb      	strb	r3, [r7, #31]
 8007f06:	e115      	b.n	8008134 <UART_SetConfig+0x348>
 8007f08:	2304      	movs	r3, #4
 8007f0a:	77fb      	strb	r3, [r7, #31]
 8007f0c:	e112      	b.n	8008134 <UART_SetConfig+0x348>
 8007f0e:	2308      	movs	r3, #8
 8007f10:	77fb      	strb	r3, [r7, #31]
 8007f12:	e10f      	b.n	8008134 <UART_SetConfig+0x348>
 8007f14:	2310      	movs	r3, #16
 8007f16:	77fb      	strb	r3, [r7, #31]
 8007f18:	e10c      	b.n	8008134 <UART_SetConfig+0x348>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a68      	ldr	r2, [pc, #416]	; (80080c0 <UART_SetConfig+0x2d4>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d120      	bne.n	8007f66 <UART_SetConfig+0x17a>
 8007f24:	4b64      	ldr	r3, [pc, #400]	; (80080b8 <UART_SetConfig+0x2cc>)
 8007f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007f2e:	2b30      	cmp	r3, #48	; 0x30
 8007f30:	d013      	beq.n	8007f5a <UART_SetConfig+0x16e>
 8007f32:	2b30      	cmp	r3, #48	; 0x30
 8007f34:	d814      	bhi.n	8007f60 <UART_SetConfig+0x174>
 8007f36:	2b20      	cmp	r3, #32
 8007f38:	d009      	beq.n	8007f4e <UART_SetConfig+0x162>
 8007f3a:	2b20      	cmp	r3, #32
 8007f3c:	d810      	bhi.n	8007f60 <UART_SetConfig+0x174>
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d002      	beq.n	8007f48 <UART_SetConfig+0x15c>
 8007f42:	2b10      	cmp	r3, #16
 8007f44:	d006      	beq.n	8007f54 <UART_SetConfig+0x168>
 8007f46:	e00b      	b.n	8007f60 <UART_SetConfig+0x174>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	77fb      	strb	r3, [r7, #31]
 8007f4c:	e0f2      	b.n	8008134 <UART_SetConfig+0x348>
 8007f4e:	2302      	movs	r3, #2
 8007f50:	77fb      	strb	r3, [r7, #31]
 8007f52:	e0ef      	b.n	8008134 <UART_SetConfig+0x348>
 8007f54:	2304      	movs	r3, #4
 8007f56:	77fb      	strb	r3, [r7, #31]
 8007f58:	e0ec      	b.n	8008134 <UART_SetConfig+0x348>
 8007f5a:	2308      	movs	r3, #8
 8007f5c:	77fb      	strb	r3, [r7, #31]
 8007f5e:	e0e9      	b.n	8008134 <UART_SetConfig+0x348>
 8007f60:	2310      	movs	r3, #16
 8007f62:	77fb      	strb	r3, [r7, #31]
 8007f64:	e0e6      	b.n	8008134 <UART_SetConfig+0x348>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a56      	ldr	r2, [pc, #344]	; (80080c4 <UART_SetConfig+0x2d8>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d120      	bne.n	8007fb2 <UART_SetConfig+0x1c6>
 8007f70:	4b51      	ldr	r3, [pc, #324]	; (80080b8 <UART_SetConfig+0x2cc>)
 8007f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007f7a:	2bc0      	cmp	r3, #192	; 0xc0
 8007f7c:	d013      	beq.n	8007fa6 <UART_SetConfig+0x1ba>
 8007f7e:	2bc0      	cmp	r3, #192	; 0xc0
 8007f80:	d814      	bhi.n	8007fac <UART_SetConfig+0x1c0>
 8007f82:	2b80      	cmp	r3, #128	; 0x80
 8007f84:	d009      	beq.n	8007f9a <UART_SetConfig+0x1ae>
 8007f86:	2b80      	cmp	r3, #128	; 0x80
 8007f88:	d810      	bhi.n	8007fac <UART_SetConfig+0x1c0>
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d002      	beq.n	8007f94 <UART_SetConfig+0x1a8>
 8007f8e:	2b40      	cmp	r3, #64	; 0x40
 8007f90:	d006      	beq.n	8007fa0 <UART_SetConfig+0x1b4>
 8007f92:	e00b      	b.n	8007fac <UART_SetConfig+0x1c0>
 8007f94:	2300      	movs	r3, #0
 8007f96:	77fb      	strb	r3, [r7, #31]
 8007f98:	e0cc      	b.n	8008134 <UART_SetConfig+0x348>
 8007f9a:	2302      	movs	r3, #2
 8007f9c:	77fb      	strb	r3, [r7, #31]
 8007f9e:	e0c9      	b.n	8008134 <UART_SetConfig+0x348>
 8007fa0:	2304      	movs	r3, #4
 8007fa2:	77fb      	strb	r3, [r7, #31]
 8007fa4:	e0c6      	b.n	8008134 <UART_SetConfig+0x348>
 8007fa6:	2308      	movs	r3, #8
 8007fa8:	77fb      	strb	r3, [r7, #31]
 8007faa:	e0c3      	b.n	8008134 <UART_SetConfig+0x348>
 8007fac:	2310      	movs	r3, #16
 8007fae:	77fb      	strb	r3, [r7, #31]
 8007fb0:	e0c0      	b.n	8008134 <UART_SetConfig+0x348>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a44      	ldr	r2, [pc, #272]	; (80080c8 <UART_SetConfig+0x2dc>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d125      	bne.n	8008008 <UART_SetConfig+0x21c>
 8007fbc:	4b3e      	ldr	r3, [pc, #248]	; (80080b8 <UART_SetConfig+0x2cc>)
 8007fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007fca:	d017      	beq.n	8007ffc <UART_SetConfig+0x210>
 8007fcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007fd0:	d817      	bhi.n	8008002 <UART_SetConfig+0x216>
 8007fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fd6:	d00b      	beq.n	8007ff0 <UART_SetConfig+0x204>
 8007fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fdc:	d811      	bhi.n	8008002 <UART_SetConfig+0x216>
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d003      	beq.n	8007fea <UART_SetConfig+0x1fe>
 8007fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fe6:	d006      	beq.n	8007ff6 <UART_SetConfig+0x20a>
 8007fe8:	e00b      	b.n	8008002 <UART_SetConfig+0x216>
 8007fea:	2300      	movs	r3, #0
 8007fec:	77fb      	strb	r3, [r7, #31]
 8007fee:	e0a1      	b.n	8008134 <UART_SetConfig+0x348>
 8007ff0:	2302      	movs	r3, #2
 8007ff2:	77fb      	strb	r3, [r7, #31]
 8007ff4:	e09e      	b.n	8008134 <UART_SetConfig+0x348>
 8007ff6:	2304      	movs	r3, #4
 8007ff8:	77fb      	strb	r3, [r7, #31]
 8007ffa:	e09b      	b.n	8008134 <UART_SetConfig+0x348>
 8007ffc:	2308      	movs	r3, #8
 8007ffe:	77fb      	strb	r3, [r7, #31]
 8008000:	e098      	b.n	8008134 <UART_SetConfig+0x348>
 8008002:	2310      	movs	r3, #16
 8008004:	77fb      	strb	r3, [r7, #31]
 8008006:	e095      	b.n	8008134 <UART_SetConfig+0x348>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a2f      	ldr	r2, [pc, #188]	; (80080cc <UART_SetConfig+0x2e0>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d125      	bne.n	800805e <UART_SetConfig+0x272>
 8008012:	4b29      	ldr	r3, [pc, #164]	; (80080b8 <UART_SetConfig+0x2cc>)
 8008014:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008018:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800801c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008020:	d017      	beq.n	8008052 <UART_SetConfig+0x266>
 8008022:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008026:	d817      	bhi.n	8008058 <UART_SetConfig+0x26c>
 8008028:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800802c:	d00b      	beq.n	8008046 <UART_SetConfig+0x25a>
 800802e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008032:	d811      	bhi.n	8008058 <UART_SetConfig+0x26c>
 8008034:	2b00      	cmp	r3, #0
 8008036:	d003      	beq.n	8008040 <UART_SetConfig+0x254>
 8008038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800803c:	d006      	beq.n	800804c <UART_SetConfig+0x260>
 800803e:	e00b      	b.n	8008058 <UART_SetConfig+0x26c>
 8008040:	2301      	movs	r3, #1
 8008042:	77fb      	strb	r3, [r7, #31]
 8008044:	e076      	b.n	8008134 <UART_SetConfig+0x348>
 8008046:	2302      	movs	r3, #2
 8008048:	77fb      	strb	r3, [r7, #31]
 800804a:	e073      	b.n	8008134 <UART_SetConfig+0x348>
 800804c:	2304      	movs	r3, #4
 800804e:	77fb      	strb	r3, [r7, #31]
 8008050:	e070      	b.n	8008134 <UART_SetConfig+0x348>
 8008052:	2308      	movs	r3, #8
 8008054:	77fb      	strb	r3, [r7, #31]
 8008056:	e06d      	b.n	8008134 <UART_SetConfig+0x348>
 8008058:	2310      	movs	r3, #16
 800805a:	77fb      	strb	r3, [r7, #31]
 800805c:	e06a      	b.n	8008134 <UART_SetConfig+0x348>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a1b      	ldr	r2, [pc, #108]	; (80080d0 <UART_SetConfig+0x2e4>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d138      	bne.n	80080da <UART_SetConfig+0x2ee>
 8008068:	4b13      	ldr	r3, [pc, #76]	; (80080b8 <UART_SetConfig+0x2cc>)
 800806a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800806e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008072:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008076:	d017      	beq.n	80080a8 <UART_SetConfig+0x2bc>
 8008078:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800807c:	d82a      	bhi.n	80080d4 <UART_SetConfig+0x2e8>
 800807e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008082:	d00b      	beq.n	800809c <UART_SetConfig+0x2b0>
 8008084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008088:	d824      	bhi.n	80080d4 <UART_SetConfig+0x2e8>
 800808a:	2b00      	cmp	r3, #0
 800808c:	d003      	beq.n	8008096 <UART_SetConfig+0x2aa>
 800808e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008092:	d006      	beq.n	80080a2 <UART_SetConfig+0x2b6>
 8008094:	e01e      	b.n	80080d4 <UART_SetConfig+0x2e8>
 8008096:	2300      	movs	r3, #0
 8008098:	77fb      	strb	r3, [r7, #31]
 800809a:	e04b      	b.n	8008134 <UART_SetConfig+0x348>
 800809c:	2302      	movs	r3, #2
 800809e:	77fb      	strb	r3, [r7, #31]
 80080a0:	e048      	b.n	8008134 <UART_SetConfig+0x348>
 80080a2:	2304      	movs	r3, #4
 80080a4:	77fb      	strb	r3, [r7, #31]
 80080a6:	e045      	b.n	8008134 <UART_SetConfig+0x348>
 80080a8:	2308      	movs	r3, #8
 80080aa:	77fb      	strb	r3, [r7, #31]
 80080ac:	e042      	b.n	8008134 <UART_SetConfig+0x348>
 80080ae:	bf00      	nop
 80080b0:	efff69f3 	.word	0xefff69f3
 80080b4:	40011000 	.word	0x40011000
 80080b8:	40023800 	.word	0x40023800
 80080bc:	40004400 	.word	0x40004400
 80080c0:	40004800 	.word	0x40004800
 80080c4:	40004c00 	.word	0x40004c00
 80080c8:	40005000 	.word	0x40005000
 80080cc:	40011400 	.word	0x40011400
 80080d0:	40007800 	.word	0x40007800
 80080d4:	2310      	movs	r3, #16
 80080d6:	77fb      	strb	r3, [r7, #31]
 80080d8:	e02c      	b.n	8008134 <UART_SetConfig+0x348>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a72      	ldr	r2, [pc, #456]	; (80082a8 <UART_SetConfig+0x4bc>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d125      	bne.n	8008130 <UART_SetConfig+0x344>
 80080e4:	4b71      	ldr	r3, [pc, #452]	; (80082ac <UART_SetConfig+0x4c0>)
 80080e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80080ee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80080f2:	d017      	beq.n	8008124 <UART_SetConfig+0x338>
 80080f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80080f8:	d817      	bhi.n	800812a <UART_SetConfig+0x33e>
 80080fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080fe:	d00b      	beq.n	8008118 <UART_SetConfig+0x32c>
 8008100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008104:	d811      	bhi.n	800812a <UART_SetConfig+0x33e>
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <UART_SetConfig+0x326>
 800810a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800810e:	d006      	beq.n	800811e <UART_SetConfig+0x332>
 8008110:	e00b      	b.n	800812a <UART_SetConfig+0x33e>
 8008112:	2300      	movs	r3, #0
 8008114:	77fb      	strb	r3, [r7, #31]
 8008116:	e00d      	b.n	8008134 <UART_SetConfig+0x348>
 8008118:	2302      	movs	r3, #2
 800811a:	77fb      	strb	r3, [r7, #31]
 800811c:	e00a      	b.n	8008134 <UART_SetConfig+0x348>
 800811e:	2304      	movs	r3, #4
 8008120:	77fb      	strb	r3, [r7, #31]
 8008122:	e007      	b.n	8008134 <UART_SetConfig+0x348>
 8008124:	2308      	movs	r3, #8
 8008126:	77fb      	strb	r3, [r7, #31]
 8008128:	e004      	b.n	8008134 <UART_SetConfig+0x348>
 800812a:	2310      	movs	r3, #16
 800812c:	77fb      	strb	r3, [r7, #31]
 800812e:	e001      	b.n	8008134 <UART_SetConfig+0x348>
 8008130:	2310      	movs	r3, #16
 8008132:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	69db      	ldr	r3, [r3, #28]
 8008138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800813c:	d15b      	bne.n	80081f6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800813e:	7ffb      	ldrb	r3, [r7, #31]
 8008140:	2b08      	cmp	r3, #8
 8008142:	d828      	bhi.n	8008196 <UART_SetConfig+0x3aa>
 8008144:	a201      	add	r2, pc, #4	; (adr r2, 800814c <UART_SetConfig+0x360>)
 8008146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800814a:	bf00      	nop
 800814c:	08008171 	.word	0x08008171
 8008150:	08008179 	.word	0x08008179
 8008154:	08008181 	.word	0x08008181
 8008158:	08008197 	.word	0x08008197
 800815c:	08008187 	.word	0x08008187
 8008160:	08008197 	.word	0x08008197
 8008164:	08008197 	.word	0x08008197
 8008168:	08008197 	.word	0x08008197
 800816c:	0800818f 	.word	0x0800818f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008170:	f7fd fff2 	bl	8006158 <HAL_RCC_GetPCLK1Freq>
 8008174:	61b8      	str	r0, [r7, #24]
        break;
 8008176:	e013      	b.n	80081a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008178:	f7fe f802 	bl	8006180 <HAL_RCC_GetPCLK2Freq>
 800817c:	61b8      	str	r0, [r7, #24]
        break;
 800817e:	e00f      	b.n	80081a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008180:	4b4b      	ldr	r3, [pc, #300]	; (80082b0 <UART_SetConfig+0x4c4>)
 8008182:	61bb      	str	r3, [r7, #24]
        break;
 8008184:	e00c      	b.n	80081a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008186:	f7fd fed5 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 800818a:	61b8      	str	r0, [r7, #24]
        break;
 800818c:	e008      	b.n	80081a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800818e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008192:	61bb      	str	r3, [r7, #24]
        break;
 8008194:	e004      	b.n	80081a0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008196:	2300      	movs	r3, #0
 8008198:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	77bb      	strb	r3, [r7, #30]
        break;
 800819e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d074      	beq.n	8008290 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	005a      	lsls	r2, r3, #1
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	085b      	lsrs	r3, r3, #1
 80081b0:	441a      	add	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	2b0f      	cmp	r3, #15
 80081c0:	d916      	bls.n	80081f0 <UART_SetConfig+0x404>
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081c8:	d212      	bcs.n	80081f0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	f023 030f 	bic.w	r3, r3, #15
 80081d2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	085b      	lsrs	r3, r3, #1
 80081d8:	b29b      	uxth	r3, r3
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	b29a      	uxth	r2, r3
 80081e0:	89fb      	ldrh	r3, [r7, #14]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	89fa      	ldrh	r2, [r7, #14]
 80081ec:	60da      	str	r2, [r3, #12]
 80081ee:	e04f      	b.n	8008290 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	77bb      	strb	r3, [r7, #30]
 80081f4:	e04c      	b.n	8008290 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081f6:	7ffb      	ldrb	r3, [r7, #31]
 80081f8:	2b08      	cmp	r3, #8
 80081fa:	d828      	bhi.n	800824e <UART_SetConfig+0x462>
 80081fc:	a201      	add	r2, pc, #4	; (adr r2, 8008204 <UART_SetConfig+0x418>)
 80081fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008202:	bf00      	nop
 8008204:	08008229 	.word	0x08008229
 8008208:	08008231 	.word	0x08008231
 800820c:	08008239 	.word	0x08008239
 8008210:	0800824f 	.word	0x0800824f
 8008214:	0800823f 	.word	0x0800823f
 8008218:	0800824f 	.word	0x0800824f
 800821c:	0800824f 	.word	0x0800824f
 8008220:	0800824f 	.word	0x0800824f
 8008224:	08008247 	.word	0x08008247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008228:	f7fd ff96 	bl	8006158 <HAL_RCC_GetPCLK1Freq>
 800822c:	61b8      	str	r0, [r7, #24]
        break;
 800822e:	e013      	b.n	8008258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008230:	f7fd ffa6 	bl	8006180 <HAL_RCC_GetPCLK2Freq>
 8008234:	61b8      	str	r0, [r7, #24]
        break;
 8008236:	e00f      	b.n	8008258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008238:	4b1d      	ldr	r3, [pc, #116]	; (80082b0 <UART_SetConfig+0x4c4>)
 800823a:	61bb      	str	r3, [r7, #24]
        break;
 800823c:	e00c      	b.n	8008258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800823e:	f7fd fe79 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 8008242:	61b8      	str	r0, [r7, #24]
        break;
 8008244:	e008      	b.n	8008258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800824a:	61bb      	str	r3, [r7, #24]
        break;
 800824c:	e004      	b.n	8008258 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800824e:	2300      	movs	r3, #0
 8008250:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	77bb      	strb	r3, [r7, #30]
        break;
 8008256:	bf00      	nop
    }

    if (pclk != 0U)
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d018      	beq.n	8008290 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	085a      	lsrs	r2, r3, #1
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	441a      	add	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008270:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	2b0f      	cmp	r3, #15
 8008276:	d909      	bls.n	800828c <UART_SetConfig+0x4a0>
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800827e:	d205      	bcs.n	800828c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	b29a      	uxth	r2, r3
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	60da      	str	r2, [r3, #12]
 800828a:	e001      	b.n	8008290 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800829c:	7fbb      	ldrb	r3, [r7, #30]
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3720      	adds	r7, #32
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	40007c00 	.word	0x40007c00
 80082ac:	40023800 	.word	0x40023800
 80082b0:	00f42400 	.word	0x00f42400

080082b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c0:	f003 0301 	and.w	r3, r3, #1
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00a      	beq.n	80082de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	430a      	orrs	r2, r1
 80082dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e2:	f003 0302 	and.w	r3, r3, #2
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d00a      	beq.n	8008300 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	430a      	orrs	r2, r1
 80082fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008304:	f003 0304 	and.w	r3, r3, #4
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00a      	beq.n	8008322 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	430a      	orrs	r2, r1
 8008320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008326:	f003 0308 	and.w	r3, r3, #8
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00a      	beq.n	8008344 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	430a      	orrs	r2, r1
 8008342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008348:	f003 0310 	and.w	r3, r3, #16
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00a      	beq.n	8008366 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	430a      	orrs	r2, r1
 8008364:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800836a:	f003 0320 	and.w	r3, r3, #32
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00a      	beq.n	8008388 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	430a      	orrs	r2, r1
 8008386:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800838c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008390:	2b00      	cmp	r3, #0
 8008392:	d01a      	beq.n	80083ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	430a      	orrs	r2, r1
 80083a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083b2:	d10a      	bne.n	80083ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	430a      	orrs	r2, r1
 80083c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00a      	beq.n	80083ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	430a      	orrs	r2, r1
 80083ea:	605a      	str	r2, [r3, #4]
  }
}
 80083ec:	bf00      	nop
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b086      	sub	sp, #24
 80083fc:	af02      	add	r7, sp, #8
 80083fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008408:	f7f9 fcae 	bl	8001d68 <HAL_GetTick>
 800840c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 0308 	and.w	r3, r3, #8
 8008418:	2b08      	cmp	r3, #8
 800841a:	d10e      	bne.n	800843a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800841c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008420:	9300      	str	r3, [sp, #0]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2200      	movs	r2, #0
 8008426:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 f831 	bl	8008492 <UART_WaitOnFlagUntilTimeout>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d001      	beq.n	800843a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e027      	b.n	800848a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f003 0304 	and.w	r3, r3, #4
 8008444:	2b04      	cmp	r3, #4
 8008446:	d10e      	bne.n	8008466 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008448:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800844c:	9300      	str	r3, [sp, #0]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 f81b 	bl	8008492 <UART_WaitOnFlagUntilTimeout>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d001      	beq.n	8008466 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e011      	b.n	800848a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2220      	movs	r2, #32
 800846a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2220      	movs	r2, #32
 8008470:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3710      	adds	r7, #16
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b09c      	sub	sp, #112	; 0x70
 8008496:	af00      	add	r7, sp, #0
 8008498:	60f8      	str	r0, [r7, #12]
 800849a:	60b9      	str	r1, [r7, #8]
 800849c:	603b      	str	r3, [r7, #0]
 800849e:	4613      	mov	r3, r2
 80084a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084a2:	e0a7      	b.n	80085f4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084aa:	f000 80a3 	beq.w	80085f4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ae:	f7f9 fc5b 	bl	8001d68 <HAL_GetTick>
 80084b2:	4602      	mov	r2, r0
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	1ad3      	subs	r3, r2, r3
 80084b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d302      	bcc.n	80084c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80084be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d13f      	bne.n	8008544 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084cc:	e853 3f00 	ldrex	r3, [r3]
 80084d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80084d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80084d8:	667b      	str	r3, [r7, #100]	; 0x64
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	461a      	mov	r2, r3
 80084e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084e4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80084ea:	e841 2300 	strex	r3, r2, [r1]
 80084ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80084f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1e6      	bne.n	80084c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008500:	e853 3f00 	ldrex	r3, [r3]
 8008504:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008508:	f023 0301 	bic.w	r3, r3, #1
 800850c:	663b      	str	r3, [r7, #96]	; 0x60
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3308      	adds	r3, #8
 8008514:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008516:	64ba      	str	r2, [r7, #72]	; 0x48
 8008518:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800851c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800851e:	e841 2300 	strex	r3, r2, [r1]
 8008522:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008524:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1e5      	bne.n	80084f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2220      	movs	r2, #32
 800852e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2220      	movs	r2, #32
 8008534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	e068      	b.n	8008616 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0304 	and.w	r3, r3, #4
 800854e:	2b00      	cmp	r3, #0
 8008550:	d050      	beq.n	80085f4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	69db      	ldr	r3, [r3, #28]
 8008558:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800855c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008560:	d148      	bne.n	80085f4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800856a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800857a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008580:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	461a      	mov	r2, r3
 8008588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800858a:	637b      	str	r3, [r7, #52]	; 0x34
 800858c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008590:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e6      	bne.n	800856c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	3308      	adds	r3, #8
 80085a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	e853 3f00 	ldrex	r3, [r3]
 80085ac:	613b      	str	r3, [r7, #16]
   return(result);
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	f023 0301 	bic.w	r3, r3, #1
 80085b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	3308      	adds	r3, #8
 80085bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80085be:	623a      	str	r2, [r7, #32]
 80085c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c2:	69f9      	ldr	r1, [r7, #28]
 80085c4:	6a3a      	ldr	r2, [r7, #32]
 80085c6:	e841 2300 	strex	r3, r2, [r1]
 80085ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1e5      	bne.n	800859e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2220      	movs	r2, #32
 80085d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2220      	movs	r2, #32
 80085dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2220      	movs	r2, #32
 80085e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80085f0:	2303      	movs	r3, #3
 80085f2:	e010      	b.n	8008616 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	69da      	ldr	r2, [r3, #28]
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	4013      	ands	r3, r2
 80085fe:	68ba      	ldr	r2, [r7, #8]
 8008600:	429a      	cmp	r2, r3
 8008602:	bf0c      	ite	eq
 8008604:	2301      	moveq	r3, #1
 8008606:	2300      	movne	r3, #0
 8008608:	b2db      	uxtb	r3, r3
 800860a:	461a      	mov	r2, r3
 800860c:	79fb      	ldrb	r3, [r7, #7]
 800860e:	429a      	cmp	r2, r3
 8008610:	f43f af48 	beq.w	80084a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008614:	2300      	movs	r3, #0
}
 8008616:	4618      	mov	r0, r3
 8008618:	3770      	adds	r7, #112	; 0x70
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
	...

08008620 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8008620:	b084      	sub	sp, #16
 8008622:	b480      	push	{r7}
 8008624:	b085      	sub	sp, #20
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
 800862a:	f107 001c 	add.w	r0, r7, #28
 800862e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008632:	2300      	movs	r3, #0
 8008634:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008636:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008638:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800863a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800863c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800863e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008640:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008642:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008646:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800864a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	4313      	orrs	r3, r2
 8008650:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	685a      	ldr	r2, [r3, #4]
 8008656:	4b07      	ldr	r3, [pc, #28]	; (8008674 <SDMMC_Init+0x54>)
 8008658:	4013      	ands	r3, r2
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	431a      	orrs	r2, r3
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008662:	2300      	movs	r3, #0
}
 8008664:	4618      	mov	r0, r3
 8008666:	3714      	adds	r7, #20
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	b004      	add	sp, #16
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	ffff8100 	.word	0xffff8100

08008678 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008686:	4618      	mov	r0, r3
 8008688:	370c      	adds	r7, #12
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr

08008692 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8008692:	b480      	push	{r7}
 8008694:	b083      	sub	sp, #12
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2203      	movs	r2, #3
 80086c0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0303 	and.w	r3, r3, #3
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80086f6:	2300      	movs	r3, #0
 80086f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800870a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008710:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008716:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	4313      	orrs	r3, r2
 800871c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	68da      	ldr	r2, [r3, #12]
 8008722:	4b06      	ldr	r3, [pc, #24]	; (800873c <SDMMC_SendCommand+0x50>)
 8008724:	4013      	ands	r3, r2
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	431a      	orrs	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3714      	adds	r7, #20
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	fffff000 	.word	0xfffff000

08008740 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	691b      	ldr	r3, [r3, #16]
 800874c:	b2db      	uxtb	r3, r3
}
 800874e:	4618      	mov	r0, r3
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr

0800875a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800875a:	b480      	push	{r7}
 800875c:	b085      	sub	sp, #20
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
 8008762:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	3314      	adds	r3, #20
 8008768:	461a      	mov	r2, r3
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	4413      	add	r3, r2
 800876e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
}  
 8008774:	4618      	mov	r0, r3
 8008776:	3714      	adds	r7, #20
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800878a:	2300      	movs	r3, #0
 800878c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	685a      	ldr	r2, [r3, #4]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087a6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80087ac:	431a      	orrs	r2, r3
                       Data->DPSM);
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80087b2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087be:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	431a      	orrs	r2, r3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80087ca:	2300      	movs	r3, #0

}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3714      	adds	r7, #20
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b088      	sub	sp, #32
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80087e6:	2310      	movs	r3, #16
 80087e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80087ea:	2340      	movs	r3, #64	; 0x40
 80087ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80087ee:	2300      	movs	r3, #0
 80087f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80087f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80087f8:	f107 0308 	add.w	r3, r7, #8
 80087fc:	4619      	mov	r1, r3
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f7ff ff74 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8008804:	f241 3288 	movw	r2, #5000	; 0x1388
 8008808:	2110      	movs	r1, #16
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f9d6 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008810:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008812:	69fb      	ldr	r3, [r7, #28]
}
 8008814:	4618      	mov	r0, r3
 8008816:	3720      	adds	r7, #32
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b088      	sub	sp, #32
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800882a:	2311      	movs	r3, #17
 800882c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800882e:	2340      	movs	r3, #64	; 0x40
 8008830:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008832:	2300      	movs	r3, #0
 8008834:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800883a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800883c:	f107 0308 	add.w	r3, r7, #8
 8008840:	4619      	mov	r1, r3
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f7ff ff52 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8008848:	f241 3288 	movw	r2, #5000	; 0x1388
 800884c:	2111      	movs	r1, #17
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 f9b4 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008854:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008856:	69fb      	ldr	r3, [r7, #28]
}
 8008858:	4618      	mov	r0, r3
 800885a:	3720      	adds	r7, #32
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b088      	sub	sp, #32
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800886e:	2312      	movs	r3, #18
 8008870:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008872:	2340      	movs	r3, #64	; 0x40
 8008874:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008876:	2300      	movs	r3, #0
 8008878:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800887a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800887e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008880:	f107 0308 	add.w	r3, r7, #8
 8008884:	4619      	mov	r1, r3
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f7ff ff30 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800888c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008890:	2112      	movs	r1, #18
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f992 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008898:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800889a:	69fb      	ldr	r3, [r7, #28]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3720      	adds	r7, #32
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b088      	sub	sp, #32
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80088b2:	2318      	movs	r3, #24
 80088b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80088b6:	2340      	movs	r3, #64	; 0x40
 80088b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80088ba:	2300      	movs	r3, #0
 80088bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80088be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80088c4:	f107 0308 	add.w	r3, r7, #8
 80088c8:	4619      	mov	r1, r3
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f7ff ff0e 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80088d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d4:	2118      	movs	r1, #24
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f970 	bl	8008bbc <SDMMC_GetCmdResp1>
 80088dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088de:	69fb      	ldr	r3, [r7, #28]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3720      	adds	r7, #32
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b088      	sub	sp, #32
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80088f6:	2319      	movs	r3, #25
 80088f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80088fa:	2340      	movs	r3, #64	; 0x40
 80088fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80088fe:	2300      	movs	r3, #0
 8008900:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008906:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008908:	f107 0308 	add.w	r3, r7, #8
 800890c:	4619      	mov	r1, r3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7ff feec 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8008914:	f241 3288 	movw	r2, #5000	; 0x1388
 8008918:	2119      	movs	r1, #25
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f94e 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008920:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008922:	69fb      	ldr	r3, [r7, #28]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3720      	adds	r7, #32
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b088      	sub	sp, #32
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008934:	2300      	movs	r3, #0
 8008936:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008938:	230c      	movs	r3, #12
 800893a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800893c:	2340      	movs	r3, #64	; 0x40
 800893e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008940:	2300      	movs	r3, #0
 8008942:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008944:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008948:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800894a:	f107 0308 	add.w	r3, r7, #8
 800894e:	4619      	mov	r1, r3
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f7ff fecb 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8008956:	4a05      	ldr	r2, [pc, #20]	; (800896c <SDMMC_CmdStopTransfer+0x40>)
 8008958:	210c      	movs	r1, #12
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 f92e 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008960:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008962:	69fb      	ldr	r3, [r7, #28]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3720      	adds	r7, #32
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	05f5e100 	.word	0x05f5e100

08008970 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b08a      	sub	sp, #40	; 0x28
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008980:	2307      	movs	r3, #7
 8008982:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008984:	2340      	movs	r3, #64	; 0x40
 8008986:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008988:	2300      	movs	r3, #0
 800898a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800898c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008990:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008992:	f107 0310 	add.w	r3, r7, #16
 8008996:	4619      	mov	r1, r3
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f7ff fea7 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800899e:	f241 3288 	movw	r2, #5000	; 0x1388
 80089a2:	2107      	movs	r1, #7
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f000 f909 	bl	8008bbc <SDMMC_GetCmdResp1>
 80089aa:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80089ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3728      	adds	r7, #40	; 0x28
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b088      	sub	sp, #32
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80089be:	2300      	movs	r3, #0
 80089c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80089c2:	2300      	movs	r3, #0
 80089c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80089c6:	2300      	movs	r3, #0
 80089c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80089ca:	2300      	movs	r3, #0
 80089cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80089ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089d2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80089d4:	f107 0308 	add.w	r3, r7, #8
 80089d8:	4619      	mov	r1, r3
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f7ff fe86 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 fb23 	bl	800902c <SDMMC_GetCmdError>
 80089e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089e8:	69fb      	ldr	r3, [r7, #28]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3720      	adds	r7, #32
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b088      	sub	sp, #32
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80089fa:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80089fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008a00:	2308      	movs	r3, #8
 8008a02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a04:	2340      	movs	r3, #64	; 0x40
 8008a06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a12:	f107 0308 	add.w	r3, r7, #8
 8008a16:	4619      	mov	r1, r3
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff fe67 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 fab6 	bl	8008f90 <SDMMC_GetCmdResp7>
 8008a24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a26:	69fb      	ldr	r3, [r7, #28]
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3720      	adds	r7, #32
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b088      	sub	sp, #32
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008a3e:	2337      	movs	r3, #55	; 0x37
 8008a40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a42:	2340      	movs	r3, #64	; 0x40
 8008a44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a46:	2300      	movs	r3, #0
 8008a48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a4e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a50:	f107 0308 	add.w	r3, r7, #8
 8008a54:	4619      	mov	r1, r3
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7ff fe48 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8008a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a60:	2137      	movs	r1, #55	; 0x37
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f8aa 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008a68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a6a:	69fb      	ldr	r3, [r7, #28]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3720      	adds	r7, #32
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b088      	sub	sp, #32
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	4b0d      	ldr	r3, [pc, #52]	; (8008ab8 <SDMMC_CmdAppOperCommand+0x44>)
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008a86:	2329      	movs	r3, #41	; 0x29
 8008a88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a8a:	2340      	movs	r3, #64	; 0x40
 8008a8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a98:	f107 0308 	add.w	r3, r7, #8
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f7ff fe24 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f9bf 	bl	8008e28 <SDMMC_GetCmdResp3>
 8008aaa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008aac:	69fb      	ldr	r3, [r7, #28]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3720      	adds	r7, #32
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	80100000 	.word	0x80100000

08008abc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b088      	sub	sp, #32
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008ac8:	2302      	movs	r3, #2
 8008aca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008acc:	23c0      	movs	r3, #192	; 0xc0
 8008ace:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ad8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ada:	f107 0308 	add.w	r3, r7, #8
 8008ade:	4619      	mov	r1, r3
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f7ff fe03 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f956 	bl	8008d98 <SDMMC_GetCmdResp2>
 8008aec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008aee:	69fb      	ldr	r3, [r7, #28]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3720      	adds	r7, #32
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b088      	sub	sp, #32
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008b06:	2309      	movs	r3, #9
 8008b08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008b0a:	23c0      	movs	r3, #192	; 0xc0
 8008b0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b18:	f107 0308 	add.w	r3, r7, #8
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f7ff fde4 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f937 	bl	8008d98 <SDMMC_GetCmdResp2>
 8008b2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b2c:	69fb      	ldr	r3, [r7, #28]
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3720      	adds	r7, #32
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b088      	sub	sp, #32
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
 8008b3e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008b40:	2300      	movs	r3, #0
 8008b42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008b44:	2303      	movs	r3, #3
 8008b46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b48:	2340      	movs	r3, #64	; 0x40
 8008b4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b54:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b56:	f107 0308 	add.w	r3, r7, #8
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7ff fdc5 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	2103      	movs	r1, #3
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f99c 	bl	8008ea4 <SDMMC_GetCmdResp6>
 8008b6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b6e:	69fb      	ldr	r3, [r7, #28]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3720      	adds	r7, #32
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b088      	sub	sp, #32
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008b86:	230d      	movs	r3, #13
 8008b88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b8a:	2340      	movs	r3, #64	; 0x40
 8008b8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b98:	f107 0308 	add.w	r3, r7, #8
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7ff fda4 	bl	80086ec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8008ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ba8:	210d      	movs	r1, #13
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 f806 	bl	8008bbc <SDMMC_GetCmdResp1>
 8008bb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bb2:	69fb      	ldr	r3, [r7, #28]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3720      	adds	r7, #32
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b088      	sub	sp, #32
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	607a      	str	r2, [r7, #4]
 8008bc8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008bca:	4b70      	ldr	r3, [pc, #448]	; (8008d8c <SDMMC_GetCmdResp1+0x1d0>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a70      	ldr	r2, [pc, #448]	; (8008d90 <SDMMC_GetCmdResp1+0x1d4>)
 8008bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008bd4:	0a5a      	lsrs	r2, r3, #9
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	fb02 f303 	mul.w	r3, r2, r3
 8008bdc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008bde:	69fb      	ldr	r3, [r7, #28]
 8008be0:	1e5a      	subs	r2, r3, #1
 8008be2:	61fa      	str	r2, [r7, #28]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d102      	bne.n	8008bee <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008be8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008bec:	e0c9      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d0ef      	beq.n	8008bde <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d1ea      	bne.n	8008bde <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c0c:	f003 0304 	and.w	r3, r3, #4
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d004      	beq.n	8008c1e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2204      	movs	r2, #4
 8008c18:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008c1a:	2304      	movs	r3, #4
 8008c1c:	e0b1      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c22:	f003 0301 	and.w	r3, r3, #1
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d004      	beq.n	8008c34 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008c30:	2301      	movs	r3, #1
 8008c32:	e0a6      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	22c5      	movs	r2, #197	; 0xc5
 8008c38:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008c3a:	68f8      	ldr	r0, [r7, #12]
 8008c3c:	f7ff fd80 	bl	8008740 <SDMMC_GetCommandResponse>
 8008c40:	4603      	mov	r3, r0
 8008c42:	461a      	mov	r2, r3
 8008c44:	7afb      	ldrb	r3, [r7, #11]
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d001      	beq.n	8008c4e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e099      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008c4e:	2100      	movs	r1, #0
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f7ff fd82 	bl	800875a <SDMMC_GetResponse>
 8008c56:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	4b4e      	ldr	r3, [pc, #312]	; (8008d94 <SDMMC_GetCmdResp1+0x1d8>)
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d101      	bne.n	8008c66 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008c62:	2300      	movs	r3, #0
 8008c64:	e08d      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	da02      	bge.n	8008c72 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008c6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c70:	e087      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008c7c:	2340      	movs	r3, #64	; 0x40
 8008c7e:	e080      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d001      	beq.n	8008c8e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008c8a:	2380      	movs	r3, #128	; 0x80
 8008c8c:	e079      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d002      	beq.n	8008c9e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008c98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c9c:	e071      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cac:	e069      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d002      	beq.n	8008cbe <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008cb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cbc:	e061      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d002      	beq.n	8008cce <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008cc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ccc:	e059      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d002      	beq.n	8008cde <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008cdc:	e051      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d002      	beq.n	8008cee <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008cec:	e049      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d002      	beq.n	8008cfe <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008cf8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008cfc:	e041      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d002      	beq.n	8008d0e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008d08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d0c:	e039      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d002      	beq.n	8008d1e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008d18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d1c:	e031      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d002      	beq.n	8008d2e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008d28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008d2c:	e029      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d002      	beq.n	8008d3e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008d38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d3c:	e021      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d002      	beq.n	8008d4e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008d48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008d4c:	e019      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008d58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d5c:	e011      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d002      	beq.n	8008d6e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008d68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008d6c:	e009      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f003 0308 	and.w	r3, r3, #8
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d002      	beq.n	8008d7e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008d78:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008d7c:	e001      	b.n	8008d82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008d7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3720      	adds	r7, #32
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
 8008d8a:	bf00      	nop
 8008d8c:	20000004 	.word	0x20000004
 8008d90:	10624dd3 	.word	0x10624dd3
 8008d94:	fdffe008 	.word	0xfdffe008

08008d98 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008da0:	4b1f      	ldr	r3, [pc, #124]	; (8008e20 <SDMMC_GetCmdResp2+0x88>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a1f      	ldr	r2, [pc, #124]	; (8008e24 <SDMMC_GetCmdResp2+0x8c>)
 8008da6:	fba2 2303 	umull	r2, r3, r2, r3
 8008daa:	0a5b      	lsrs	r3, r3, #9
 8008dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8008db0:	fb02 f303 	mul.w	r3, r2, r3
 8008db4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	1e5a      	subs	r2, r3, #1
 8008dba:	60fa      	str	r2, [r7, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d102      	bne.n	8008dc6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008dc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008dc4:	e026      	b.n	8008e14 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dca:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d0ef      	beq.n	8008db6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d1ea      	bne.n	8008db6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008de4:	f003 0304 	and.w	r3, r3, #4
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d004      	beq.n	8008df6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2204      	movs	r2, #4
 8008df0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008df2:	2304      	movs	r3, #4
 8008df4:	e00e      	b.n	8008e14 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dfa:	f003 0301 	and.w	r3, r3, #1
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d004      	beq.n	8008e0c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e003      	b.n	8008e14 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	22c5      	movs	r2, #197	; 0xc5
 8008e10:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3714      	adds	r7, #20
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr
 8008e20:	20000004 	.word	0x20000004
 8008e24:	10624dd3 	.word	0x10624dd3

08008e28 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e30:	4b1a      	ldr	r3, [pc, #104]	; (8008e9c <SDMMC_GetCmdResp3+0x74>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a1a      	ldr	r2, [pc, #104]	; (8008ea0 <SDMMC_GetCmdResp3+0x78>)
 8008e36:	fba2 2303 	umull	r2, r3, r2, r3
 8008e3a:	0a5b      	lsrs	r3, r3, #9
 8008e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e40:	fb02 f303 	mul.w	r3, r2, r3
 8008e44:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	1e5a      	subs	r2, r3, #1
 8008e4a:	60fa      	str	r2, [r7, #12]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d102      	bne.n	8008e56 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008e54:	e01b      	b.n	8008e8e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e5a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d0ef      	beq.n	8008e46 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1ea      	bne.n	8008e46 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d004      	beq.n	8008e86 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2204      	movs	r2, #4
 8008e80:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008e82:	2304      	movs	r3, #4
 8008e84:	e003      	b.n	8008e8e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	22c5      	movs	r2, #197	; 0xc5
 8008e8a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008e8c:	2300      	movs	r3, #0
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3714      	adds	r7, #20
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	20000004 	.word	0x20000004
 8008ea0:	10624dd3 	.word	0x10624dd3

08008ea4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b088      	sub	sp, #32
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	460b      	mov	r3, r1
 8008eae:	607a      	str	r2, [r7, #4]
 8008eb0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008eb2:	4b35      	ldr	r3, [pc, #212]	; (8008f88 <SDMMC_GetCmdResp6+0xe4>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a35      	ldr	r2, [pc, #212]	; (8008f8c <SDMMC_GetCmdResp6+0xe8>)
 8008eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ebc:	0a5b      	lsrs	r3, r3, #9
 8008ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ec2:	fb02 f303 	mul.w	r3, r2, r3
 8008ec6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	1e5a      	subs	r2, r3, #1
 8008ecc:	61fa      	str	r2, [r7, #28]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d102      	bne.n	8008ed8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ed2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008ed6:	e052      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008edc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d0ef      	beq.n	8008ec8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008ee8:	69bb      	ldr	r3, [r7, #24]
 8008eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1ea      	bne.n	8008ec8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ef6:	f003 0304 	and.w	r3, r3, #4
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d004      	beq.n	8008f08 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2204      	movs	r2, #4
 8008f02:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008f04:	2304      	movs	r3, #4
 8008f06:	e03a      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f0c:	f003 0301 	and.w	r3, r3, #1
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d004      	beq.n	8008f1e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2201      	movs	r2, #1
 8008f18:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e02f      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7ff fc0e 	bl	8008740 <SDMMC_GetCommandResponse>
 8008f24:	4603      	mov	r3, r0
 8008f26:	461a      	mov	r2, r3
 8008f28:	7afb      	ldrb	r3, [r7, #11]
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d001      	beq.n	8008f32 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e025      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	22c5      	movs	r2, #197	; 0xc5
 8008f36:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008f38:	2100      	movs	r1, #0
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f7ff fc0d 	bl	800875a <SDMMC_GetResponse>
 8008f40:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d106      	bne.n	8008f5a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	0c1b      	lsrs	r3, r3, #16
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008f56:	2300      	movs	r3, #0
 8008f58:	e011      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d002      	beq.n	8008f6a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008f64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008f68:	e009      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d002      	beq.n	8008f7a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f78:	e001      	b.n	8008f7e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008f7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3720      	adds	r7, #32
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	20000004 	.word	0x20000004
 8008f8c:	10624dd3 	.word	0x10624dd3

08008f90 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f98:	4b22      	ldr	r3, [pc, #136]	; (8009024 <SDMMC_GetCmdResp7+0x94>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a22      	ldr	r2, [pc, #136]	; (8009028 <SDMMC_GetCmdResp7+0x98>)
 8008f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8008fa2:	0a5b      	lsrs	r3, r3, #9
 8008fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fa8:	fb02 f303 	mul.w	r3, r2, r3
 8008fac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	1e5a      	subs	r2, r3, #1
 8008fb2:	60fa      	str	r2, [r7, #12]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d102      	bne.n	8008fbe <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008fb8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008fbc:	e02c      	b.n	8009018 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fc2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0ef      	beq.n	8008fae <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d1ea      	bne.n	8008fae <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fdc:	f003 0304 	and.w	r3, r3, #4
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d004      	beq.n	8008fee <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2204      	movs	r2, #4
 8008fe8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008fea:	2304      	movs	r3, #4
 8008fec:	e014      	b.n	8009018 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ff2:	f003 0301 	and.w	r3, r3, #1
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d004      	beq.n	8009004 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009000:	2301      	movs	r3, #1
 8009002:	e009      	b.n	8009018 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800900c:	2b00      	cmp	r3, #0
 800900e:	d002      	beq.n	8009016 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2240      	movs	r2, #64	; 0x40
 8009014:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009016:	2300      	movs	r3, #0
  
}
 8009018:	4618      	mov	r0, r3
 800901a:	3714      	adds	r7, #20
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr
 8009024:	20000004 	.word	0x20000004
 8009028:	10624dd3 	.word	0x10624dd3

0800902c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800902c:	b480      	push	{r7}
 800902e:	b085      	sub	sp, #20
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009034:	4b11      	ldr	r3, [pc, #68]	; (800907c <SDMMC_GetCmdError+0x50>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a11      	ldr	r2, [pc, #68]	; (8009080 <SDMMC_GetCmdError+0x54>)
 800903a:	fba2 2303 	umull	r2, r3, r2, r3
 800903e:	0a5b      	lsrs	r3, r3, #9
 8009040:	f241 3288 	movw	r2, #5000	; 0x1388
 8009044:	fb02 f303 	mul.w	r3, r2, r3
 8009048:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	1e5a      	subs	r2, r3, #1
 800904e:	60fa      	str	r2, [r7, #12]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d102      	bne.n	800905a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009054:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009058:	e009      	b.n	800906e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800905e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009062:	2b00      	cmp	r3, #0
 8009064:	d0f1      	beq.n	800904a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	22c5      	movs	r2, #197	; 0xc5
 800906a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800906c:	2300      	movs	r3, #0
}
 800906e:	4618      	mov	r0, r3
 8009070:	3714      	adds	r7, #20
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop
 800907c:	20000004 	.word	0x20000004
 8009080:	10624dd3 	.word	0x10624dd3

08009084 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009084:	b084      	sub	sp, #16
 8009086:	b580      	push	{r7, lr}
 8009088:	b084      	sub	sp, #16
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	f107 001c 	add.w	r0, r7, #28
 8009092:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009098:	2b01      	cmp	r3, #1
 800909a:	d120      	bne.n	80090de <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	68da      	ldr	r2, [r3, #12]
 80090ac:	4b20      	ldr	r3, [pc, #128]	; (8009130 <USB_CoreInit+0xac>)
 80090ae:	4013      	ands	r3, r2
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80090c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d105      	bne.n	80090d2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	68db      	ldr	r3, [r3, #12]
 80090ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f001 fbee 	bl	800a8b4 <USB_CoreReset>
 80090d8:	4603      	mov	r3, r0
 80090da:	73fb      	strb	r3, [r7, #15]
 80090dc:	e010      	b.n	8009100 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f001 fbe2 	bl	800a8b4 <USB_CoreReset>
 80090f0:	4603      	mov	r3, r0
 80090f2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8009100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009102:	2b01      	cmp	r3, #1
 8009104:	d10b      	bne.n	800911e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	f043 0206 	orr.w	r2, r3, #6
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	f043 0220 	orr.w	r2, r3, #32
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800911e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009120:	4618      	mov	r0, r3
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800912a:	b004      	add	sp, #16
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	ffbdffbf 	.word	0xffbdffbf

08009134 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009134:	b480      	push	{r7}
 8009136:	b087      	sub	sp, #28
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	4613      	mov	r3, r2
 8009140:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009142:	79fb      	ldrb	r3, [r7, #7]
 8009144:	2b02      	cmp	r3, #2
 8009146:	d165      	bne.n	8009214 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	4a41      	ldr	r2, [pc, #260]	; (8009250 <USB_SetTurnaroundTime+0x11c>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d906      	bls.n	800915e <USB_SetTurnaroundTime+0x2a>
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	4a40      	ldr	r2, [pc, #256]	; (8009254 <USB_SetTurnaroundTime+0x120>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d202      	bcs.n	800915e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009158:	230f      	movs	r3, #15
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	e062      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	4a3c      	ldr	r2, [pc, #240]	; (8009254 <USB_SetTurnaroundTime+0x120>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d306      	bcc.n	8009174 <USB_SetTurnaroundTime+0x40>
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	4a3b      	ldr	r2, [pc, #236]	; (8009258 <USB_SetTurnaroundTime+0x124>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d202      	bcs.n	8009174 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800916e:	230e      	movs	r3, #14
 8009170:	617b      	str	r3, [r7, #20]
 8009172:	e057      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	4a38      	ldr	r2, [pc, #224]	; (8009258 <USB_SetTurnaroundTime+0x124>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d306      	bcc.n	800918a <USB_SetTurnaroundTime+0x56>
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	4a37      	ldr	r2, [pc, #220]	; (800925c <USB_SetTurnaroundTime+0x128>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d202      	bcs.n	800918a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009184:	230d      	movs	r3, #13
 8009186:	617b      	str	r3, [r7, #20]
 8009188:	e04c      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	4a33      	ldr	r2, [pc, #204]	; (800925c <USB_SetTurnaroundTime+0x128>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d306      	bcc.n	80091a0 <USB_SetTurnaroundTime+0x6c>
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	4a32      	ldr	r2, [pc, #200]	; (8009260 <USB_SetTurnaroundTime+0x12c>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d802      	bhi.n	80091a0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800919a:	230c      	movs	r3, #12
 800919c:	617b      	str	r3, [r7, #20]
 800919e:	e041      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	4a2f      	ldr	r2, [pc, #188]	; (8009260 <USB_SetTurnaroundTime+0x12c>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d906      	bls.n	80091b6 <USB_SetTurnaroundTime+0x82>
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	4a2e      	ldr	r2, [pc, #184]	; (8009264 <USB_SetTurnaroundTime+0x130>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d802      	bhi.n	80091b6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80091b0:	230b      	movs	r3, #11
 80091b2:	617b      	str	r3, [r7, #20]
 80091b4:	e036      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	4a2a      	ldr	r2, [pc, #168]	; (8009264 <USB_SetTurnaroundTime+0x130>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d906      	bls.n	80091cc <USB_SetTurnaroundTime+0x98>
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	4a29      	ldr	r2, [pc, #164]	; (8009268 <USB_SetTurnaroundTime+0x134>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d802      	bhi.n	80091cc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80091c6:	230a      	movs	r3, #10
 80091c8:	617b      	str	r3, [r7, #20]
 80091ca:	e02b      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	4a26      	ldr	r2, [pc, #152]	; (8009268 <USB_SetTurnaroundTime+0x134>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d906      	bls.n	80091e2 <USB_SetTurnaroundTime+0xae>
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	4a25      	ldr	r2, [pc, #148]	; (800926c <USB_SetTurnaroundTime+0x138>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d202      	bcs.n	80091e2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80091dc:	2309      	movs	r3, #9
 80091de:	617b      	str	r3, [r7, #20]
 80091e0:	e020      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	4a21      	ldr	r2, [pc, #132]	; (800926c <USB_SetTurnaroundTime+0x138>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d306      	bcc.n	80091f8 <USB_SetTurnaroundTime+0xc4>
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	4a20      	ldr	r2, [pc, #128]	; (8009270 <USB_SetTurnaroundTime+0x13c>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d802      	bhi.n	80091f8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80091f2:	2308      	movs	r3, #8
 80091f4:	617b      	str	r3, [r7, #20]
 80091f6:	e015      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	4a1d      	ldr	r2, [pc, #116]	; (8009270 <USB_SetTurnaroundTime+0x13c>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d906      	bls.n	800920e <USB_SetTurnaroundTime+0xda>
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	4a1c      	ldr	r2, [pc, #112]	; (8009274 <USB_SetTurnaroundTime+0x140>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d202      	bcs.n	800920e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009208:	2307      	movs	r3, #7
 800920a:	617b      	str	r3, [r7, #20]
 800920c:	e00a      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800920e:	2306      	movs	r3, #6
 8009210:	617b      	str	r3, [r7, #20]
 8009212:	e007      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009214:	79fb      	ldrb	r3, [r7, #7]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d102      	bne.n	8009220 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800921a:	2309      	movs	r3, #9
 800921c:	617b      	str	r3, [r7, #20]
 800921e:	e001      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009220:	2309      	movs	r3, #9
 8009222:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	68da      	ldr	r2, [r3, #12]
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	029b      	lsls	r3, r3, #10
 8009238:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800923c:	431a      	orrs	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	371c      	adds	r7, #28
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr
 8009250:	00d8acbf 	.word	0x00d8acbf
 8009254:	00e4e1c0 	.word	0x00e4e1c0
 8009258:	00f42400 	.word	0x00f42400
 800925c:	01067380 	.word	0x01067380
 8009260:	011a499f 	.word	0x011a499f
 8009264:	01312cff 	.word	0x01312cff
 8009268:	014ca43f 	.word	0x014ca43f
 800926c:	016e3600 	.word	0x016e3600
 8009270:	01a6ab1f 	.word	0x01a6ab1f
 8009274:	01e84800 	.word	0x01e84800

08009278 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	f043 0201 	orr.w	r2, r3, #1
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800928c:	2300      	movs	r3, #0
}
 800928e:	4618      	mov	r0, r3
 8009290:	370c      	adds	r7, #12
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr

0800929a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800929a:	b480      	push	{r7}
 800929c:	b083      	sub	sp, #12
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f023 0201 	bic.w	r2, r3, #1
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	460b      	mov	r3, r1
 80092c6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80092c8:	2300      	movs	r3, #0
 80092ca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80092d8:	78fb      	ldrb	r3, [r7, #3]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d115      	bne.n	800930a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80092ea:	2001      	movs	r0, #1
 80092ec:	f7f8 fd48 	bl	8001d80 <HAL_Delay>
      ms++;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	3301      	adds	r3, #1
 80092f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f001 fa4b 	bl	800a792 <USB_GetMode>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d01e      	beq.n	8009340 <USB_SetCurrentMode+0x84>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2b31      	cmp	r3, #49	; 0x31
 8009306:	d9f0      	bls.n	80092ea <USB_SetCurrentMode+0x2e>
 8009308:	e01a      	b.n	8009340 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800930a:	78fb      	ldrb	r3, [r7, #3]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d115      	bne.n	800933c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800931c:	2001      	movs	r0, #1
 800931e:	f7f8 fd2f 	bl	8001d80 <HAL_Delay>
      ms++;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	3301      	adds	r3, #1
 8009326:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f001 fa32 	bl	800a792 <USB_GetMode>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d005      	beq.n	8009340 <USB_SetCurrentMode+0x84>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2b31      	cmp	r3, #49	; 0x31
 8009338:	d9f0      	bls.n	800931c <USB_SetCurrentMode+0x60>
 800933a:	e001      	b.n	8009340 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800933c:	2301      	movs	r3, #1
 800933e:	e005      	b.n	800934c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2b32      	cmp	r3, #50	; 0x32
 8009344:	d101      	bne.n	800934a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	e000      	b.n	800934c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009354:	b084      	sub	sp, #16
 8009356:	b580      	push	{r7, lr}
 8009358:	b086      	sub	sp, #24
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009362:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009366:	2300      	movs	r3, #0
 8009368:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800936e:	2300      	movs	r3, #0
 8009370:	613b      	str	r3, [r7, #16]
 8009372:	e009      	b.n	8009388 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	3340      	adds	r3, #64	; 0x40
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	4413      	add	r3, r2
 800937e:	2200      	movs	r2, #0
 8009380:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	3301      	adds	r3, #1
 8009386:	613b      	str	r3, [r7, #16]
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	2b0e      	cmp	r3, #14
 800938c:	d9f2      	bls.n	8009374 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800938e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009390:	2b00      	cmp	r3, #0
 8009392:	d11c      	bne.n	80093ce <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093a2:	f043 0302 	orr.w	r3, r3, #2
 80093a6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	601a      	str	r2, [r3, #0]
 80093cc:	e005      	b.n	80093da <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80093e0:	461a      	mov	r2, r3
 80093e2:	2300      	movs	r3, #0
 80093e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ec:	4619      	mov	r1, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093f4:	461a      	mov	r2, r3
 80093f6:	680b      	ldr	r3, [r1, #0]
 80093f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80093fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d10c      	bne.n	800941a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009402:	2b00      	cmp	r3, #0
 8009404:	d104      	bne.n	8009410 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009406:	2100      	movs	r1, #0
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 f965 	bl	80096d8 <USB_SetDevSpeed>
 800940e:	e008      	b.n	8009422 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009410:	2101      	movs	r1, #1
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 f960 	bl	80096d8 <USB_SetDevSpeed>
 8009418:	e003      	b.n	8009422 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800941a:	2103      	movs	r1, #3
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 f95b 	bl	80096d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009422:	2110      	movs	r1, #16
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 f8f3 	bl	8009610 <USB_FlushTxFifo>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d001      	beq.n	8009434 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f000 f91f 	bl	8009678 <USB_FlushRxFifo>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d001      	beq.n	8009444 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800944a:	461a      	mov	r2, r3
 800944c:	2300      	movs	r3, #0
 800944e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009456:	461a      	mov	r2, r3
 8009458:	2300      	movs	r3, #0
 800945a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009462:	461a      	mov	r2, r3
 8009464:	2300      	movs	r3, #0
 8009466:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009468:	2300      	movs	r3, #0
 800946a:	613b      	str	r3, [r7, #16]
 800946c:	e043      	b.n	80094f6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	015a      	lsls	r2, r3, #5
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	4413      	add	r3, r2
 8009476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009480:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009484:	d118      	bne.n	80094b8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10a      	bne.n	80094a2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009498:	461a      	mov	r2, r3
 800949a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800949e:	6013      	str	r3, [r2, #0]
 80094a0:	e013      	b.n	80094ca <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	015a      	lsls	r2, r3, #5
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	4413      	add	r3, r2
 80094aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094ae:	461a      	mov	r2, r3
 80094b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80094b4:	6013      	str	r3, [r2, #0]
 80094b6:	e008      	b.n	80094ca <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	015a      	lsls	r2, r3, #5
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	4413      	add	r3, r2
 80094c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094c4:	461a      	mov	r2, r3
 80094c6:	2300      	movs	r3, #0
 80094c8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	015a      	lsls	r2, r3, #5
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	4413      	add	r3, r2
 80094d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094d6:	461a      	mov	r2, r3
 80094d8:	2300      	movs	r3, #0
 80094da:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	015a      	lsls	r2, r3, #5
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094e8:	461a      	mov	r2, r3
 80094ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80094ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	3301      	adds	r3, #1
 80094f4:	613b      	str	r3, [r7, #16]
 80094f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f8:	693a      	ldr	r2, [r7, #16]
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d3b7      	bcc.n	800946e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094fe:	2300      	movs	r3, #0
 8009500:	613b      	str	r3, [r7, #16]
 8009502:	e043      	b.n	800958c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	015a      	lsls	r2, r3, #5
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	4413      	add	r3, r2
 800950c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009516:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800951a:	d118      	bne.n	800954e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10a      	bne.n	8009538 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	015a      	lsls	r2, r3, #5
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	4413      	add	r3, r2
 800952a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800952e:	461a      	mov	r2, r3
 8009530:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009534:	6013      	str	r3, [r2, #0]
 8009536:	e013      	b.n	8009560 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	015a      	lsls	r2, r3, #5
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	4413      	add	r3, r2
 8009540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009544:	461a      	mov	r2, r3
 8009546:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	e008      	b.n	8009560 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	015a      	lsls	r2, r3, #5
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	4413      	add	r3, r2
 8009556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800955a:	461a      	mov	r2, r3
 800955c:	2300      	movs	r3, #0
 800955e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	015a      	lsls	r2, r3, #5
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	4413      	add	r3, r2
 8009568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800956c:	461a      	mov	r2, r3
 800956e:	2300      	movs	r3, #0
 8009570:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	015a      	lsls	r2, r3, #5
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	4413      	add	r3, r2
 800957a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800957e:	461a      	mov	r2, r3
 8009580:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009584:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	3301      	adds	r3, #1
 800958a:	613b      	str	r3, [r7, #16]
 800958c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958e:	693a      	ldr	r2, [r7, #16]
 8009590:	429a      	cmp	r2, r3
 8009592:	d3b7      	bcc.n	8009504 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80095a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095a6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80095b4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80095b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d105      	bne.n	80095c8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	f043 0210 	orr.w	r2, r3, #16
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	699a      	ldr	r2, [r3, #24]
 80095cc:	4b0e      	ldr	r3, [pc, #56]	; (8009608 <USB_DevInit+0x2b4>)
 80095ce:	4313      	orrs	r3, r2
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80095d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d005      	beq.n	80095e6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	699b      	ldr	r3, [r3, #24]
 80095de:	f043 0208 	orr.w	r2, r3, #8
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80095e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d105      	bne.n	80095f8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	699a      	ldr	r2, [r3, #24]
 80095f0:	4b06      	ldr	r3, [pc, #24]	; (800960c <USB_DevInit+0x2b8>)
 80095f2:	4313      	orrs	r3, r2
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80095f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3718      	adds	r7, #24
 80095fe:	46bd      	mov	sp, r7
 8009600:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009604:	b004      	add	sp, #16
 8009606:	4770      	bx	lr
 8009608:	803c3800 	.word	0x803c3800
 800960c:	40000004 	.word	0x40000004

08009610 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800961a:	2300      	movs	r3, #0
 800961c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	3301      	adds	r3, #1
 8009622:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	4a13      	ldr	r2, [pc, #76]	; (8009674 <USB_FlushTxFifo+0x64>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d901      	bls.n	8009630 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800962c:	2303      	movs	r3, #3
 800962e:	e01b      	b.n	8009668 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	691b      	ldr	r3, [r3, #16]
 8009634:	2b00      	cmp	r3, #0
 8009636:	daf2      	bge.n	800961e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009638:	2300      	movs	r3, #0
 800963a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	019b      	lsls	r3, r3, #6
 8009640:	f043 0220 	orr.w	r2, r3, #32
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	3301      	adds	r3, #1
 800964c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	4a08      	ldr	r2, [pc, #32]	; (8009674 <USB_FlushTxFifo+0x64>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d901      	bls.n	800965a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009656:	2303      	movs	r3, #3
 8009658:	e006      	b.n	8009668 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	f003 0320 	and.w	r3, r3, #32
 8009662:	2b20      	cmp	r3, #32
 8009664:	d0f0      	beq.n	8009648 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3714      	adds	r7, #20
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr
 8009674:	00030d40 	.word	0x00030d40

08009678 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009678:	b480      	push	{r7}
 800967a:	b085      	sub	sp, #20
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009680:	2300      	movs	r3, #0
 8009682:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	3301      	adds	r3, #1
 8009688:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	4a11      	ldr	r2, [pc, #68]	; (80096d4 <USB_FlushRxFifo+0x5c>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d901      	bls.n	8009696 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009692:	2303      	movs	r3, #3
 8009694:	e018      	b.n	80096c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	691b      	ldr	r3, [r3, #16]
 800969a:	2b00      	cmp	r3, #0
 800969c:	daf2      	bge.n	8009684 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800969e:	2300      	movs	r3, #0
 80096a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2210      	movs	r2, #16
 80096a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	3301      	adds	r3, #1
 80096ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	4a08      	ldr	r2, [pc, #32]	; (80096d4 <USB_FlushRxFifo+0x5c>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d901      	bls.n	80096ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80096b6:	2303      	movs	r3, #3
 80096b8:	e006      	b.n	80096c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	691b      	ldr	r3, [r3, #16]
 80096be:	f003 0310 	and.w	r3, r3, #16
 80096c2:	2b10      	cmp	r3, #16
 80096c4:	d0f0      	beq.n	80096a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80096c6:	2300      	movs	r3, #0
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3714      	adds	r7, #20
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr
 80096d4:	00030d40 	.word	0x00030d40

080096d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	460b      	mov	r3, r1
 80096e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	78fb      	ldrb	r3, [r7, #3]
 80096f2:	68f9      	ldr	r1, [r7, #12]
 80096f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80096f8:	4313      	orrs	r3, r2
 80096fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80096fc:	2300      	movs	r3, #0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3714      	adds	r7, #20
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800970a:	b480      	push	{r7}
 800970c:	b087      	sub	sp, #28
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	f003 0306 	and.w	r3, r3, #6
 8009722:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d102      	bne.n	8009730 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800972a:	2300      	movs	r3, #0
 800972c:	75fb      	strb	r3, [r7, #23]
 800972e:	e00a      	b.n	8009746 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2b02      	cmp	r3, #2
 8009734:	d002      	beq.n	800973c <USB_GetDevSpeed+0x32>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2b06      	cmp	r3, #6
 800973a:	d102      	bne.n	8009742 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800973c:	2302      	movs	r3, #2
 800973e:	75fb      	strb	r3, [r7, #23]
 8009740:	e001      	b.n	8009746 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009742:	230f      	movs	r3, #15
 8009744:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009746:	7dfb      	ldrb	r3, [r7, #23]
}
 8009748:	4618      	mov	r0, r3
 800974a:	371c      	adds	r7, #28
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	785b      	ldrb	r3, [r3, #1]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d139      	bne.n	80097e4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009776:	69da      	ldr	r2, [r3, #28]
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	f003 030f 	and.w	r3, r3, #15
 8009780:	2101      	movs	r1, #1
 8009782:	fa01 f303 	lsl.w	r3, r1, r3
 8009786:	b29b      	uxth	r3, r3
 8009788:	68f9      	ldr	r1, [r7, #12]
 800978a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800978e:	4313      	orrs	r3, r2
 8009790:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	015a      	lsls	r2, r3, #5
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	4413      	add	r3, r2
 800979a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d153      	bne.n	8009850 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	791b      	ldrb	r3, [r3, #4]
 80097c2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80097c4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	059b      	lsls	r3, r3, #22
 80097ca:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80097cc:	431a      	orrs	r2, r3
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	0159      	lsls	r1, r3, #5
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	440b      	add	r3, r1
 80097d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097da:	4619      	mov	r1, r3
 80097dc:	4b20      	ldr	r3, [pc, #128]	; (8009860 <USB_ActivateEndpoint+0x10c>)
 80097de:	4313      	orrs	r3, r2
 80097e0:	600b      	str	r3, [r1, #0]
 80097e2:	e035      	b.n	8009850 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ea:	69da      	ldr	r2, [r3, #28]
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	f003 030f 	and.w	r3, r3, #15
 80097f4:	2101      	movs	r1, #1
 80097f6:	fa01 f303 	lsl.w	r3, r1, r3
 80097fa:	041b      	lsls	r3, r3, #16
 80097fc:	68f9      	ldr	r1, [r7, #12]
 80097fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009802:	4313      	orrs	r3, r2
 8009804:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	015a      	lsls	r2, r3, #5
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	4413      	add	r3, r2
 800980e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009818:	2b00      	cmp	r3, #0
 800981a:	d119      	bne.n	8009850 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	015a      	lsls	r2, r3, #5
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	4413      	add	r3, r2
 8009824:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	791b      	ldrb	r3, [r3, #4]
 8009836:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009838:	430b      	orrs	r3, r1
 800983a:	431a      	orrs	r2, r3
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	0159      	lsls	r1, r3, #5
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	440b      	add	r3, r1
 8009844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009848:	4619      	mov	r1, r3
 800984a:	4b05      	ldr	r3, [pc, #20]	; (8009860 <USB_ActivateEndpoint+0x10c>)
 800984c:	4313      	orrs	r3, r2
 800984e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009850:	2300      	movs	r3, #0
}
 8009852:	4618      	mov	r0, r3
 8009854:	3714      	adds	r7, #20
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr
 800985e:	bf00      	nop
 8009860:	10008000 	.word	0x10008000

08009864 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	785b      	ldrb	r3, [r3, #1]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d161      	bne.n	8009944 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009892:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009896:	d11f      	bne.n	80098d8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	015a      	lsls	r2, r3, #5
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	4413      	add	r3, r2
 80098a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	0151      	lsls	r1, r2, #5
 80098aa:	68fa      	ldr	r2, [r7, #12]
 80098ac:	440a      	add	r2, r1
 80098ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098b2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80098b6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	015a      	lsls	r2, r3, #5
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	4413      	add	r3, r2
 80098c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68ba      	ldr	r2, [r7, #8]
 80098c8:	0151      	lsls	r1, r2, #5
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	440a      	add	r2, r1
 80098ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80098d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	f003 030f 	and.w	r3, r3, #15
 80098e8:	2101      	movs	r1, #1
 80098ea:	fa01 f303 	lsl.w	r3, r1, r3
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	43db      	mvns	r3, r3
 80098f2:	68f9      	ldr	r1, [r7, #12]
 80098f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80098f8:	4013      	ands	r3, r2
 80098fa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009902:	69da      	ldr	r2, [r3, #28]
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	f003 030f 	and.w	r3, r3, #15
 800990c:	2101      	movs	r1, #1
 800990e:	fa01 f303 	lsl.w	r3, r1, r3
 8009912:	b29b      	uxth	r3, r3
 8009914:	43db      	mvns	r3, r3
 8009916:	68f9      	ldr	r1, [r7, #12]
 8009918:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800991c:	4013      	ands	r3, r2
 800991e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	015a      	lsls	r2, r3, #5
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	4413      	add	r3, r2
 8009928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	0159      	lsls	r1, r3, #5
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	440b      	add	r3, r1
 8009936:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800993a:	4619      	mov	r1, r3
 800993c:	4b35      	ldr	r3, [pc, #212]	; (8009a14 <USB_DeactivateEndpoint+0x1b0>)
 800993e:	4013      	ands	r3, r2
 8009940:	600b      	str	r3, [r1, #0]
 8009942:	e060      	b.n	8009a06 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009956:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800995a:	d11f      	bne.n	800999c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	015a      	lsls	r2, r3, #5
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	4413      	add	r3, r2
 8009964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	0151      	lsls	r1, r2, #5
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	440a      	add	r2, r1
 8009972:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009976:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800997a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	015a      	lsls	r2, r3, #5
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	4413      	add	r3, r2
 8009984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	68ba      	ldr	r2, [r7, #8]
 800998c:	0151      	lsls	r1, r2, #5
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	440a      	add	r2, r1
 8009992:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009996:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800999a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	f003 030f 	and.w	r3, r3, #15
 80099ac:	2101      	movs	r1, #1
 80099ae:	fa01 f303 	lsl.w	r3, r1, r3
 80099b2:	041b      	lsls	r3, r3, #16
 80099b4:	43db      	mvns	r3, r3
 80099b6:	68f9      	ldr	r1, [r7, #12]
 80099b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80099bc:	4013      	ands	r3, r2
 80099be:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099c6:	69da      	ldr	r2, [r3, #28]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	f003 030f 	and.w	r3, r3, #15
 80099d0:	2101      	movs	r1, #1
 80099d2:	fa01 f303 	lsl.w	r3, r1, r3
 80099d6:	041b      	lsls	r3, r3, #16
 80099d8:	43db      	mvns	r3, r3
 80099da:	68f9      	ldr	r1, [r7, #12]
 80099dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80099e0:	4013      	ands	r3, r2
 80099e2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	015a      	lsls	r2, r3, #5
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	4413      	add	r3, r2
 80099ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	0159      	lsls	r1, r3, #5
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	440b      	add	r3, r1
 80099fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099fe:	4619      	mov	r1, r3
 8009a00:	4b05      	ldr	r3, [pc, #20]	; (8009a18 <USB_DeactivateEndpoint+0x1b4>)
 8009a02:	4013      	ands	r3, r2
 8009a04:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009a06:	2300      	movs	r3, #0
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3714      	adds	r7, #20
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr
 8009a14:	ec337800 	.word	0xec337800
 8009a18:	eff37800 	.word	0xeff37800

08009a1c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b08a      	sub	sp, #40	; 0x28
 8009a20:	af02      	add	r7, sp, #8
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	4613      	mov	r3, r2
 8009a28:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	785b      	ldrb	r3, [r3, #1]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	f040 8163 	bne.w	8009d04 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	699b      	ldr	r3, [r3, #24]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d132      	bne.n	8009aac <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	015a      	lsls	r2, r3, #5
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a52:	691a      	ldr	r2, [r3, #16]
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	0159      	lsls	r1, r3, #5
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	440b      	add	r3, r1
 8009a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a60:	4619      	mov	r1, r3
 8009a62:	4ba5      	ldr	r3, [pc, #660]	; (8009cf8 <USB_EPStartXfer+0x2dc>)
 8009a64:	4013      	ands	r3, r2
 8009a66:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	015a      	lsls	r2, r3, #5
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	4413      	add	r3, r2
 8009a70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a74:	691b      	ldr	r3, [r3, #16]
 8009a76:	69ba      	ldr	r2, [r7, #24]
 8009a78:	0151      	lsls	r1, r2, #5
 8009a7a:	69fa      	ldr	r2, [r7, #28]
 8009a7c:	440a      	add	r2, r1
 8009a7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a86:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	015a      	lsls	r2, r3, #5
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	4413      	add	r3, r2
 8009a90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a94:	691a      	ldr	r2, [r3, #16]
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	0159      	lsls	r1, r3, #5
 8009a9a:	69fb      	ldr	r3, [r7, #28]
 8009a9c:	440b      	add	r3, r1
 8009a9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	4b95      	ldr	r3, [pc, #596]	; (8009cfc <USB_EPStartXfer+0x2e0>)
 8009aa6:	4013      	ands	r3, r2
 8009aa8:	610b      	str	r3, [r1, #16]
 8009aaa:	e074      	b.n	8009b96 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	015a      	lsls	r2, r3, #5
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	4413      	add	r3, r2
 8009ab4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ab8:	691a      	ldr	r2, [r3, #16]
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	0159      	lsls	r1, r3, #5
 8009abe:	69fb      	ldr	r3, [r7, #28]
 8009ac0:	440b      	add	r3, r1
 8009ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	4b8c      	ldr	r3, [pc, #560]	; (8009cfc <USB_EPStartXfer+0x2e0>)
 8009aca:	4013      	ands	r3, r2
 8009acc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ace:	69bb      	ldr	r3, [r7, #24]
 8009ad0:	015a      	lsls	r2, r3, #5
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	4413      	add	r3, r2
 8009ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ada:	691a      	ldr	r2, [r3, #16]
 8009adc:	69bb      	ldr	r3, [r7, #24]
 8009ade:	0159      	lsls	r1, r3, #5
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	440b      	add	r3, r1
 8009ae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ae8:	4619      	mov	r1, r3
 8009aea:	4b83      	ldr	r3, [pc, #524]	; (8009cf8 <USB_EPStartXfer+0x2dc>)
 8009aec:	4013      	ands	r3, r2
 8009aee:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	015a      	lsls	r2, r3, #5
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	4413      	add	r3, r2
 8009af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009afc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	6999      	ldr	r1, [r3, #24]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	68db      	ldr	r3, [r3, #12]
 8009b06:	440b      	add	r3, r1
 8009b08:	1e59      	subs	r1, r3, #1
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b12:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009b14:	4b7a      	ldr	r3, [pc, #488]	; (8009d00 <USB_EPStartXfer+0x2e4>)
 8009b16:	400b      	ands	r3, r1
 8009b18:	69b9      	ldr	r1, [r7, #24]
 8009b1a:	0148      	lsls	r0, r1, #5
 8009b1c:	69f9      	ldr	r1, [r7, #28]
 8009b1e:	4401      	add	r1, r0
 8009b20:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009b24:	4313      	orrs	r3, r2
 8009b26:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	69fb      	ldr	r3, [r7, #28]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b34:	691a      	ldr	r2, [r3, #16]
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	699b      	ldr	r3, [r3, #24]
 8009b3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b3e:	69b9      	ldr	r1, [r7, #24]
 8009b40:	0148      	lsls	r0, r1, #5
 8009b42:	69f9      	ldr	r1, [r7, #28]
 8009b44:	4401      	add	r1, r0
 8009b46:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	791b      	ldrb	r3, [r3, #4]
 8009b52:	2b01      	cmp	r3, #1
 8009b54:	d11f      	bne.n	8009b96 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009b56:	69bb      	ldr	r3, [r7, #24]
 8009b58:	015a      	lsls	r2, r3, #5
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b62:	691b      	ldr	r3, [r3, #16]
 8009b64:	69ba      	ldr	r2, [r7, #24]
 8009b66:	0151      	lsls	r1, r2, #5
 8009b68:	69fa      	ldr	r2, [r7, #28]
 8009b6a:	440a      	add	r2, r1
 8009b6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b70:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009b74:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b82:	691b      	ldr	r3, [r3, #16]
 8009b84:	69ba      	ldr	r2, [r7, #24]
 8009b86:	0151      	lsls	r1, r2, #5
 8009b88:	69fa      	ldr	r2, [r7, #28]
 8009b8a:	440a      	add	r2, r1
 8009b8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009b94:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009b96:	79fb      	ldrb	r3, [r7, #7]
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d14b      	bne.n	8009c34 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	695b      	ldr	r3, [r3, #20]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d009      	beq.n	8009bb8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009ba4:	69bb      	ldr	r3, [r7, #24]
 8009ba6:	015a      	lsls	r2, r3, #5
 8009ba8:	69fb      	ldr	r3, [r7, #28]
 8009baa:	4413      	add	r3, r2
 8009bac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	695b      	ldr	r3, [r3, #20]
 8009bb6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	791b      	ldrb	r3, [r3, #4]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d128      	bne.n	8009c12 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009bc0:	69fb      	ldr	r3, [r7, #28]
 8009bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d110      	bne.n	8009bf2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009bd0:	69bb      	ldr	r3, [r7, #24]
 8009bd2:	015a      	lsls	r2, r3, #5
 8009bd4:	69fb      	ldr	r3, [r7, #28]
 8009bd6:	4413      	add	r3, r2
 8009bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	69ba      	ldr	r2, [r7, #24]
 8009be0:	0151      	lsls	r1, r2, #5
 8009be2:	69fa      	ldr	r2, [r7, #28]
 8009be4:	440a      	add	r2, r1
 8009be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009bee:	6013      	str	r3, [r2, #0]
 8009bf0:	e00f      	b.n	8009c12 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009bf2:	69bb      	ldr	r3, [r7, #24]
 8009bf4:	015a      	lsls	r2, r3, #5
 8009bf6:	69fb      	ldr	r3, [r7, #28]
 8009bf8:	4413      	add	r3, r2
 8009bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	69ba      	ldr	r2, [r7, #24]
 8009c02:	0151      	lsls	r1, r2, #5
 8009c04:	69fa      	ldr	r2, [r7, #28]
 8009c06:	440a      	add	r2, r1
 8009c08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c10:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	015a      	lsls	r2, r3, #5
 8009c16:	69fb      	ldr	r3, [r7, #28]
 8009c18:	4413      	add	r3, r2
 8009c1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	69ba      	ldr	r2, [r7, #24]
 8009c22:	0151      	lsls	r1, r2, #5
 8009c24:	69fa      	ldr	r2, [r7, #28]
 8009c26:	440a      	add	r2, r1
 8009c28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c2c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c30:	6013      	str	r3, [r2, #0]
 8009c32:	e137      	b.n	8009ea4 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	015a      	lsls	r2, r3, #5
 8009c38:	69fb      	ldr	r3, [r7, #28]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	69ba      	ldr	r2, [r7, #24]
 8009c44:	0151      	lsls	r1, r2, #5
 8009c46:	69fa      	ldr	r2, [r7, #28]
 8009c48:	440a      	add	r2, r1
 8009c4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c4e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c52:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	791b      	ldrb	r3, [r3, #4]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d015      	beq.n	8009c88 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	f000 811f 	beq.w	8009ea4 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	f003 030f 	and.w	r3, r3, #15
 8009c76:	2101      	movs	r1, #1
 8009c78:	fa01 f303 	lsl.w	r3, r1, r3
 8009c7c:	69f9      	ldr	r1, [r7, #28]
 8009c7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c82:	4313      	orrs	r3, r2
 8009c84:	634b      	str	r3, [r1, #52]	; 0x34
 8009c86:	e10d      	b.n	8009ea4 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d110      	bne.n	8009cba <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009c98:	69bb      	ldr	r3, [r7, #24]
 8009c9a:	015a      	lsls	r2, r3, #5
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	4413      	add	r3, r2
 8009ca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	69ba      	ldr	r2, [r7, #24]
 8009ca8:	0151      	lsls	r1, r2, #5
 8009caa:	69fa      	ldr	r2, [r7, #28]
 8009cac:	440a      	add	r2, r1
 8009cae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cb2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009cb6:	6013      	str	r3, [r2, #0]
 8009cb8:	e00f      	b.n	8009cda <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	015a      	lsls	r2, r3, #5
 8009cbe:	69fb      	ldr	r3, [r7, #28]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	69ba      	ldr	r2, [r7, #24]
 8009cca:	0151      	lsls	r1, r2, #5
 8009ccc:	69fa      	ldr	r2, [r7, #28]
 8009cce:	440a      	add	r2, r1
 8009cd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cd8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	6919      	ldr	r1, [r3, #16]
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	781a      	ldrb	r2, [r3, #0]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	b298      	uxth	r0, r3
 8009ce8:	79fb      	ldrb	r3, [r7, #7]
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	4603      	mov	r3, r0
 8009cee:	68f8      	ldr	r0, [r7, #12]
 8009cf0:	f000 faea 	bl	800a2c8 <USB_WritePacket>
 8009cf4:	e0d6      	b.n	8009ea4 <USB_EPStartXfer+0x488>
 8009cf6:	bf00      	nop
 8009cf8:	e007ffff 	.word	0xe007ffff
 8009cfc:	fff80000 	.word	0xfff80000
 8009d00:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	015a      	lsls	r2, r3, #5
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d10:	691a      	ldr	r2, [r3, #16]
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	0159      	lsls	r1, r3, #5
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	440b      	add	r3, r1
 8009d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d1e:	4619      	mov	r1, r3
 8009d20:	4b63      	ldr	r3, [pc, #396]	; (8009eb0 <USB_EPStartXfer+0x494>)
 8009d22:	4013      	ands	r3, r2
 8009d24:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	015a      	lsls	r2, r3, #5
 8009d2a:	69fb      	ldr	r3, [r7, #28]
 8009d2c:	4413      	add	r3, r2
 8009d2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d32:	691a      	ldr	r2, [r3, #16]
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	0159      	lsls	r1, r3, #5
 8009d38:	69fb      	ldr	r3, [r7, #28]
 8009d3a:	440b      	add	r3, r1
 8009d3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d40:	4619      	mov	r1, r3
 8009d42:	4b5c      	ldr	r3, [pc, #368]	; (8009eb4 <USB_EPStartXfer+0x498>)
 8009d44:	4013      	ands	r3, r2
 8009d46:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	699b      	ldr	r3, [r3, #24]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d123      	bne.n	8009d98 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009d50:	69bb      	ldr	r3, [r7, #24]
 8009d52:	015a      	lsls	r2, r3, #5
 8009d54:	69fb      	ldr	r3, [r7, #28]
 8009d56:	4413      	add	r3, r2
 8009d58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d5c:	691a      	ldr	r2, [r3, #16]
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d66:	69b9      	ldr	r1, [r7, #24]
 8009d68:	0148      	lsls	r0, r1, #5
 8009d6a:	69f9      	ldr	r1, [r7, #28]
 8009d6c:	4401      	add	r1, r0
 8009d6e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009d72:	4313      	orrs	r3, r2
 8009d74:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	015a      	lsls	r2, r3, #5
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	4413      	add	r3, r2
 8009d7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d82:	691b      	ldr	r3, [r3, #16]
 8009d84:	69ba      	ldr	r2, [r7, #24]
 8009d86:	0151      	lsls	r1, r2, #5
 8009d88:	69fa      	ldr	r2, [r7, #28]
 8009d8a:	440a      	add	r2, r1
 8009d8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009d94:	6113      	str	r3, [r2, #16]
 8009d96:	e037      	b.n	8009e08 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	699a      	ldr	r2, [r3, #24]
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	4413      	add	r3, r2
 8009da2:	1e5a      	subs	r2, r3, #1
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dac:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	8afa      	ldrh	r2, [r7, #22]
 8009db4:	fb03 f202 	mul.w	r2, r3, r2
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	69fb      	ldr	r3, [r7, #28]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dc8:	691a      	ldr	r2, [r3, #16]
 8009dca:	8afb      	ldrh	r3, [r7, #22]
 8009dcc:	04d9      	lsls	r1, r3, #19
 8009dce:	4b3a      	ldr	r3, [pc, #232]	; (8009eb8 <USB_EPStartXfer+0x49c>)
 8009dd0:	400b      	ands	r3, r1
 8009dd2:	69b9      	ldr	r1, [r7, #24]
 8009dd4:	0148      	lsls	r0, r1, #5
 8009dd6:	69f9      	ldr	r1, [r7, #28]
 8009dd8:	4401      	add	r1, r0
 8009dda:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009dde:	4313      	orrs	r3, r2
 8009de0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009de2:	69bb      	ldr	r3, [r7, #24]
 8009de4:	015a      	lsls	r2, r3, #5
 8009de6:	69fb      	ldr	r3, [r7, #28]
 8009de8:	4413      	add	r3, r2
 8009dea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dee:	691a      	ldr	r2, [r3, #16]
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	69db      	ldr	r3, [r3, #28]
 8009df4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009df8:	69b9      	ldr	r1, [r7, #24]
 8009dfa:	0148      	lsls	r0, r1, #5
 8009dfc:	69f9      	ldr	r1, [r7, #28]
 8009dfe:	4401      	add	r1, r0
 8009e00:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009e04:	4313      	orrs	r3, r2
 8009e06:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009e08:	79fb      	ldrb	r3, [r7, #7]
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d10d      	bne.n	8009e2a <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	691b      	ldr	r3, [r3, #16]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d009      	beq.n	8009e2a <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	6919      	ldr	r1, [r3, #16]
 8009e1a:	69bb      	ldr	r3, [r7, #24]
 8009e1c:	015a      	lsls	r2, r3, #5
 8009e1e:	69fb      	ldr	r3, [r7, #28]
 8009e20:	4413      	add	r3, r2
 8009e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e26:	460a      	mov	r2, r1
 8009e28:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	791b      	ldrb	r3, [r3, #4]
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d128      	bne.n	8009e84 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009e32:	69fb      	ldr	r3, [r7, #28]
 8009e34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d110      	bne.n	8009e64 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	015a      	lsls	r2, r3, #5
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	4413      	add	r3, r2
 8009e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	69ba      	ldr	r2, [r7, #24]
 8009e52:	0151      	lsls	r1, r2, #5
 8009e54:	69fa      	ldr	r2, [r7, #28]
 8009e56:	440a      	add	r2, r1
 8009e58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009e60:	6013      	str	r3, [r2, #0]
 8009e62:	e00f      	b.n	8009e84 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	015a      	lsls	r2, r3, #5
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	4413      	add	r3, r2
 8009e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	69ba      	ldr	r2, [r7, #24]
 8009e74:	0151      	lsls	r1, r2, #5
 8009e76:	69fa      	ldr	r2, [r7, #28]
 8009e78:	440a      	add	r2, r1
 8009e7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e82:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009e84:	69bb      	ldr	r3, [r7, #24]
 8009e86:	015a      	lsls	r2, r3, #5
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	4413      	add	r3, r2
 8009e8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	69ba      	ldr	r2, [r7, #24]
 8009e94:	0151      	lsls	r1, r2, #5
 8009e96:	69fa      	ldr	r2, [r7, #28]
 8009e98:	440a      	add	r2, r1
 8009e9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e9e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ea2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ea4:	2300      	movs	r3, #0
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3720      	adds	r7, #32
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	bf00      	nop
 8009eb0:	fff80000 	.word	0xfff80000
 8009eb4:	e007ffff 	.word	0xe007ffff
 8009eb8:	1ff80000 	.word	0x1ff80000

08009ebc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b087      	sub	sp, #28
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	60b9      	str	r1, [r7, #8]
 8009ec6:	4613      	mov	r3, r2
 8009ec8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	785b      	ldrb	r3, [r3, #1]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	f040 80ce 	bne.w	800a07a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	699b      	ldr	r3, [r3, #24]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d132      	bne.n	8009f4c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	015a      	lsls	r2, r3, #5
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	4413      	add	r3, r2
 8009eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ef2:	691a      	ldr	r2, [r3, #16]
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	0159      	lsls	r1, r3, #5
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	440b      	add	r3, r1
 8009efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f00:	4619      	mov	r1, r3
 8009f02:	4b9a      	ldr	r3, [pc, #616]	; (800a16c <USB_EP0StartXfer+0x2b0>)
 8009f04:	4013      	ands	r3, r2
 8009f06:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	015a      	lsls	r2, r3, #5
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	4413      	add	r3, r2
 8009f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	693a      	ldr	r2, [r7, #16]
 8009f18:	0151      	lsls	r1, r2, #5
 8009f1a:	697a      	ldr	r2, [r7, #20]
 8009f1c:	440a      	add	r2, r1
 8009f1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f22:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009f26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	015a      	lsls	r2, r3, #5
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	4413      	add	r3, r2
 8009f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f34:	691a      	ldr	r2, [r3, #16]
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	0159      	lsls	r1, r3, #5
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	440b      	add	r3, r1
 8009f3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f42:	4619      	mov	r1, r3
 8009f44:	4b8a      	ldr	r3, [pc, #552]	; (800a170 <USB_EP0StartXfer+0x2b4>)
 8009f46:	4013      	ands	r3, r2
 8009f48:	610b      	str	r3, [r1, #16]
 8009f4a:	e04e      	b.n	8009fea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	015a      	lsls	r2, r3, #5
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	4413      	add	r3, r2
 8009f54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f58:	691a      	ldr	r2, [r3, #16]
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	0159      	lsls	r1, r3, #5
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	440b      	add	r3, r1
 8009f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f66:	4619      	mov	r1, r3
 8009f68:	4b81      	ldr	r3, [pc, #516]	; (800a170 <USB_EP0StartXfer+0x2b4>)
 8009f6a:	4013      	ands	r3, r2
 8009f6c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	015a      	lsls	r2, r3, #5
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	4413      	add	r3, r2
 8009f76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f7a:	691a      	ldr	r2, [r3, #16]
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	0159      	lsls	r1, r3, #5
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	440b      	add	r3, r1
 8009f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f88:	4619      	mov	r1, r3
 8009f8a:	4b78      	ldr	r3, [pc, #480]	; (800a16c <USB_EP0StartXfer+0x2b0>)
 8009f8c:	4013      	ands	r3, r2
 8009f8e:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	699a      	ldr	r2, [r3, #24]
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d903      	bls.n	8009fa4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	68da      	ldr	r2, [r3, #12]
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	015a      	lsls	r2, r3, #5
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	4413      	add	r3, r2
 8009fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	693a      	ldr	r2, [r7, #16]
 8009fb4:	0151      	lsls	r1, r2, #5
 8009fb6:	697a      	ldr	r2, [r7, #20]
 8009fb8:	440a      	add	r2, r1
 8009fba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fbe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009fc2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	015a      	lsls	r2, r3, #5
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	4413      	add	r3, r2
 8009fcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fd0:	691a      	ldr	r2, [r3, #16]
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	699b      	ldr	r3, [r3, #24]
 8009fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fda:	6939      	ldr	r1, [r7, #16]
 8009fdc:	0148      	lsls	r0, r1, #5
 8009fde:	6979      	ldr	r1, [r7, #20]
 8009fe0:	4401      	add	r1, r0
 8009fe2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009fea:	79fb      	ldrb	r3, [r7, #7]
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d11e      	bne.n	800a02e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	695b      	ldr	r3, [r3, #20]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d009      	beq.n	800a00c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	015a      	lsls	r2, r3, #5
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	4413      	add	r3, r2
 800a000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a004:	461a      	mov	r2, r3
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	695b      	ldr	r3, [r3, #20]
 800a00a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	015a      	lsls	r2, r3, #5
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	4413      	add	r3, r2
 800a014:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	693a      	ldr	r2, [r7, #16]
 800a01c:	0151      	lsls	r1, r2, #5
 800a01e:	697a      	ldr	r2, [r7, #20]
 800a020:	440a      	add	r2, r1
 800a022:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a026:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a02a:	6013      	str	r3, [r2, #0]
 800a02c:	e097      	b.n	800a15e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	015a      	lsls	r2, r3, #5
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	4413      	add	r3, r2
 800a036:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	693a      	ldr	r2, [r7, #16]
 800a03e:	0151      	lsls	r1, r2, #5
 800a040:	697a      	ldr	r2, [r7, #20]
 800a042:	440a      	add	r2, r1
 800a044:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a048:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a04c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	699b      	ldr	r3, [r3, #24]
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 8083 	beq.w	800a15e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a05e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	f003 030f 	and.w	r3, r3, #15
 800a068:	2101      	movs	r1, #1
 800a06a:	fa01 f303 	lsl.w	r3, r1, r3
 800a06e:	6979      	ldr	r1, [r7, #20]
 800a070:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a074:	4313      	orrs	r3, r2
 800a076:	634b      	str	r3, [r1, #52]	; 0x34
 800a078:	e071      	b.n	800a15e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	015a      	lsls	r2, r3, #5
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	4413      	add	r3, r2
 800a082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a086:	691a      	ldr	r2, [r3, #16]
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	0159      	lsls	r1, r3, #5
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	440b      	add	r3, r1
 800a090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a094:	4619      	mov	r1, r3
 800a096:	4b36      	ldr	r3, [pc, #216]	; (800a170 <USB_EP0StartXfer+0x2b4>)
 800a098:	4013      	ands	r3, r2
 800a09a:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	015a      	lsls	r2, r3, #5
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	4413      	add	r3, r2
 800a0a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0a8:	691a      	ldr	r2, [r3, #16]
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	0159      	lsls	r1, r3, #5
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	440b      	add	r3, r1
 800a0b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0b6:	4619      	mov	r1, r3
 800a0b8:	4b2c      	ldr	r3, [pc, #176]	; (800a16c <USB_EP0StartXfer+0x2b0>)
 800a0ba:	4013      	ands	r3, r2
 800a0bc:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	699b      	ldr	r3, [r3, #24]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d003      	beq.n	800a0ce <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	68da      	ldr	r2, [r3, #12]
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	68da      	ldr	r2, [r3, #12]
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	015a      	lsls	r2, r3, #5
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	4413      	add	r3, r2
 800a0de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0e2:	691b      	ldr	r3, [r3, #16]
 800a0e4:	693a      	ldr	r2, [r7, #16]
 800a0e6:	0151      	lsls	r1, r2, #5
 800a0e8:	697a      	ldr	r2, [r7, #20]
 800a0ea:	440a      	add	r2, r1
 800a0ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a0f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	015a      	lsls	r2, r3, #5
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a102:	691a      	ldr	r2, [r3, #16]
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	69db      	ldr	r3, [r3, #28]
 800a108:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a10c:	6939      	ldr	r1, [r7, #16]
 800a10e:	0148      	lsls	r0, r1, #5
 800a110:	6979      	ldr	r1, [r7, #20]
 800a112:	4401      	add	r1, r0
 800a114:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a118:	4313      	orrs	r3, r2
 800a11a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a11c:	79fb      	ldrb	r3, [r7, #7]
 800a11e:	2b01      	cmp	r3, #1
 800a120:	d10d      	bne.n	800a13e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	691b      	ldr	r3, [r3, #16]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d009      	beq.n	800a13e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	6919      	ldr	r1, [r3, #16]
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	015a      	lsls	r2, r3, #5
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	4413      	add	r3, r2
 800a136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a13a:	460a      	mov	r2, r1
 800a13c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	015a      	lsls	r2, r3, #5
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	4413      	add	r3, r2
 800a146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	693a      	ldr	r2, [r7, #16]
 800a14e:	0151      	lsls	r1, r2, #5
 800a150:	697a      	ldr	r2, [r7, #20]
 800a152:	440a      	add	r2, r1
 800a154:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a158:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a15c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	371c      	adds	r7, #28
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr
 800a16c:	e007ffff 	.word	0xe007ffff
 800a170:	fff80000 	.word	0xfff80000

0800a174 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a174:	b480      	push	{r7}
 800a176:	b087      	sub	sp, #28
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a17e:	2300      	movs	r3, #0
 800a180:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a182:	2300      	movs	r3, #0
 800a184:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	785b      	ldrb	r3, [r3, #1]
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d14a      	bne.n	800a228 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	781b      	ldrb	r3, [r3, #0]
 800a196:	015a      	lsls	r2, r3, #5
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	4413      	add	r3, r2
 800a19c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a1a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a1aa:	f040 8086 	bne.w	800a2ba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	781b      	ldrb	r3, [r3, #0]
 800a1b2:	015a      	lsls	r2, r3, #5
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	683a      	ldr	r2, [r7, #0]
 800a1c0:	7812      	ldrb	r2, [r2, #0]
 800a1c2:	0151      	lsls	r1, r2, #5
 800a1c4:	693a      	ldr	r2, [r7, #16]
 800a1c6:	440a      	add	r2, r1
 800a1c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1cc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a1d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	015a      	lsls	r2, r3, #5
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	4413      	add	r3, r2
 800a1dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	7812      	ldrb	r2, [r2, #0]
 800a1e6:	0151      	lsls	r1, r2, #5
 800a1e8:	693a      	ldr	r2, [r7, #16]
 800a1ea:	440a      	add	r2, r1
 800a1ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f242 7210 	movw	r2, #10000	; 0x2710
 800a202:	4293      	cmp	r3, r2
 800a204:	d902      	bls.n	800a20c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	75fb      	strb	r3, [r7, #23]
          break;
 800a20a:	e056      	b.n	800a2ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	015a      	lsls	r2, r3, #5
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	4413      	add	r3, r2
 800a216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a220:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a224:	d0e7      	beq.n	800a1f6 <USB_EPStopXfer+0x82>
 800a226:	e048      	b.n	800a2ba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	015a      	lsls	r2, r3, #5
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	4413      	add	r3, r2
 800a232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a23c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a240:	d13b      	bne.n	800a2ba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	015a      	lsls	r2, r3, #5
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	4413      	add	r3, r2
 800a24c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	683a      	ldr	r2, [r7, #0]
 800a254:	7812      	ldrb	r2, [r2, #0]
 800a256:	0151      	lsls	r1, r2, #5
 800a258:	693a      	ldr	r2, [r7, #16]
 800a25a:	440a      	add	r2, r1
 800a25c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a260:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a264:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	015a      	lsls	r2, r3, #5
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	683a      	ldr	r2, [r7, #0]
 800a278:	7812      	ldrb	r2, [r2, #0]
 800a27a:	0151      	lsls	r1, r2, #5
 800a27c:	693a      	ldr	r2, [r7, #16]
 800a27e:	440a      	add	r2, r1
 800a280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a284:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a288:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	3301      	adds	r3, #1
 800a28e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f242 7210 	movw	r2, #10000	; 0x2710
 800a296:	4293      	cmp	r3, r2
 800a298:	d902      	bls.n	800a2a0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	75fb      	strb	r3, [r7, #23]
          break;
 800a29e:	e00c      	b.n	800a2ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	015a      	lsls	r2, r3, #5
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	4413      	add	r3, r2
 800a2aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a2b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a2b8:	d0e7      	beq.n	800a28a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a2ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	371c      	adds	r7, #28
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr

0800a2c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b089      	sub	sp, #36	; 0x24
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	60b9      	str	r1, [r7, #8]
 800a2d2:	4611      	mov	r1, r2
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	71fb      	strb	r3, [r7, #7]
 800a2da:	4613      	mov	r3, r2
 800a2dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a2e6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d123      	bne.n	800a336 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a2ee:	88bb      	ldrh	r3, [r7, #4]
 800a2f0:	3303      	adds	r3, #3
 800a2f2:	089b      	lsrs	r3, r3, #2
 800a2f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	61bb      	str	r3, [r7, #24]
 800a2fa:	e018      	b.n	800a32e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a2fc:	79fb      	ldrb	r3, [r7, #7]
 800a2fe:	031a      	lsls	r2, r3, #12
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	4413      	add	r3, r2
 800a304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a308:	461a      	mov	r2, r3
 800a30a:	69fb      	ldr	r3, [r7, #28]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	3301      	adds	r3, #1
 800a314:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a316:	69fb      	ldr	r3, [r7, #28]
 800a318:	3301      	adds	r3, #1
 800a31a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	3301      	adds	r3, #1
 800a320:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a322:	69fb      	ldr	r3, [r7, #28]
 800a324:	3301      	adds	r3, #1
 800a326:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	3301      	adds	r3, #1
 800a32c:	61bb      	str	r3, [r7, #24]
 800a32e:	69ba      	ldr	r2, [r7, #24]
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	429a      	cmp	r2, r3
 800a334:	d3e2      	bcc.n	800a2fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a336:	2300      	movs	r3, #0
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3724      	adds	r7, #36	; 0x24
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a344:	b480      	push	{r7}
 800a346:	b08b      	sub	sp, #44	; 0x2c
 800a348:	af00      	add	r7, sp, #0
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	4613      	mov	r3, r2
 800a350:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a35a:	88fb      	ldrh	r3, [r7, #6]
 800a35c:	089b      	lsrs	r3, r3, #2
 800a35e:	b29b      	uxth	r3, r3
 800a360:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a362:	88fb      	ldrh	r3, [r7, #6]
 800a364:	f003 0303 	and.w	r3, r3, #3
 800a368:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a36a:	2300      	movs	r3, #0
 800a36c:	623b      	str	r3, [r7, #32]
 800a36e:	e014      	b.n	800a39a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37e:	3301      	adds	r3, #1
 800a380:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a384:	3301      	adds	r3, #1
 800a386:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a38a:	3301      	adds	r3, #1
 800a38c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a390:	3301      	adds	r3, #1
 800a392:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	3301      	adds	r3, #1
 800a398:	623b      	str	r3, [r7, #32]
 800a39a:	6a3a      	ldr	r2, [r7, #32]
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d3e6      	bcc.n	800a370 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a3a2:	8bfb      	ldrh	r3, [r7, #30]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d01e      	beq.n	800a3e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	f107 0310 	add.w	r3, r7, #16
 800a3b8:	6812      	ldr	r2, [r2, #0]
 800a3ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a3bc:	693a      	ldr	r2, [r7, #16]
 800a3be:	6a3b      	ldr	r3, [r7, #32]
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	00db      	lsls	r3, r3, #3
 800a3c4:	fa22 f303 	lsr.w	r3, r2, r3
 800a3c8:	b2da      	uxtb	r2, r3
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3cc:	701a      	strb	r2, [r3, #0]
      i++;
 800a3ce:	6a3b      	ldr	r3, [r7, #32]
 800a3d0:	3301      	adds	r3, #1
 800a3d2:	623b      	str	r3, [r7, #32]
      pDest++;
 800a3d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a3da:	8bfb      	ldrh	r3, [r7, #30]
 800a3dc:	3b01      	subs	r3, #1
 800a3de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a3e0:	8bfb      	ldrh	r3, [r7, #30]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1ea      	bne.n	800a3bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	372c      	adds	r7, #44	; 0x2c
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b085      	sub	sp, #20
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	785b      	ldrb	r3, [r3, #1]
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d12c      	bne.n	800a46a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	015a      	lsls	r2, r3, #5
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	4413      	add	r3, r2
 800a418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	db12      	blt.n	800a448 <USB_EPSetStall+0x54>
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d00f      	beq.n	800a448 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	015a      	lsls	r2, r3, #5
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	4413      	add	r3, r2
 800a430:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68ba      	ldr	r2, [r7, #8]
 800a438:	0151      	lsls	r1, r2, #5
 800a43a:	68fa      	ldr	r2, [r7, #12]
 800a43c:	440a      	add	r2, r1
 800a43e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a442:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a446:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	015a      	lsls	r2, r3, #5
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	4413      	add	r3, r2
 800a450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	0151      	lsls	r1, r2, #5
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	440a      	add	r2, r1
 800a45e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a462:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a466:	6013      	str	r3, [r2, #0]
 800a468:	e02b      	b.n	800a4c2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	015a      	lsls	r2, r3, #5
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	4413      	add	r3, r2
 800a472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	db12      	blt.n	800a4a2 <USB_EPSetStall+0xae>
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d00f      	beq.n	800a4a2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	015a      	lsls	r2, r3, #5
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	4413      	add	r3, r2
 800a48a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	0151      	lsls	r1, r2, #5
 800a494:	68fa      	ldr	r2, [r7, #12]
 800a496:	440a      	add	r2, r1
 800a498:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a49c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a4a0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	015a      	lsls	r2, r3, #5
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	68ba      	ldr	r2, [r7, #8]
 800a4b2:	0151      	lsls	r1, r2, #5
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	440a      	add	r2, r1
 800a4b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a4c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3714      	adds	r7, #20
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr

0800a4d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b085      	sub	sp, #20
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
 800a4d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	785b      	ldrb	r3, [r3, #1]
 800a4e8:	2b01      	cmp	r3, #1
 800a4ea:	d128      	bne.n	800a53e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	015a      	lsls	r2, r3, #5
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	4413      	add	r3, r2
 800a4f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	0151      	lsls	r1, r2, #5
 800a4fe:	68fa      	ldr	r2, [r7, #12]
 800a500:	440a      	add	r2, r1
 800a502:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a506:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a50a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	791b      	ldrb	r3, [r3, #4]
 800a510:	2b03      	cmp	r3, #3
 800a512:	d003      	beq.n	800a51c <USB_EPClearStall+0x4c>
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	791b      	ldrb	r3, [r3, #4]
 800a518:	2b02      	cmp	r3, #2
 800a51a:	d138      	bne.n	800a58e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	4413      	add	r3, r2
 800a524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	0151      	lsls	r1, r2, #5
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	440a      	add	r2, r1
 800a532:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a53a:	6013      	str	r3, [r2, #0]
 800a53c:	e027      	b.n	800a58e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	015a      	lsls	r2, r3, #5
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	4413      	add	r3, r2
 800a546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	68ba      	ldr	r2, [r7, #8]
 800a54e:	0151      	lsls	r1, r2, #5
 800a550:	68fa      	ldr	r2, [r7, #12]
 800a552:	440a      	add	r2, r1
 800a554:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a558:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a55c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	791b      	ldrb	r3, [r3, #4]
 800a562:	2b03      	cmp	r3, #3
 800a564:	d003      	beq.n	800a56e <USB_EPClearStall+0x9e>
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	791b      	ldrb	r3, [r3, #4]
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	d10f      	bne.n	800a58e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	015a      	lsls	r2, r3, #5
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	4413      	add	r3, r2
 800a576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68ba      	ldr	r2, [r7, #8]
 800a57e:	0151      	lsls	r1, r2, #5
 800a580:	68fa      	ldr	r2, [r7, #12]
 800a582:	440a      	add	r2, r1
 800a584:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a58c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a58e:	2300      	movs	r3, #0
}
 800a590:	4618      	mov	r0, r3
 800a592:	3714      	adds	r7, #20
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b085      	sub	sp, #20
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	460b      	mov	r3, r1
 800a5a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a5ba:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a5be:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5c6:	681a      	ldr	r2, [r3, #0]
 800a5c8:	78fb      	ldrb	r3, [r7, #3]
 800a5ca:	011b      	lsls	r3, r3, #4
 800a5cc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a5d0:	68f9      	ldr	r1, [r7, #12]
 800a5d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a5da:	2300      	movs	r3, #0
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3714      	adds	r7, #20
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr

0800a5e8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b085      	sub	sp, #20
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a602:	f023 0303 	bic.w	r3, r3, #3
 800a606:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a616:	f023 0302 	bic.w	r3, r3, #2
 800a61a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a61c:	2300      	movs	r3, #0
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3714      	adds	r7, #20
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr

0800a62a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a62a:	b480      	push	{r7}
 800a62c:	b085      	sub	sp, #20
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	68fa      	ldr	r2, [r7, #12]
 800a640:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a644:	f023 0303 	bic.w	r3, r3, #3
 800a648:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a650:	685b      	ldr	r3, [r3, #4]
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a658:	f043 0302 	orr.w	r3, r3, #2
 800a65c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a65e:	2300      	movs	r3, #0
}
 800a660:	4618      	mov	r0, r3
 800a662:	3714      	adds	r7, #20
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	695b      	ldr	r3, [r3, #20]
 800a678:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	699b      	ldr	r3, [r3, #24]
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	4013      	ands	r3, r2
 800a682:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a684:	68fb      	ldr	r3, [r7, #12]
}
 800a686:	4618      	mov	r0, r3
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a692:	b480      	push	{r7}
 800a694:	b085      	sub	sp, #20
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6ae:	69db      	ldr	r3, [r3, #28]
 800a6b0:	68ba      	ldr	r2, [r7, #8]
 800a6b2:	4013      	ands	r3, r2
 800a6b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	0c1b      	lsrs	r3, r3, #16
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3714      	adds	r7, #20
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c4:	4770      	bx	lr

0800a6c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a6c6:	b480      	push	{r7}
 800a6c8:	b085      	sub	sp, #20
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6d8:	699b      	ldr	r3, [r3, #24]
 800a6da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6e2:	69db      	ldr	r3, [r3, #28]
 800a6e4:	68ba      	ldr	r2, [r7, #8]
 800a6e6:	4013      	ands	r3, r2
 800a6e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	b29b      	uxth	r3, r3
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3714      	adds	r7, #20
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr

0800a6fa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a6fa:	b480      	push	{r7}
 800a6fc:	b085      	sub	sp, #20
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
 800a702:	460b      	mov	r3, r1
 800a704:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a70a:	78fb      	ldrb	r3, [r7, #3]
 800a70c:	015a      	lsls	r2, r3, #5
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	4413      	add	r3, r2
 800a712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a720:	695b      	ldr	r3, [r3, #20]
 800a722:	68ba      	ldr	r2, [r7, #8]
 800a724:	4013      	ands	r3, r2
 800a726:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a728:	68bb      	ldr	r3, [r7, #8]
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3714      	adds	r7, #20
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr

0800a736 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a736:	b480      	push	{r7}
 800a738:	b087      	sub	sp, #28
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
 800a73e:	460b      	mov	r3, r1
 800a740:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a74c:	691b      	ldr	r3, [r3, #16]
 800a74e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a758:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a75a:	78fb      	ldrb	r3, [r7, #3]
 800a75c:	f003 030f 	and.w	r3, r3, #15
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	fa22 f303 	lsr.w	r3, r2, r3
 800a766:	01db      	lsls	r3, r3, #7
 800a768:	b2db      	uxtb	r3, r3
 800a76a:	693a      	ldr	r2, [r7, #16]
 800a76c:	4313      	orrs	r3, r2
 800a76e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a770:	78fb      	ldrb	r3, [r7, #3]
 800a772:	015a      	lsls	r2, r3, #5
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	4413      	add	r3, r2
 800a778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	693a      	ldr	r2, [r7, #16]
 800a780:	4013      	ands	r3, r2
 800a782:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a784:	68bb      	ldr	r3, [r7, #8]
}
 800a786:	4618      	mov	r0, r3
 800a788:	371c      	adds	r7, #28
 800a78a:	46bd      	mov	sp, r7
 800a78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a790:	4770      	bx	lr

0800a792 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a792:	b480      	push	{r7}
 800a794:	b083      	sub	sp, #12
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	695b      	ldr	r3, [r3, #20]
 800a79e:	f003 0301 	and.w	r3, r3, #1
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	370c      	adds	r7, #12
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ac:	4770      	bx	lr
	...

0800a7b0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b085      	sub	sp, #20
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4b09      	ldr	r3, [pc, #36]	; (800a7f4 <USB_ActivateSetup+0x44>)
 800a7ce:	4013      	ands	r3, r2
 800a7d0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7d8:	685b      	ldr	r3, [r3, #4]
 800a7da:	68fa      	ldr	r2, [r7, #12]
 800a7dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3714      	adds	r7, #20
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr
 800a7f4:	fffff800 	.word	0xfffff800

0800a7f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b087      	sub	sp, #28
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	60f8      	str	r0, [r7, #12]
 800a800:	460b      	mov	r3, r1
 800a802:	607a      	str	r2, [r7, #4]
 800a804:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	333c      	adds	r3, #60	; 0x3c
 800a80e:	3304      	adds	r3, #4
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	4a26      	ldr	r2, [pc, #152]	; (800a8b0 <USB_EP0_OutStart+0xb8>)
 800a818:	4293      	cmp	r3, r2
 800a81a:	d90a      	bls.n	800a832 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a828:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a82c:	d101      	bne.n	800a832 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a82e:	2300      	movs	r3, #0
 800a830:	e037      	b.n	800a8a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a838:	461a      	mov	r2, r3
 800a83a:	2300      	movs	r3, #0
 800a83c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a844:	691b      	ldr	r3, [r3, #16]
 800a846:	697a      	ldr	r2, [r7, #20]
 800a848:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a84c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a850:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a858:	691b      	ldr	r3, [r3, #16]
 800a85a:	697a      	ldr	r2, [r7, #20]
 800a85c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a860:	f043 0318 	orr.w	r3, r3, #24
 800a864:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a86c:	691b      	ldr	r3, [r3, #16]
 800a86e:	697a      	ldr	r2, [r7, #20]
 800a870:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a874:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a878:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a87a:	7afb      	ldrb	r3, [r7, #11]
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d10f      	bne.n	800a8a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a886:	461a      	mov	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	697a      	ldr	r2, [r7, #20]
 800a896:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a89a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a89e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a8a0:	2300      	movs	r3, #0
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	371c      	adds	r7, #28
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ac:	4770      	bx	lr
 800a8ae:	bf00      	nop
 800a8b0:	4f54300a 	.word	0x4f54300a

0800a8b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	4a13      	ldr	r2, [pc, #76]	; (800a918 <USB_CoreReset+0x64>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d901      	bls.n	800a8d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a8ce:	2303      	movs	r3, #3
 800a8d0:	e01b      	b.n	800a90a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	691b      	ldr	r3, [r3, #16]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	daf2      	bge.n	800a8c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	691b      	ldr	r3, [r3, #16]
 800a8e2:	f043 0201 	orr.w	r2, r3, #1
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	4a09      	ldr	r2, [pc, #36]	; (800a918 <USB_CoreReset+0x64>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d901      	bls.n	800a8fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a8f8:	2303      	movs	r3, #3
 800a8fa:	e006      	b.n	800a90a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	691b      	ldr	r3, [r3, #16]
 800a900:	f003 0301 	and.w	r3, r3, #1
 800a904:	2b01      	cmp	r3, #1
 800a906:	d0f0      	beq.n	800a8ea <USB_CoreReset+0x36>

  return HAL_OK;
 800a908:	2300      	movs	r3, #0
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3714      	adds	r7, #20
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr
 800a916:	bf00      	nop
 800a918:	00030d40 	.word	0x00030d40

0800a91c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

uint8_t MX_FATFS_Init(void)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a920:	4905      	ldr	r1, [pc, #20]	; (800a938 <MX_FATFS_Init+0x1c>)
 800a922:	4806      	ldr	r0, [pc, #24]	; (800a93c <MX_FATFS_Init+0x20>)
 800a924:	f005 f9e4 	bl	800fcf0 <FATFS_LinkDriver>
 800a928:	4603      	mov	r3, r0
 800a92a:	461a      	mov	r2, r3
 800a92c:	4b04      	ldr	r3, [pc, #16]	; (800a940 <MX_FATFS_Init+0x24>)
 800a92e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  return retSD;
 800a930:	4b03      	ldr	r3, [pc, #12]	; (800a940 <MX_FATFS_Init+0x24>)
 800a932:	781b      	ldrb	r3, [r3, #0]
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a934:	4618      	mov	r0, r3
 800a936:	bd80      	pop	{r7, pc}
 800a938:	20002518 	.word	0x20002518
 800a93c:	080122ac 	.word	0x080122ac
 800a940:	20002514 	.word	0x20002514

0800a944 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a944:	b480      	push	{r7}
 800a946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a948:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a95a:	2300      	movs	r3, #0
 800a95c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a95e:	f000 f888 	bl	800aa72 <BSP_SD_IsDetected>
 800a962:	4603      	mov	r3, r0
 800a964:	2b01      	cmp	r3, #1
 800a966:	d001      	beq.n	800a96c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a968:	2302      	movs	r3, #2
 800a96a:	e005      	b.n	800a978 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a96c:	4804      	ldr	r0, [pc, #16]	; (800a980 <BSP_SD_Init+0x2c>)
 800a96e:	f7fc f843 	bl	80069f8 <HAL_SD_Init>
 800a972:	4603      	mov	r3, r0
 800a974:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800a976:	79fb      	ldrb	r3, [r7, #7]
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}
 800a980:	20000204 	.word	0x20000204

0800a984 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b086      	sub	sp, #24
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a990:	2300      	movs	r3, #0
 800a992:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	68ba      	ldr	r2, [r7, #8]
 800a998:	68f9      	ldr	r1, [r7, #12]
 800a99a:	4806      	ldr	r0, [pc, #24]	; (800a9b4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a99c:	f7fc f8e4 	bl	8006b68 <HAL_SD_ReadBlocks_DMA>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d001      	beq.n	800a9aa <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a9aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3718      	adds	r7, #24
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}
 800a9b4:	20000204 	.word	0x20000204

0800a9b8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b086      	sub	sp, #24
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	60f8      	str	r0, [r7, #12]
 800a9c0:	60b9      	str	r1, [r7, #8]
 800a9c2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	68ba      	ldr	r2, [r7, #8]
 800a9cc:	68f9      	ldr	r1, [r7, #12]
 800a9ce:	4806      	ldr	r0, [pc, #24]	; (800a9e8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a9d0:	f7fc f9ac 	bl	8006d2c <HAL_SD_WriteBlocks_DMA>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d001      	beq.n	800a9de <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a9de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3718      	adds	r7, #24
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	20000204 	.word	0x20000204

0800a9ec <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a9f0:	4805      	ldr	r0, [pc, #20]	; (800aa08 <BSP_SD_GetCardState+0x1c>)
 800a9f2:	f7fc fdd1 	bl	8007598 <HAL_SD_GetCardState>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b04      	cmp	r3, #4
 800a9fa:	bf14      	ite	ne
 800a9fc:	2301      	movne	r3, #1
 800a9fe:	2300      	moveq	r3, #0
 800aa00:	b2db      	uxtb	r3, r3
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	bd80      	pop	{r7, pc}
 800aa06:	bf00      	nop
 800aa08:	20000204 	.word	0x20000204

0800aa0c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b082      	sub	sp, #8
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800aa14:	6879      	ldr	r1, [r7, #4]
 800aa16:	4803      	ldr	r0, [pc, #12]	; (800aa24 <BSP_SD_GetCardInfo+0x18>)
 800aa18:	f7fc fd92 	bl	8007540 <HAL_SD_GetCardInfo>
}
 800aa1c:	bf00      	nop
 800aa1e:	3708      	adds	r7, #8
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	20000204 	.word	0x20000204

0800aa28 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800aa30:	f000 f818 	bl	800aa64 <BSP_SD_AbortCallback>
}
 800aa34:	bf00      	nop
 800aa36:	3708      	adds	r7, #8
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b082      	sub	sp, #8
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800aa44:	f000 f9a8 	bl	800ad98 <BSP_SD_WriteCpltCallback>
}
 800aa48:	bf00      	nop
 800aa4a:	3708      	adds	r7, #8
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b082      	sub	sp, #8
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800aa58:	f000 f9aa 	bl	800adb0 <BSP_SD_ReadCpltCallback>
}
 800aa5c:	bf00      	nop
 800aa5e:	3708      	adds	r7, #8
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800aa64:	b480      	push	{r7}
 800aa66:	af00      	add	r7, sp, #0

}
 800aa68:	bf00      	nop
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa70:	4770      	bx	lr

0800aa72 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800aa72:	b580      	push	{r7, lr}
 800aa74:	b082      	sub	sp, #8
 800aa76:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800aa78:	2301      	movs	r3, #1
 800aa7a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800aa7c:	f000 f80c 	bl	800aa98 <BSP_PlatformIsDetected>
 800aa80:	4603      	mov	r3, r0
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d101      	bne.n	800aa8a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800aa86:	2300      	movs	r3, #0
 800aa88:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800aa8a:	79fb      	ldrb	r3, [r7, #7]
 800aa8c:	b2db      	uxtb	r3, r3
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3708      	adds	r7, #8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
	...

0800aa98 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b082      	sub	sp, #8
 800aa9c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_SET)
 800aaa2:	2104      	movs	r1, #4
 800aaa4:	4806      	ldr	r0, [pc, #24]	; (800aac0 <BSP_PlatformIsDetected+0x28>)
 800aaa6:	f7f8 fe1f 	bl	80036e8 <HAL_GPIO_ReadPin>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d001      	beq.n	800aab4 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800aab0:	2300      	movs	r3, #0
 800aab2:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800aab4:	79fb      	ldrb	r3, [r7, #7]
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3708      	adds	r7, #8
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	40021800 	.word	0x40021800

0800aac4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b084      	sub	sp, #16
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800aacc:	f7f7 f94c 	bl	8001d68 <HAL_GetTick>
 800aad0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800aad2:	e006      	b.n	800aae2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800aad4:	f7ff ff8a 	bl	800a9ec <BSP_SD_GetCardState>
 800aad8:	4603      	mov	r3, r0
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d101      	bne.n	800aae2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800aade:	2300      	movs	r3, #0
 800aae0:	e009      	b.n	800aaf6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800aae2:	f7f7 f941 	bl	8001d68 <HAL_GetTick>
 800aae6:	4602      	mov	r2, r0
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	1ad3      	subs	r3, r2, r3
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d8f0      	bhi.n	800aad4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800aaf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3710      	adds	r7, #16
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
	...

0800ab00 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b082      	sub	sp, #8
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	4603      	mov	r3, r0
 800ab08:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ab0a:	4b0b      	ldr	r3, [pc, #44]	; (800ab38 <SD_CheckStatus+0x38>)
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800ab10:	f7ff ff6c 	bl	800a9ec <BSP_SD_GetCardState>
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d107      	bne.n	800ab2a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ab1a:	4b07      	ldr	r3, [pc, #28]	; (800ab38 <SD_CheckStatus+0x38>)
 800ab1c:	781b      	ldrb	r3, [r3, #0]
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	f023 0301 	bic.w	r3, r3, #1
 800ab24:	b2da      	uxtb	r2, r3
 800ab26:	4b04      	ldr	r3, [pc, #16]	; (800ab38 <SD_CheckStatus+0x38>)
 800ab28:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ab2a:	4b03      	ldr	r3, [pc, #12]	; (800ab38 <SD_CheckStatus+0x38>)
 800ab2c:	781b      	ldrb	r3, [r3, #0]
 800ab2e:	b2db      	uxtb	r3, r3
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3708      	adds	r7, #8
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}
 800ab38:	2000000d 	.word	0x2000000d

0800ab3c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	4603      	mov	r3, r0
 800ab44:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800ab46:	f7ff ff05 	bl	800a954 <BSP_SD_Init>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d107      	bne.n	800ab60 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800ab50:	79fb      	ldrb	r3, [r7, #7]
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7ff ffd4 	bl	800ab00 <SD_CheckStatus>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	4b04      	ldr	r3, [pc, #16]	; (800ab70 <SD_initialize+0x34>)
 800ab5e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800ab60:	4b03      	ldr	r3, [pc, #12]	; (800ab70 <SD_initialize+0x34>)
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	b2db      	uxtb	r3, r3
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	2000000d 	.word	0x2000000d

0800ab74 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ab7e:	79fb      	ldrb	r3, [r7, #7]
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7ff ffbd 	bl	800ab00 <SD_CheckStatus>
 800ab86:	4603      	mov	r3, r0
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3708      	adds	r7, #8
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	60b9      	str	r1, [r7, #8]
 800ab98:	607a      	str	r2, [r7, #4]
 800ab9a:	603b      	str	r3, [r7, #0]
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800aba4:	f247 5030 	movw	r0, #30000	; 0x7530
 800aba8:	f7ff ff8c 	bl	800aac4 <SD_CheckStatusWithTimeout>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	da01      	bge.n	800abb6 <SD_read+0x26>
  {
    return res;
 800abb2:	7dfb      	ldrb	r3, [r7, #23]
 800abb4:	e03b      	b.n	800ac2e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	6879      	ldr	r1, [r7, #4]
 800abba:	68b8      	ldr	r0, [r7, #8]
 800abbc:	f7ff fee2 	bl	800a984 <BSP_SD_ReadBlocks_DMA>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d132      	bne.n	800ac2c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800abc6:	4b1c      	ldr	r3, [pc, #112]	; (800ac38 <SD_read+0xa8>)
 800abc8:	2200      	movs	r2, #0
 800abca:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800abcc:	f7f7 f8cc 	bl	8001d68 <HAL_GetTick>
 800abd0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800abd2:	bf00      	nop
 800abd4:	4b18      	ldr	r3, [pc, #96]	; (800ac38 <SD_read+0xa8>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d108      	bne.n	800abee <SD_read+0x5e>
 800abdc:	f7f7 f8c4 	bl	8001d68 <HAL_GetTick>
 800abe0:	4602      	mov	r2, r0
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	f247 522f 	movw	r2, #29999	; 0x752f
 800abea:	4293      	cmp	r3, r2
 800abec:	d9f2      	bls.n	800abd4 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800abee:	4b12      	ldr	r3, [pc, #72]	; (800ac38 <SD_read+0xa8>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d102      	bne.n	800abfc <SD_read+0x6c>
      {
        res = RES_ERROR;
 800abf6:	2301      	movs	r3, #1
 800abf8:	75fb      	strb	r3, [r7, #23]
 800abfa:	e017      	b.n	800ac2c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800abfc:	4b0e      	ldr	r3, [pc, #56]	; (800ac38 <SD_read+0xa8>)
 800abfe:	2200      	movs	r2, #0
 800ac00:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ac02:	f7f7 f8b1 	bl	8001d68 <HAL_GetTick>
 800ac06:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ac08:	e007      	b.n	800ac1a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ac0a:	f7ff feef 	bl	800a9ec <BSP_SD_GetCardState>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d102      	bne.n	800ac1a <SD_read+0x8a>
          {
            res = RES_OK;
 800ac14:	2300      	movs	r3, #0
 800ac16:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800ac18:	e008      	b.n	800ac2c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ac1a:	f7f7 f8a5 	bl	8001d68 <HAL_GetTick>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	1ad3      	subs	r3, r2, r3
 800ac24:	f247 522f 	movw	r2, #29999	; 0x752f
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d9ee      	bls.n	800ac0a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800ac2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3718      	adds	r7, #24
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	20002984 	.word	0x20002984

0800ac3c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b086      	sub	sp, #24
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60b9      	str	r1, [r7, #8]
 800ac44:	607a      	str	r2, [r7, #4]
 800ac46:	603b      	str	r3, [r7, #0]
 800ac48:	4603      	mov	r3, r0
 800ac4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ac50:	4b24      	ldr	r3, [pc, #144]	; (800ace4 <SD_write+0xa8>)
 800ac52:	2200      	movs	r2, #0
 800ac54:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ac56:	f247 5030 	movw	r0, #30000	; 0x7530
 800ac5a:	f7ff ff33 	bl	800aac4 <SD_CheckStatusWithTimeout>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	da01      	bge.n	800ac68 <SD_write+0x2c>
  {
    return res;
 800ac64:	7dfb      	ldrb	r3, [r7, #23]
 800ac66:	e038      	b.n	800acda <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ac68:	683a      	ldr	r2, [r7, #0]
 800ac6a:	6879      	ldr	r1, [r7, #4]
 800ac6c:	68b8      	ldr	r0, [r7, #8]
 800ac6e:	f7ff fea3 	bl	800a9b8 <BSP_SD_WriteBlocks_DMA>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d12f      	bne.n	800acd8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ac78:	f7f7 f876 	bl	8001d68 <HAL_GetTick>
 800ac7c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ac7e:	bf00      	nop
 800ac80:	4b18      	ldr	r3, [pc, #96]	; (800ace4 <SD_write+0xa8>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d108      	bne.n	800ac9a <SD_write+0x5e>
 800ac88:	f7f7 f86e 	bl	8001d68 <HAL_GetTick>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	f247 522f 	movw	r2, #29999	; 0x752f
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d9f2      	bls.n	800ac80 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800ac9a:	4b12      	ldr	r3, [pc, #72]	; (800ace4 <SD_write+0xa8>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d102      	bne.n	800aca8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800aca2:	2301      	movs	r3, #1
 800aca4:	75fb      	strb	r3, [r7, #23]
 800aca6:	e017      	b.n	800acd8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800aca8:	4b0e      	ldr	r3, [pc, #56]	; (800ace4 <SD_write+0xa8>)
 800acaa:	2200      	movs	r2, #0
 800acac:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800acae:	f7f7 f85b 	bl	8001d68 <HAL_GetTick>
 800acb2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800acb4:	e007      	b.n	800acc6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800acb6:	f7ff fe99 	bl	800a9ec <BSP_SD_GetCardState>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d102      	bne.n	800acc6 <SD_write+0x8a>
          {
            res = RES_OK;
 800acc0:	2300      	movs	r3, #0
 800acc2:	75fb      	strb	r3, [r7, #23]
            break;
 800acc4:	e008      	b.n	800acd8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800acc6:	f7f7 f84f 	bl	8001d68 <HAL_GetTick>
 800acca:	4602      	mov	r2, r0
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	1ad3      	subs	r3, r2, r3
 800acd0:	f247 522f 	movw	r2, #29999	; 0x752f
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d9ee      	bls.n	800acb6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800acd8:	7dfb      	ldrb	r3, [r7, #23]
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3718      	adds	r7, #24
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
 800ace2:	bf00      	nop
 800ace4:	20002980 	.word	0x20002980

0800ace8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b08c      	sub	sp, #48	; 0x30
 800acec:	af00      	add	r7, sp, #0
 800acee:	4603      	mov	r3, r0
 800acf0:	603a      	str	r2, [r7, #0]
 800acf2:	71fb      	strb	r3, [r7, #7]
 800acf4:	460b      	mov	r3, r1
 800acf6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800acf8:	2301      	movs	r3, #1
 800acfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800acfe:	4b25      	ldr	r3, [pc, #148]	; (800ad94 <SD_ioctl+0xac>)
 800ad00:	781b      	ldrb	r3, [r3, #0]
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	f003 0301 	and.w	r3, r3, #1
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d001      	beq.n	800ad10 <SD_ioctl+0x28>
 800ad0c:	2303      	movs	r3, #3
 800ad0e:	e03c      	b.n	800ad8a <SD_ioctl+0xa2>

  switch (cmd)
 800ad10:	79bb      	ldrb	r3, [r7, #6]
 800ad12:	2b03      	cmp	r3, #3
 800ad14:	d834      	bhi.n	800ad80 <SD_ioctl+0x98>
 800ad16:	a201      	add	r2, pc, #4	; (adr r2, 800ad1c <SD_ioctl+0x34>)
 800ad18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad1c:	0800ad2d 	.word	0x0800ad2d
 800ad20:	0800ad35 	.word	0x0800ad35
 800ad24:	0800ad4d 	.word	0x0800ad4d
 800ad28:	0800ad67 	.word	0x0800ad67
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad32:	e028      	b.n	800ad86 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ad34:	f107 030c 	add.w	r3, r7, #12
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f7ff fe67 	bl	800aa0c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ad3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ad44:	2300      	movs	r3, #0
 800ad46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad4a:	e01c      	b.n	800ad86 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ad4c:	f107 030c 	add.w	r3, r7, #12
 800ad50:	4618      	mov	r0, r3
 800ad52:	f7ff fe5b 	bl	800aa0c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ad56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad58:	b29a      	uxth	r2, r3
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad64:	e00f      	b.n	800ad86 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ad66:	f107 030c 	add.w	r3, r7, #12
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7ff fe4e 	bl	800aa0c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ad70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad72:	0a5a      	lsrs	r2, r3, #9
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad7e:	e002      	b.n	800ad86 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ad80:	2304      	movs	r3, #4
 800ad82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800ad86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3730      	adds	r7, #48	; 0x30
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}
 800ad92:	bf00      	nop
 800ad94:	2000000d 	.word	0x2000000d

0800ad98 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800ad9c:	4b03      	ldr	r3, [pc, #12]	; (800adac <BSP_SD_WriteCpltCallback+0x14>)
 800ad9e:	2201      	movs	r2, #1
 800ada0:	601a      	str	r2, [r3, #0]
}
 800ada2:	bf00      	nop
 800ada4:	46bd      	mov	sp, r7
 800ada6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adaa:	4770      	bx	lr
 800adac:	20002980 	.word	0x20002980

0800adb0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800adb0:	b480      	push	{r7}
 800adb2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800adb4:	4b03      	ldr	r3, [pc, #12]	; (800adc4 <BSP_SD_ReadCpltCallback+0x14>)
 800adb6:	2201      	movs	r2, #1
 800adb8:	601a      	str	r2, [r3, #0]
}
 800adba:	bf00      	nop
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr
 800adc4:	20002984 	.word	0x20002984

0800adc8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
 800add0:	460b      	mov	r3, r1
 800add2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800add4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800add8:	f005 fde6 	bl	80109a8 <malloc>
 800addc:	4603      	mov	r3, r0
 800adde:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d109      	bne.n	800adfa <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	32b0      	adds	r2, #176	; 0xb0
 800adf0:	2100      	movs	r1, #0
 800adf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800adf6:	2302      	movs	r3, #2
 800adf8:	e0d4      	b.n	800afa4 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800adfa:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800adfe:	2100      	movs	r1, #0
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f006 f800 	bl	8010e06 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	32b0      	adds	r2, #176	; 0xb0
 800ae10:	68f9      	ldr	r1, [r7, #12]
 800ae12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	32b0      	adds	r2, #176	; 0xb0
 800ae20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	7c1b      	ldrb	r3, [r3, #16]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d138      	bne.n	800aea4 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ae32:	4b5e      	ldr	r3, [pc, #376]	; (800afac <USBD_CDC_Init+0x1e4>)
 800ae34:	7819      	ldrb	r1, [r3, #0]
 800ae36:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae3a:	2202      	movs	r2, #2
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f005 fc10 	bl	8010662 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ae42:	4b5a      	ldr	r3, [pc, #360]	; (800afac <USBD_CDC_Init+0x1e4>)
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	f003 020f 	and.w	r2, r3, #15
 800ae4a:	6879      	ldr	r1, [r7, #4]
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4413      	add	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	440b      	add	r3, r1
 800ae56:	3324      	adds	r3, #36	; 0x24
 800ae58:	2201      	movs	r2, #1
 800ae5a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ae5c:	4b54      	ldr	r3, [pc, #336]	; (800afb0 <USBD_CDC_Init+0x1e8>)
 800ae5e:	7819      	ldrb	r1, [r3, #0]
 800ae60:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae64:	2202      	movs	r2, #2
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f005 fbfb 	bl	8010662 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ae6c:	4b50      	ldr	r3, [pc, #320]	; (800afb0 <USBD_CDC_Init+0x1e8>)
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	f003 020f 	and.w	r2, r3, #15
 800ae74:	6879      	ldr	r1, [r7, #4]
 800ae76:	4613      	mov	r3, r2
 800ae78:	009b      	lsls	r3, r3, #2
 800ae7a:	4413      	add	r3, r2
 800ae7c:	009b      	lsls	r3, r3, #2
 800ae7e:	440b      	add	r3, r1
 800ae80:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ae84:	2201      	movs	r2, #1
 800ae86:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ae88:	4b4a      	ldr	r3, [pc, #296]	; (800afb4 <USBD_CDC_Init+0x1ec>)
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	f003 020f 	and.w	r2, r3, #15
 800ae90:	6879      	ldr	r1, [r7, #4]
 800ae92:	4613      	mov	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4413      	add	r3, r2
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	440b      	add	r3, r1
 800ae9c:	3326      	adds	r3, #38	; 0x26
 800ae9e:	2210      	movs	r2, #16
 800aea0:	801a      	strh	r2, [r3, #0]
 800aea2:	e035      	b.n	800af10 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aea4:	4b41      	ldr	r3, [pc, #260]	; (800afac <USBD_CDC_Init+0x1e4>)
 800aea6:	7819      	ldrb	r1, [r3, #0]
 800aea8:	2340      	movs	r3, #64	; 0x40
 800aeaa:	2202      	movs	r2, #2
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f005 fbd8 	bl	8010662 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aeb2:	4b3e      	ldr	r3, [pc, #248]	; (800afac <USBD_CDC_Init+0x1e4>)
 800aeb4:	781b      	ldrb	r3, [r3, #0]
 800aeb6:	f003 020f 	and.w	r2, r3, #15
 800aeba:	6879      	ldr	r1, [r7, #4]
 800aebc:	4613      	mov	r3, r2
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	4413      	add	r3, r2
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	440b      	add	r3, r1
 800aec6:	3324      	adds	r3, #36	; 0x24
 800aec8:	2201      	movs	r2, #1
 800aeca:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800aecc:	4b38      	ldr	r3, [pc, #224]	; (800afb0 <USBD_CDC_Init+0x1e8>)
 800aece:	7819      	ldrb	r1, [r3, #0]
 800aed0:	2340      	movs	r3, #64	; 0x40
 800aed2:	2202      	movs	r2, #2
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f005 fbc4 	bl	8010662 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800aeda:	4b35      	ldr	r3, [pc, #212]	; (800afb0 <USBD_CDC_Init+0x1e8>)
 800aedc:	781b      	ldrb	r3, [r3, #0]
 800aede:	f003 020f 	and.w	r2, r3, #15
 800aee2:	6879      	ldr	r1, [r7, #4]
 800aee4:	4613      	mov	r3, r2
 800aee6:	009b      	lsls	r3, r3, #2
 800aee8:	4413      	add	r3, r2
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	440b      	add	r3, r1
 800aeee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800aef2:	2201      	movs	r2, #1
 800aef4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800aef6:	4b2f      	ldr	r3, [pc, #188]	; (800afb4 <USBD_CDC_Init+0x1ec>)
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	f003 020f 	and.w	r2, r3, #15
 800aefe:	6879      	ldr	r1, [r7, #4]
 800af00:	4613      	mov	r3, r2
 800af02:	009b      	lsls	r3, r3, #2
 800af04:	4413      	add	r3, r2
 800af06:	009b      	lsls	r3, r3, #2
 800af08:	440b      	add	r3, r1
 800af0a:	3326      	adds	r3, #38	; 0x26
 800af0c:	2210      	movs	r2, #16
 800af0e:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800af10:	4b28      	ldr	r3, [pc, #160]	; (800afb4 <USBD_CDC_Init+0x1ec>)
 800af12:	7819      	ldrb	r1, [r3, #0]
 800af14:	2308      	movs	r3, #8
 800af16:	2203      	movs	r2, #3
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f005 fba2 	bl	8010662 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800af1e:	4b25      	ldr	r3, [pc, #148]	; (800afb4 <USBD_CDC_Init+0x1ec>)
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	f003 020f 	and.w	r2, r3, #15
 800af26:	6879      	ldr	r1, [r7, #4]
 800af28:	4613      	mov	r3, r2
 800af2a:	009b      	lsls	r3, r3, #2
 800af2c:	4413      	add	r3, r2
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	440b      	add	r3, r1
 800af32:	3324      	adds	r3, #36	; 0x24
 800af34:	2201      	movs	r2, #1
 800af36:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2200      	movs	r2, #0
 800af3c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800af46:	687a      	ldr	r2, [r7, #4]
 800af48:	33b0      	adds	r3, #176	; 0xb0
 800af4a:	009b      	lsls	r3, r3, #2
 800af4c:	4413      	add	r3, r2
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	2200      	movs	r2, #0
 800af58:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2200      	movs	r2, #0
 800af60:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d101      	bne.n	800af72 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800af6e:	2302      	movs	r3, #2
 800af70:	e018      	b.n	800afa4 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	7c1b      	ldrb	r3, [r3, #16]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d10a      	bne.n	800af90 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800af7a:	4b0d      	ldr	r3, [pc, #52]	; (800afb0 <USBD_CDC_Init+0x1e8>)
 800af7c:	7819      	ldrb	r1, [r3, #0]
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af84:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f005 fc59 	bl	8010840 <USBD_LL_PrepareReceive>
 800af8e:	e008      	b.n	800afa2 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800af90:	4b07      	ldr	r3, [pc, #28]	; (800afb0 <USBD_CDC_Init+0x1e8>)
 800af92:	7819      	ldrb	r1, [r3, #0]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af9a:	2340      	movs	r3, #64	; 0x40
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f005 fc4f 	bl	8010840 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800afa2:	2300      	movs	r3, #0
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3710      	adds	r7, #16
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}
 800afac:	20000097 	.word	0x20000097
 800afb0:	20000098 	.word	0x20000098
 800afb4:	20000099 	.word	0x20000099

0800afb8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b082      	sub	sp, #8
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
 800afc0:	460b      	mov	r3, r1
 800afc2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800afc4:	4b3a      	ldr	r3, [pc, #232]	; (800b0b0 <USBD_CDC_DeInit+0xf8>)
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	4619      	mov	r1, r3
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f005 fb6f 	bl	80106ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800afd0:	4b37      	ldr	r3, [pc, #220]	; (800b0b0 <USBD_CDC_DeInit+0xf8>)
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	f003 020f 	and.w	r2, r3, #15
 800afd8:	6879      	ldr	r1, [r7, #4]
 800afda:	4613      	mov	r3, r2
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	4413      	add	r3, r2
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	440b      	add	r3, r1
 800afe4:	3324      	adds	r3, #36	; 0x24
 800afe6:	2200      	movs	r2, #0
 800afe8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800afea:	4b32      	ldr	r3, [pc, #200]	; (800b0b4 <USBD_CDC_DeInit+0xfc>)
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	4619      	mov	r1, r3
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f005 fb5c 	bl	80106ae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800aff6:	4b2f      	ldr	r3, [pc, #188]	; (800b0b4 <USBD_CDC_DeInit+0xfc>)
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	f003 020f 	and.w	r2, r3, #15
 800affe:	6879      	ldr	r1, [r7, #4]
 800b000:	4613      	mov	r3, r2
 800b002:	009b      	lsls	r3, r3, #2
 800b004:	4413      	add	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	440b      	add	r3, r1
 800b00a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b00e:	2200      	movs	r2, #0
 800b010:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b012:	4b29      	ldr	r3, [pc, #164]	; (800b0b8 <USBD_CDC_DeInit+0x100>)
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	4619      	mov	r1, r3
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f005 fb48 	bl	80106ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b01e:	4b26      	ldr	r3, [pc, #152]	; (800b0b8 <USBD_CDC_DeInit+0x100>)
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	f003 020f 	and.w	r2, r3, #15
 800b026:	6879      	ldr	r1, [r7, #4]
 800b028:	4613      	mov	r3, r2
 800b02a:	009b      	lsls	r3, r3, #2
 800b02c:	4413      	add	r3, r2
 800b02e:	009b      	lsls	r3, r3, #2
 800b030:	440b      	add	r3, r1
 800b032:	3324      	adds	r3, #36	; 0x24
 800b034:	2200      	movs	r2, #0
 800b036:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b038:	4b1f      	ldr	r3, [pc, #124]	; (800b0b8 <USBD_CDC_DeInit+0x100>)
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	f003 020f 	and.w	r2, r3, #15
 800b040:	6879      	ldr	r1, [r7, #4]
 800b042:	4613      	mov	r3, r2
 800b044:	009b      	lsls	r3, r3, #2
 800b046:	4413      	add	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	440b      	add	r3, r1
 800b04c:	3326      	adds	r3, #38	; 0x26
 800b04e:	2200      	movs	r2, #0
 800b050:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	32b0      	adds	r2, #176	; 0xb0
 800b05c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d01f      	beq.n	800b0a4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	33b0      	adds	r3, #176	; 0xb0
 800b06e:	009b      	lsls	r3, r3, #2
 800b070:	4413      	add	r3, r2
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	32b0      	adds	r2, #176	; 0xb0
 800b082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b086:	4618      	mov	r0, r3
 800b088:	f005 fc96 	bl	80109b8 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	32b0      	adds	r2, #176	; 0xb0
 800b096:	2100      	movs	r1, #0
 800b098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b0a4:	2300      	movs	r3, #0
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3708      	adds	r7, #8
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}
 800b0ae:	bf00      	nop
 800b0b0:	20000097 	.word	0x20000097
 800b0b4:	20000098 	.word	0x20000098
 800b0b8:	20000099 	.word	0x20000099

0800b0bc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b086      	sub	sp, #24
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	32b0      	adds	r2, #176	; 0xb0
 800b0d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0d4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d101      	bne.n	800b0ec <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b0e8:	2303      	movs	r3, #3
 800b0ea:	e0bf      	b.n	800b26c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d050      	beq.n	800b19a <USBD_CDC_Setup+0xde>
 800b0f8:	2b20      	cmp	r3, #32
 800b0fa:	f040 80af 	bne.w	800b25c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	88db      	ldrh	r3, [r3, #6]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d03a      	beq.n	800b17c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	781b      	ldrb	r3, [r3, #0]
 800b10a:	b25b      	sxtb	r3, r3
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	da1b      	bge.n	800b148 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	33b0      	adds	r3, #176	; 0xb0
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	4413      	add	r3, r2
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	689b      	ldr	r3, [r3, #8]
 800b122:	683a      	ldr	r2, [r7, #0]
 800b124:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b126:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b128:	683a      	ldr	r2, [r7, #0]
 800b12a:	88d2      	ldrh	r2, [r2, #6]
 800b12c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	88db      	ldrh	r3, [r3, #6]
 800b132:	2b07      	cmp	r3, #7
 800b134:	bf28      	it	cs
 800b136:	2307      	movcs	r3, #7
 800b138:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	89fa      	ldrh	r2, [r7, #14]
 800b13e:	4619      	mov	r1, r3
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f001 fdad 	bl	800cca0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b146:	e090      	b.n	800b26a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	785a      	ldrb	r2, [r3, #1]
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	88db      	ldrh	r3, [r3, #6]
 800b156:	2b3f      	cmp	r3, #63	; 0x3f
 800b158:	d803      	bhi.n	800b162 <USBD_CDC_Setup+0xa6>
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	88db      	ldrh	r3, [r3, #6]
 800b15e:	b2da      	uxtb	r2, r3
 800b160:	e000      	b.n	800b164 <USBD_CDC_Setup+0xa8>
 800b162:	2240      	movs	r2, #64	; 0x40
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b16a:	6939      	ldr	r1, [r7, #16]
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800b172:	461a      	mov	r2, r3
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f001 fdbf 	bl	800ccf8 <USBD_CtlPrepareRx>
      break;
 800b17a:	e076      	b.n	800b26a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	33b0      	adds	r3, #176	; 0xb0
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	4413      	add	r3, r2
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	689b      	ldr	r3, [r3, #8]
 800b18e:	683a      	ldr	r2, [r7, #0]
 800b190:	7850      	ldrb	r0, [r2, #1]
 800b192:	2200      	movs	r2, #0
 800b194:	6839      	ldr	r1, [r7, #0]
 800b196:	4798      	blx	r3
      break;
 800b198:	e067      	b.n	800b26a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	785b      	ldrb	r3, [r3, #1]
 800b19e:	2b0b      	cmp	r3, #11
 800b1a0:	d851      	bhi.n	800b246 <USBD_CDC_Setup+0x18a>
 800b1a2:	a201      	add	r2, pc, #4	; (adr r2, 800b1a8 <USBD_CDC_Setup+0xec>)
 800b1a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1a8:	0800b1d9 	.word	0x0800b1d9
 800b1ac:	0800b255 	.word	0x0800b255
 800b1b0:	0800b247 	.word	0x0800b247
 800b1b4:	0800b247 	.word	0x0800b247
 800b1b8:	0800b247 	.word	0x0800b247
 800b1bc:	0800b247 	.word	0x0800b247
 800b1c0:	0800b247 	.word	0x0800b247
 800b1c4:	0800b247 	.word	0x0800b247
 800b1c8:	0800b247 	.word	0x0800b247
 800b1cc:	0800b247 	.word	0x0800b247
 800b1d0:	0800b203 	.word	0x0800b203
 800b1d4:	0800b22d 	.word	0x0800b22d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	2b03      	cmp	r3, #3
 800b1e2:	d107      	bne.n	800b1f4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b1e4:	f107 030a 	add.w	r3, r7, #10
 800b1e8:	2202      	movs	r2, #2
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f001 fd57 	bl	800cca0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b1f2:	e032      	b.n	800b25a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b1f4:	6839      	ldr	r1, [r7, #0]
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f001 fce1 	bl	800cbbe <USBD_CtlError>
            ret = USBD_FAIL;
 800b1fc:	2303      	movs	r3, #3
 800b1fe:	75fb      	strb	r3, [r7, #23]
          break;
 800b200:	e02b      	b.n	800b25a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	2b03      	cmp	r3, #3
 800b20c:	d107      	bne.n	800b21e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b20e:	f107 030d 	add.w	r3, r7, #13
 800b212:	2201      	movs	r2, #1
 800b214:	4619      	mov	r1, r3
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f001 fd42 	bl	800cca0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b21c:	e01d      	b.n	800b25a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b21e:	6839      	ldr	r1, [r7, #0]
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f001 fccc 	bl	800cbbe <USBD_CtlError>
            ret = USBD_FAIL;
 800b226:	2303      	movs	r3, #3
 800b228:	75fb      	strb	r3, [r7, #23]
          break;
 800b22a:	e016      	b.n	800b25a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b232:	b2db      	uxtb	r3, r3
 800b234:	2b03      	cmp	r3, #3
 800b236:	d00f      	beq.n	800b258 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b238:	6839      	ldr	r1, [r7, #0]
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f001 fcbf 	bl	800cbbe <USBD_CtlError>
            ret = USBD_FAIL;
 800b240:	2303      	movs	r3, #3
 800b242:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b244:	e008      	b.n	800b258 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b246:	6839      	ldr	r1, [r7, #0]
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f001 fcb8 	bl	800cbbe <USBD_CtlError>
          ret = USBD_FAIL;
 800b24e:	2303      	movs	r3, #3
 800b250:	75fb      	strb	r3, [r7, #23]
          break;
 800b252:	e002      	b.n	800b25a <USBD_CDC_Setup+0x19e>
          break;
 800b254:	bf00      	nop
 800b256:	e008      	b.n	800b26a <USBD_CDC_Setup+0x1ae>
          break;
 800b258:	bf00      	nop
      }
      break;
 800b25a:	e006      	b.n	800b26a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b25c:	6839      	ldr	r1, [r7, #0]
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f001 fcad 	bl	800cbbe <USBD_CtlError>
      ret = USBD_FAIL;
 800b264:	2303      	movs	r3, #3
 800b266:	75fb      	strb	r3, [r7, #23]
      break;
 800b268:	bf00      	nop
  }

  return (uint8_t)ret;
 800b26a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	3718      	adds	r7, #24
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	460b      	mov	r3, r1
 800b27e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b286:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	32b0      	adds	r2, #176	; 0xb0
 800b292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d101      	bne.n	800b29e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b29a:	2303      	movs	r3, #3
 800b29c:	e065      	b.n	800b36a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	32b0      	adds	r2, #176	; 0xb0
 800b2a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ac:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b2ae:	78fb      	ldrb	r3, [r7, #3]
 800b2b0:	f003 020f 	and.w	r2, r3, #15
 800b2b4:	6879      	ldr	r1, [r7, #4]
 800b2b6:	4613      	mov	r3, r2
 800b2b8:	009b      	lsls	r3, r3, #2
 800b2ba:	4413      	add	r3, r2
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	440b      	add	r3, r1
 800b2c0:	3318      	adds	r3, #24
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d02f      	beq.n	800b328 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b2c8:	78fb      	ldrb	r3, [r7, #3]
 800b2ca:	f003 020f 	and.w	r2, r3, #15
 800b2ce:	6879      	ldr	r1, [r7, #4]
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	4413      	add	r3, r2
 800b2d6:	009b      	lsls	r3, r3, #2
 800b2d8:	440b      	add	r3, r1
 800b2da:	3318      	adds	r3, #24
 800b2dc:	681a      	ldr	r2, [r3, #0]
 800b2de:	78fb      	ldrb	r3, [r7, #3]
 800b2e0:	f003 010f 	and.w	r1, r3, #15
 800b2e4:	68f8      	ldr	r0, [r7, #12]
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	00db      	lsls	r3, r3, #3
 800b2ea:	440b      	add	r3, r1
 800b2ec:	009b      	lsls	r3, r3, #2
 800b2ee:	4403      	add	r3, r0
 800b2f0:	3348      	adds	r3, #72	; 0x48
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	fbb2 f1f3 	udiv	r1, r2, r3
 800b2f8:	fb01 f303 	mul.w	r3, r1, r3
 800b2fc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d112      	bne.n	800b328 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b302:	78fb      	ldrb	r3, [r7, #3]
 800b304:	f003 020f 	and.w	r2, r3, #15
 800b308:	6879      	ldr	r1, [r7, #4]
 800b30a:	4613      	mov	r3, r2
 800b30c:	009b      	lsls	r3, r3, #2
 800b30e:	4413      	add	r3, r2
 800b310:	009b      	lsls	r3, r3, #2
 800b312:	440b      	add	r3, r1
 800b314:	3318      	adds	r3, #24
 800b316:	2200      	movs	r2, #0
 800b318:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b31a:	78f9      	ldrb	r1, [r7, #3]
 800b31c:	2300      	movs	r3, #0
 800b31e:	2200      	movs	r2, #0
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f005 fa6c 	bl	80107fe <USBD_LL_Transmit>
 800b326:	e01f      	b.n	800b368 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	33b0      	adds	r3, #176	; 0xb0
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	4413      	add	r3, r2
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d010      	beq.n	800b368 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	33b0      	adds	r3, #176	; 0xb0
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	4413      	add	r3, r2
 800b354:	685b      	ldr	r3, [r3, #4]
 800b356:	691b      	ldr	r3, [r3, #16]
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b35e:	68ba      	ldr	r2, [r7, #8]
 800b360:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b364:	78fa      	ldrb	r2, [r7, #3]
 800b366:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b084      	sub	sp, #16
 800b376:	af00      	add	r7, sp, #0
 800b378:	6078      	str	r0, [r7, #4]
 800b37a:	460b      	mov	r3, r1
 800b37c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	32b0      	adds	r2, #176	; 0xb0
 800b388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b38c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	32b0      	adds	r2, #176	; 0xb0
 800b398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d101      	bne.n	800b3a4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b3a0:	2303      	movs	r3, #3
 800b3a2:	e01a      	b.n	800b3da <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b3a4:	78fb      	ldrb	r3, [r7, #3]
 800b3a6:	4619      	mov	r1, r3
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f005 fa6a 	bl	8010882 <USBD_LL_GetRxDataSize>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b3bc:	687a      	ldr	r2, [r7, #4]
 800b3be:	33b0      	adds	r3, #176	; 0xb0
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4413      	add	r3, r2
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	68fa      	ldr	r2, [r7, #12]
 800b3ca:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b3ce:	68fa      	ldr	r2, [r7, #12]
 800b3d0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b3d4:	4611      	mov	r1, r2
 800b3d6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b3d8:	2300      	movs	r3, #0
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3710      	adds	r7, #16
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b3e2:	b580      	push	{r7, lr}
 800b3e4:	b084      	sub	sp, #16
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	32b0      	adds	r2, #176	; 0xb0
 800b3f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d101      	bne.n	800b404 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b400:	2303      	movs	r3, #3
 800b402:	e025      	b.n	800b450 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	33b0      	adds	r3, #176	; 0xb0
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	4413      	add	r3, r2
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d01a      	beq.n	800b44e <USBD_CDC_EP0_RxReady+0x6c>
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b41e:	2bff      	cmp	r3, #255	; 0xff
 800b420:	d015      	beq.n	800b44e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	33b0      	adds	r3, #176	; 0xb0
 800b42c:	009b      	lsls	r3, r3, #2
 800b42e:	4413      	add	r3, r2
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	689b      	ldr	r3, [r3, #8]
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800b43a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b442:	b292      	uxth	r2, r2
 800b444:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	22ff      	movs	r2, #255	; 0xff
 800b44a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b44e:	2300      	movs	r3, #0
}
 800b450:	4618      	mov	r0, r3
 800b452:	3710      	adds	r7, #16
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b086      	sub	sp, #24
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b460:	2182      	movs	r1, #130	; 0x82
 800b462:	4818      	ldr	r0, [pc, #96]	; (800b4c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b464:	f000 fd49 	bl	800befa <USBD_GetEpDesc>
 800b468:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b46a:	2101      	movs	r1, #1
 800b46c:	4815      	ldr	r0, [pc, #84]	; (800b4c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b46e:	f000 fd44 	bl	800befa <USBD_GetEpDesc>
 800b472:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b474:	2181      	movs	r1, #129	; 0x81
 800b476:	4813      	ldr	r0, [pc, #76]	; (800b4c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b478:	f000 fd3f 	bl	800befa <USBD_GetEpDesc>
 800b47c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d002      	beq.n	800b48a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	2210      	movs	r2, #16
 800b488:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d006      	beq.n	800b49e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	2200      	movs	r2, #0
 800b494:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b498:	711a      	strb	r2, [r3, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d006      	beq.n	800b4b2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4ac:	711a      	strb	r2, [r3, #4]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2243      	movs	r2, #67	; 0x43
 800b4b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b4b8:	4b02      	ldr	r3, [pc, #8]	; (800b4c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3718      	adds	r7, #24
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	20000054 	.word	0x20000054

0800b4c8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b086      	sub	sp, #24
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b4d0:	2182      	movs	r1, #130	; 0x82
 800b4d2:	4818      	ldr	r0, [pc, #96]	; (800b534 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b4d4:	f000 fd11 	bl	800befa <USBD_GetEpDesc>
 800b4d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b4da:	2101      	movs	r1, #1
 800b4dc:	4815      	ldr	r0, [pc, #84]	; (800b534 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b4de:	f000 fd0c 	bl	800befa <USBD_GetEpDesc>
 800b4e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b4e4:	2181      	movs	r1, #129	; 0x81
 800b4e6:	4813      	ldr	r0, [pc, #76]	; (800b534 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b4e8:	f000 fd07 	bl	800befa <USBD_GetEpDesc>
 800b4ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	2210      	movs	r2, #16
 800b4f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d006      	beq.n	800b50e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	2200      	movs	r2, #0
 800b504:	711a      	strb	r2, [r3, #4]
 800b506:	2200      	movs	r2, #0
 800b508:	f042 0202 	orr.w	r2, r2, #2
 800b50c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d006      	beq.n	800b522 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2200      	movs	r2, #0
 800b518:	711a      	strb	r2, [r3, #4]
 800b51a:	2200      	movs	r2, #0
 800b51c:	f042 0202 	orr.w	r2, r2, #2
 800b520:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2243      	movs	r2, #67	; 0x43
 800b526:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b528:	4b02      	ldr	r3, [pc, #8]	; (800b534 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3718      	adds	r7, #24
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
 800b532:	bf00      	nop
 800b534:	20000054 	.word	0x20000054

0800b538 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b086      	sub	sp, #24
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b540:	2182      	movs	r1, #130	; 0x82
 800b542:	4818      	ldr	r0, [pc, #96]	; (800b5a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b544:	f000 fcd9 	bl	800befa <USBD_GetEpDesc>
 800b548:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b54a:	2101      	movs	r1, #1
 800b54c:	4815      	ldr	r0, [pc, #84]	; (800b5a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b54e:	f000 fcd4 	bl	800befa <USBD_GetEpDesc>
 800b552:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b554:	2181      	movs	r1, #129	; 0x81
 800b556:	4813      	ldr	r0, [pc, #76]	; (800b5a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b558:	f000 fccf 	bl	800befa <USBD_GetEpDesc>
 800b55c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d002      	beq.n	800b56a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	2210      	movs	r2, #16
 800b568:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d006      	beq.n	800b57e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	2200      	movs	r2, #0
 800b574:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b578:	711a      	strb	r2, [r3, #4]
 800b57a:	2200      	movs	r2, #0
 800b57c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d006      	beq.n	800b592 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2200      	movs	r2, #0
 800b588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b58c:	711a      	strb	r2, [r3, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2243      	movs	r2, #67	; 0x43
 800b596:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b598:	4b02      	ldr	r3, [pc, #8]	; (800b5a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3718      	adds	r7, #24
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	20000054 	.word	0x20000054

0800b5a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	220a      	movs	r2, #10
 800b5b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b5b6:	4b03      	ldr	r3, [pc, #12]	; (800b5c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	370c      	adds	r7, #12
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr
 800b5c4:	20000010 	.word	0x20000010

0800b5c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b083      	sub	sp, #12
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d101      	bne.n	800b5dc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b5d8:	2303      	movs	r3, #3
 800b5da:	e009      	b.n	800b5f0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	33b0      	adds	r3, #176	; 0xb0
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	4413      	add	r3, r2
 800b5ea:	683a      	ldr	r2, [r7, #0]
 800b5ec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b5ee:	2300      	movs	r3, #0
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	370c      	adds	r7, #12
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr

0800b5fc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b087      	sub	sp, #28
 800b600:	af00      	add	r7, sp, #0
 800b602:	60f8      	str	r0, [r7, #12]
 800b604:	60b9      	str	r1, [r7, #8]
 800b606:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	32b0      	adds	r2, #176	; 0xb0
 800b612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b616:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d101      	bne.n	800b622 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b61e:	2303      	movs	r3, #3
 800b620:	e008      	b.n	800b634 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	68ba      	ldr	r2, [r7, #8]
 800b626:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	687a      	ldr	r2, [r7, #4]
 800b62e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b632:	2300      	movs	r3, #0
}
 800b634:	4618      	mov	r0, r3
 800b636:	371c      	adds	r7, #28
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr

0800b640 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b640:	b480      	push	{r7}
 800b642:	b085      	sub	sp, #20
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	32b0      	adds	r2, #176	; 0xb0
 800b654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b658:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d101      	bne.n	800b664 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b660:	2303      	movs	r3, #3
 800b662:	e004      	b.n	800b66e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	683a      	ldr	r2, [r7, #0]
 800b668:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3714      	adds	r7, #20
 800b672:	46bd      	mov	sp, r7
 800b674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b678:	4770      	bx	lr
	...

0800b67c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	32b0      	adds	r2, #176	; 0xb0
 800b68e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b692:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b694:	2301      	movs	r3, #1
 800b696:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d101      	bne.n	800b6a2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b69e:	2303      	movs	r3, #3
 800b6a0:	e025      	b.n	800b6ee <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d11f      	bne.n	800b6ec <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b6b4:	4b10      	ldr	r3, [pc, #64]	; (800b6f8 <USBD_CDC_TransmitPacket+0x7c>)
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	f003 020f 	and.w	r2, r3, #15
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	4613      	mov	r3, r2
 800b6c6:	009b      	lsls	r3, r3, #2
 800b6c8:	4413      	add	r3, r2
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	4403      	add	r3, r0
 800b6ce:	3318      	adds	r3, #24
 800b6d0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b6d2:	4b09      	ldr	r3, [pc, #36]	; (800b6f8 <USBD_CDC_TransmitPacket+0x7c>)
 800b6d4:	7819      	ldrb	r1, [r3, #0]
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f005 f88b 	bl	80107fe <USBD_LL_Transmit>

    ret = USBD_OK;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	20000097 	.word	0x20000097

0800b6fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b084      	sub	sp, #16
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	32b0      	adds	r2, #176	; 0xb0
 800b70e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b712:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	32b0      	adds	r2, #176	; 0xb0
 800b71e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d101      	bne.n	800b72a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b726:	2303      	movs	r3, #3
 800b728:	e018      	b.n	800b75c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	7c1b      	ldrb	r3, [r3, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d10a      	bne.n	800b748 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b732:	4b0c      	ldr	r3, [pc, #48]	; (800b764 <USBD_CDC_ReceivePacket+0x68>)
 800b734:	7819      	ldrb	r1, [r3, #0]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b73c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f005 f87d 	bl	8010840 <USBD_LL_PrepareReceive>
 800b746:	e008      	b.n	800b75a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b748:	4b06      	ldr	r3, [pc, #24]	; (800b764 <USBD_CDC_ReceivePacket+0x68>)
 800b74a:	7819      	ldrb	r1, [r3, #0]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b752:	2340      	movs	r3, #64	; 0x40
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f005 f873 	bl	8010840 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b75a:	2300      	movs	r3, #0
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3710      	adds	r7, #16
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	20000098 	.word	0x20000098

0800b768 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b086      	sub	sp, #24
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	4613      	mov	r3, r2
 800b774:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d101      	bne.n	800b780 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b77c:	2303      	movs	r3, #3
 800b77e:	e01f      	b.n	800b7c0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	2200      	movs	r2, #0
 800b784:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2200      	movs	r2, #0
 800b78c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	2200      	movs	r2, #0
 800b794:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d003      	beq.n	800b7a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	68ba      	ldr	r2, [r7, #8]
 800b7a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	79fa      	ldrb	r2, [r7, #7]
 800b7b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b7b4:	68f8      	ldr	r0, [r7, #12]
 800b7b6:	f004 feed 	bl	8010594 <USBD_LL_Init>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b7be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3718      	adds	r7, #24
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b084      	sub	sp, #16
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
 800b7d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d101      	bne.n	800b7e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b7dc:	2303      	movs	r3, #3
 800b7de:	e025      	b.n	800b82c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	683a      	ldr	r2, [r7, #0]
 800b7e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	32ae      	adds	r2, #174	; 0xae
 800b7f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d00f      	beq.n	800b81c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	32ae      	adds	r2, #174	; 0xae
 800b806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b80a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b80c:	f107 020e 	add.w	r2, r7, #14
 800b810:	4610      	mov	r0, r2
 800b812:	4798      	blx	r3
 800b814:	4602      	mov	r2, r0
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800b822:	1c5a      	adds	r2, r3, #1
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800b82a:	2300      	movs	r3, #0
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3710      	adds	r7, #16
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f004 fef5 	bl	801062c <USBD_LL_Start>
 800b842:	4603      	mov	r3, r0
}
 800b844:	4618      	mov	r0, r3
 800b846:	3708      	adds	r7, #8
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}

0800b84c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b854:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b856:	4618      	mov	r0, r3
 800b858:	370c      	adds	r7, #12
 800b85a:	46bd      	mov	sp, r7
 800b85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b860:	4770      	bx	lr

0800b862 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b862:	b580      	push	{r7, lr}
 800b864:	b084      	sub	sp, #16
 800b866:	af00      	add	r7, sp, #0
 800b868:	6078      	str	r0, [r7, #4]
 800b86a:	460b      	mov	r3, r1
 800b86c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b86e:	2300      	movs	r3, #0
 800b870:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d009      	beq.n	800b890 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	78fa      	ldrb	r2, [r7, #3]
 800b886:	4611      	mov	r1, r2
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	4798      	blx	r3
 800b88c:	4603      	mov	r3, r0
 800b88e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b890:	7bfb      	ldrb	r3, [r7, #15]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b084      	sub	sp, #16
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8b0:	685b      	ldr	r3, [r3, #4]
 800b8b2:	78fa      	ldrb	r2, [r7, #3]
 800b8b4:	4611      	mov	r1, r2
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	4798      	blx	r3
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d001      	beq.n	800b8c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}

0800b8ce <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b084      	sub	sp, #16
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	6078      	str	r0, [r7, #4]
 800b8d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b8de:	6839      	ldr	r1, [r7, #0]
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f001 f932 	bl	800cb4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b8f4:	461a      	mov	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b902:	f003 031f 	and.w	r3, r3, #31
 800b906:	2b02      	cmp	r3, #2
 800b908:	d01a      	beq.n	800b940 <USBD_LL_SetupStage+0x72>
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	d822      	bhi.n	800b954 <USBD_LL_SetupStage+0x86>
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d002      	beq.n	800b918 <USBD_LL_SetupStage+0x4a>
 800b912:	2b01      	cmp	r3, #1
 800b914:	d00a      	beq.n	800b92c <USBD_LL_SetupStage+0x5e>
 800b916:	e01d      	b.n	800b954 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b91e:	4619      	mov	r1, r3
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f000 fb5f 	bl	800bfe4 <USBD_StdDevReq>
 800b926:	4603      	mov	r3, r0
 800b928:	73fb      	strb	r3, [r7, #15]
      break;
 800b92a:	e020      	b.n	800b96e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b932:	4619      	mov	r1, r3
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f000 fbc7 	bl	800c0c8 <USBD_StdItfReq>
 800b93a:	4603      	mov	r3, r0
 800b93c:	73fb      	strb	r3, [r7, #15]
      break;
 800b93e:	e016      	b.n	800b96e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b946:	4619      	mov	r1, r3
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f000 fc29 	bl	800c1a0 <USBD_StdEPReq>
 800b94e:	4603      	mov	r3, r0
 800b950:	73fb      	strb	r3, [r7, #15]
      break;
 800b952:	e00c      	b.n	800b96e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b95a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	4619      	mov	r1, r3
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f004 fec2 	bl	80106ec <USBD_LL_StallEP>
 800b968:	4603      	mov	r3, r0
 800b96a:	73fb      	strb	r3, [r7, #15]
      break;
 800b96c:	bf00      	nop
  }

  return ret;
 800b96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b970:	4618      	mov	r0, r3
 800b972:	3710      	adds	r7, #16
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b086      	sub	sp, #24
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	60f8      	str	r0, [r7, #12]
 800b980:	460b      	mov	r3, r1
 800b982:	607a      	str	r2, [r7, #4]
 800b984:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b986:	2300      	movs	r3, #0
 800b988:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b98a:	7afb      	ldrb	r3, [r7, #11]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d16e      	bne.n	800ba6e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b996:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b99e:	2b03      	cmp	r3, #3
 800b9a0:	f040 8098 	bne.w	800bad4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	689a      	ldr	r2, [r3, #8]
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d913      	bls.n	800b9d8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	689a      	ldr	r2, [r3, #8]
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	1ad2      	subs	r2, r2, r3
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	68da      	ldr	r2, [r3, #12]
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	689b      	ldr	r3, [r3, #8]
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	bf28      	it	cs
 800b9ca:	4613      	movcs	r3, r2
 800b9cc:	461a      	mov	r2, r3
 800b9ce:	6879      	ldr	r1, [r7, #4]
 800b9d0:	68f8      	ldr	r0, [r7, #12]
 800b9d2:	f001 f9ae 	bl	800cd32 <USBD_CtlContinueRx>
 800b9d6:	e07d      	b.n	800bad4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b9de:	f003 031f 	and.w	r3, r3, #31
 800b9e2:	2b02      	cmp	r3, #2
 800b9e4:	d014      	beq.n	800ba10 <USBD_LL_DataOutStage+0x98>
 800b9e6:	2b02      	cmp	r3, #2
 800b9e8:	d81d      	bhi.n	800ba26 <USBD_LL_DataOutStage+0xae>
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d002      	beq.n	800b9f4 <USBD_LL_DataOutStage+0x7c>
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	d003      	beq.n	800b9fa <USBD_LL_DataOutStage+0x82>
 800b9f2:	e018      	b.n	800ba26 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	75bb      	strb	r3, [r7, #22]
            break;
 800b9f8:	e018      	b.n	800ba2c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	4619      	mov	r1, r3
 800ba04:	68f8      	ldr	r0, [r7, #12]
 800ba06:	f000 fa5e 	bl	800bec6 <USBD_CoreFindIF>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	75bb      	strb	r3, [r7, #22]
            break;
 800ba0e:	e00d      	b.n	800ba2c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	4619      	mov	r1, r3
 800ba1a:	68f8      	ldr	r0, [r7, #12]
 800ba1c:	f000 fa60 	bl	800bee0 <USBD_CoreFindEP>
 800ba20:	4603      	mov	r3, r0
 800ba22:	75bb      	strb	r3, [r7, #22]
            break;
 800ba24:	e002      	b.n	800ba2c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ba26:	2300      	movs	r3, #0
 800ba28:	75bb      	strb	r3, [r7, #22]
            break;
 800ba2a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ba2c:	7dbb      	ldrb	r3, [r7, #22]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d119      	bne.n	800ba66 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba38:	b2db      	uxtb	r3, r3
 800ba3a:	2b03      	cmp	r3, #3
 800ba3c:	d113      	bne.n	800ba66 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ba3e:	7dba      	ldrb	r2, [r7, #22]
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	32ae      	adds	r2, #174	; 0xae
 800ba44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d00b      	beq.n	800ba66 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ba4e:	7dba      	ldrb	r2, [r7, #22]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ba56:	7dba      	ldrb	r2, [r7, #22]
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	32ae      	adds	r2, #174	; 0xae
 800ba5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba60:	691b      	ldr	r3, [r3, #16]
 800ba62:	68f8      	ldr	r0, [r7, #12]
 800ba64:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ba66:	68f8      	ldr	r0, [r7, #12]
 800ba68:	f001 f974 	bl	800cd54 <USBD_CtlSendStatus>
 800ba6c:	e032      	b.n	800bad4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ba6e:	7afb      	ldrb	r3, [r7, #11]
 800ba70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	4619      	mov	r1, r3
 800ba78:	68f8      	ldr	r0, [r7, #12]
 800ba7a:	f000 fa31 	bl	800bee0 <USBD_CoreFindEP>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba82:	7dbb      	ldrb	r3, [r7, #22]
 800ba84:	2bff      	cmp	r3, #255	; 0xff
 800ba86:	d025      	beq.n	800bad4 <USBD_LL_DataOutStage+0x15c>
 800ba88:	7dbb      	ldrb	r3, [r7, #22]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d122      	bne.n	800bad4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	2b03      	cmp	r3, #3
 800ba98:	d117      	bne.n	800baca <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ba9a:	7dba      	ldrb	r2, [r7, #22]
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	32ae      	adds	r2, #174	; 0xae
 800baa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa4:	699b      	ldr	r3, [r3, #24]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d00f      	beq.n	800baca <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800baaa:	7dba      	ldrb	r2, [r7, #22]
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bab2:	7dba      	ldrb	r2, [r7, #22]
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	32ae      	adds	r2, #174	; 0xae
 800bab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800babc:	699b      	ldr	r3, [r3, #24]
 800babe:	7afa      	ldrb	r2, [r7, #11]
 800bac0:	4611      	mov	r1, r2
 800bac2:	68f8      	ldr	r0, [r7, #12]
 800bac4:	4798      	blx	r3
 800bac6:	4603      	mov	r3, r0
 800bac8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800baca:	7dfb      	ldrb	r3, [r7, #23]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d001      	beq.n	800bad4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bad0:	7dfb      	ldrb	r3, [r7, #23]
 800bad2:	e000      	b.n	800bad6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3718      	adds	r7, #24
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}

0800bade <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bade:	b580      	push	{r7, lr}
 800bae0:	b086      	sub	sp, #24
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	60f8      	str	r0, [r7, #12]
 800bae6:	460b      	mov	r3, r1
 800bae8:	607a      	str	r2, [r7, #4]
 800baea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800baec:	7afb      	ldrb	r3, [r7, #11]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d16f      	bne.n	800bbd2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	3314      	adds	r3, #20
 800baf6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bafe:	2b02      	cmp	r3, #2
 800bb00:	d15a      	bne.n	800bbb8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	689a      	ldr	r2, [r3, #8]
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	68db      	ldr	r3, [r3, #12]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d914      	bls.n	800bb38 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bb0e:	693b      	ldr	r3, [r7, #16]
 800bb10:	689a      	ldr	r2, [r3, #8]
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	68db      	ldr	r3, [r3, #12]
 800bb16:	1ad2      	subs	r2, r2, r3
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	689b      	ldr	r3, [r3, #8]
 800bb20:	461a      	mov	r2, r3
 800bb22:	6879      	ldr	r1, [r7, #4]
 800bb24:	68f8      	ldr	r0, [r7, #12]
 800bb26:	f001 f8d6 	bl	800ccd6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	2100      	movs	r1, #0
 800bb30:	68f8      	ldr	r0, [r7, #12]
 800bb32:	f004 fe85 	bl	8010840 <USBD_LL_PrepareReceive>
 800bb36:	e03f      	b.n	800bbb8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	68da      	ldr	r2, [r3, #12]
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	429a      	cmp	r2, r3
 800bb42:	d11c      	bne.n	800bb7e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	685a      	ldr	r2, [r3, #4]
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d316      	bcc.n	800bb7e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	685a      	ldr	r2, [r3, #4]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bb5a:	429a      	cmp	r2, r3
 800bb5c:	d20f      	bcs.n	800bb7e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bb5e:	2200      	movs	r2, #0
 800bb60:	2100      	movs	r1, #0
 800bb62:	68f8      	ldr	r0, [r7, #12]
 800bb64:	f001 f8b7 	bl	800ccd6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb70:	2300      	movs	r3, #0
 800bb72:	2200      	movs	r2, #0
 800bb74:	2100      	movs	r1, #0
 800bb76:	68f8      	ldr	r0, [r7, #12]
 800bb78:	f004 fe62 	bl	8010840 <USBD_LL_PrepareReceive>
 800bb7c:	e01c      	b.n	800bbb8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb84:	b2db      	uxtb	r3, r3
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	d10f      	bne.n	800bbaa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb90:	68db      	ldr	r3, [r3, #12]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d009      	beq.n	800bbaa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bba4:	68db      	ldr	r3, [r3, #12]
 800bba6:	68f8      	ldr	r0, [r7, #12]
 800bba8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bbaa:	2180      	movs	r1, #128	; 0x80
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f004 fd9d 	bl	80106ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bbb2:	68f8      	ldr	r0, [r7, #12]
 800bbb4:	f001 f8e1 	bl	800cd7a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d03a      	beq.n	800bc38 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800bbc2:	68f8      	ldr	r0, [r7, #12]
 800bbc4:	f7ff fe42 	bl	800b84c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800bbd0:	e032      	b.n	800bc38 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bbd2:	7afb      	ldrb	r3, [r7, #11]
 800bbd4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	4619      	mov	r1, r3
 800bbdc:	68f8      	ldr	r0, [r7, #12]
 800bbde:	f000 f97f 	bl	800bee0 <USBD_CoreFindEP>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bbe6:	7dfb      	ldrb	r3, [r7, #23]
 800bbe8:	2bff      	cmp	r3, #255	; 0xff
 800bbea:	d025      	beq.n	800bc38 <USBD_LL_DataInStage+0x15a>
 800bbec:	7dfb      	ldrb	r3, [r7, #23]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d122      	bne.n	800bc38 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbf8:	b2db      	uxtb	r3, r3
 800bbfa:	2b03      	cmp	r3, #3
 800bbfc:	d11c      	bne.n	800bc38 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bbfe:	7dfa      	ldrb	r2, [r7, #23]
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	32ae      	adds	r2, #174	; 0xae
 800bc04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc08:	695b      	ldr	r3, [r3, #20]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d014      	beq.n	800bc38 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800bc0e:	7dfa      	ldrb	r2, [r7, #23]
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bc16:	7dfa      	ldrb	r2, [r7, #23]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	32ae      	adds	r2, #174	; 0xae
 800bc1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc20:	695b      	ldr	r3, [r3, #20]
 800bc22:	7afa      	ldrb	r2, [r7, #11]
 800bc24:	4611      	mov	r1, r2
 800bc26:	68f8      	ldr	r0, [r7, #12]
 800bc28:	4798      	blx	r3
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bc2e:	7dbb      	ldrb	r3, [r7, #22]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d001      	beq.n	800bc38 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bc34:	7dbb      	ldrb	r3, [r7, #22]
 800bc36:	e000      	b.n	800bc3a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bc38:	2300      	movs	r3, #0
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3718      	adds	r7, #24
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}

0800bc42 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b084      	sub	sp, #16
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2201      	movs	r2, #1
 800bc52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2200      	movs	r2, #0
 800bc62:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d014      	beq.n	800bca8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc84:	685b      	ldr	r3, [r3, #4]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d00e      	beq.n	800bca8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	687a      	ldr	r2, [r7, #4]
 800bc94:	6852      	ldr	r2, [r2, #4]
 800bc96:	b2d2      	uxtb	r2, r2
 800bc98:	4611      	mov	r1, r2
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	4798      	blx	r3
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d001      	beq.n	800bca8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bca4:	2303      	movs	r3, #3
 800bca6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bca8:	2340      	movs	r3, #64	; 0x40
 800bcaa:	2200      	movs	r2, #0
 800bcac:	2100      	movs	r1, #0
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f004 fcd7 	bl	8010662 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2240      	movs	r2, #64	; 0x40
 800bcc0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bcc4:	2340      	movs	r3, #64	; 0x40
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	2180      	movs	r1, #128	; 0x80
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f004 fcc9 	bl	8010662 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2201      	movs	r2, #1
 800bcd4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2240      	movs	r2, #64	; 0x40
 800bcda:	621a      	str	r2, [r3, #32]

  return ret;
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3710      	adds	r7, #16
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bce6:	b480      	push	{r7}
 800bce8:	b083      	sub	sp, #12
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
 800bcee:	460b      	mov	r3, r1
 800bcf0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	78fa      	ldrb	r2, [r7, #3]
 800bcf6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bcf8:	2300      	movs	r3, #0
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	370c      	adds	r7, #12
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd04:	4770      	bx	lr

0800bd06 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bd06:	b480      	push	{r7}
 800bd08:	b083      	sub	sp, #12
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd14:	b2da      	uxtb	r2, r3
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2204      	movs	r2, #4
 800bd20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bd24:	2300      	movs	r3, #0
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	370c      	adds	r7, #12
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd30:	4770      	bx	lr

0800bd32 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bd32:	b480      	push	{r7}
 800bd34:	b083      	sub	sp, #12
 800bd36:	af00      	add	r7, sp, #0
 800bd38:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	2b04      	cmp	r3, #4
 800bd44:	d106      	bne.n	800bd54 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800bd4c:	b2da      	uxtb	r2, r3
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800bd54:	2300      	movs	r3, #0
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	370c      	adds	r7, #12
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr

0800bd62 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bd62:	b580      	push	{r7, lr}
 800bd64:	b082      	sub	sp, #8
 800bd66:	af00      	add	r7, sp, #0
 800bd68:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	2b03      	cmp	r3, #3
 800bd74:	d110      	bne.n	800bd98 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d00b      	beq.n	800bd98 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd86:	69db      	ldr	r3, [r3, #28]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d005      	beq.n	800bd98 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd92:	69db      	ldr	r3, [r3, #28]
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3708      	adds	r7, #8
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b082      	sub	sp, #8
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	460b      	mov	r3, r1
 800bdac:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	32ae      	adds	r2, #174	; 0xae
 800bdb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d101      	bne.n	800bdc4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	e01c      	b.n	800bdfe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	2b03      	cmp	r3, #3
 800bdce:	d115      	bne.n	800bdfc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	32ae      	adds	r2, #174	; 0xae
 800bdda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdde:	6a1b      	ldr	r3, [r3, #32]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d00b      	beq.n	800bdfc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	32ae      	adds	r2, #174	; 0xae
 800bdee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdf2:	6a1b      	ldr	r3, [r3, #32]
 800bdf4:	78fa      	ldrb	r2, [r7, #3]
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bdfc:	2300      	movs	r3, #0
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3708      	adds	r7, #8
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b082      	sub	sp, #8
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	6078      	str	r0, [r7, #4]
 800be0e:	460b      	mov	r3, r1
 800be10:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	32ae      	adds	r2, #174	; 0xae
 800be1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d101      	bne.n	800be28 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800be24:	2303      	movs	r3, #3
 800be26:	e01c      	b.n	800be62 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be2e:	b2db      	uxtb	r3, r3
 800be30:	2b03      	cmp	r3, #3
 800be32:	d115      	bne.n	800be60 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	32ae      	adds	r2, #174	; 0xae
 800be3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be44:	2b00      	cmp	r3, #0
 800be46:	d00b      	beq.n	800be60 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	32ae      	adds	r2, #174	; 0xae
 800be52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be58:	78fa      	ldrb	r2, [r7, #3]
 800be5a:	4611      	mov	r1, r2
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800be60:	2300      	movs	r3, #0
}
 800be62:	4618      	mov	r0, r3
 800be64:	3708      	adds	r7, #8
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}

0800be6a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800be6a:	b480      	push	{r7}
 800be6c:	b083      	sub	sp, #12
 800be6e:	af00      	add	r7, sp, #0
 800be70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800be72:	2300      	movs	r3, #0
}
 800be74:	4618      	mov	r0, r3
 800be76:	370c      	adds	r7, #12
 800be78:	46bd      	mov	sp, r7
 800be7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7e:	4770      	bx	lr

0800be80 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b084      	sub	sp, #16
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800be88:	2300      	movs	r3, #0
 800be8a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2201      	movs	r2, #1
 800be90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d00e      	beq.n	800bebc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	6852      	ldr	r2, [r2, #4]
 800beaa:	b2d2      	uxtb	r2, r2
 800beac:	4611      	mov	r1, r2
 800beae:	6878      	ldr	r0, [r7, #4]
 800beb0:	4798      	blx	r3
 800beb2:	4603      	mov	r3, r0
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d001      	beq.n	800bebc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800beb8:	2303      	movs	r3, #3
 800beba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bebc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	3710      	adds	r7, #16
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}

0800bec6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bec6:	b480      	push	{r7}
 800bec8:	b083      	sub	sp, #12
 800beca:	af00      	add	r7, sp, #0
 800becc:	6078      	str	r0, [r7, #4]
 800bece:	460b      	mov	r3, r1
 800bed0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bed2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	370c      	adds	r7, #12
 800bed8:	46bd      	mov	sp, r7
 800beda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bede:	4770      	bx	lr

0800bee0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b083      	sub	sp, #12
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	460b      	mov	r3, r1
 800beea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800beec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800beee:	4618      	mov	r0, r3
 800bef0:	370c      	adds	r7, #12
 800bef2:	46bd      	mov	sp, r7
 800bef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef8:	4770      	bx	lr

0800befa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800befa:	b580      	push	{r7, lr}
 800befc:	b086      	sub	sp, #24
 800befe:	af00      	add	r7, sp, #0
 800bf00:	6078      	str	r0, [r7, #4]
 800bf02:	460b      	mov	r3, r1
 800bf04:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	885b      	ldrh	r3, [r3, #2]
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	b29b      	uxth	r3, r3
 800bf1e:	429a      	cmp	r2, r3
 800bf20:	d920      	bls.n	800bf64 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bf2a:	e013      	b.n	800bf54 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bf2c:	f107 030a 	add.w	r3, r7, #10
 800bf30:	4619      	mov	r1, r3
 800bf32:	6978      	ldr	r0, [r7, #20]
 800bf34:	f000 f81b 	bl	800bf6e <USBD_GetNextDesc>
 800bf38:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	785b      	ldrb	r3, [r3, #1]
 800bf3e:	2b05      	cmp	r3, #5
 800bf40:	d108      	bne.n	800bf54 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	789b      	ldrb	r3, [r3, #2]
 800bf4a:	78fa      	ldrb	r2, [r7, #3]
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d008      	beq.n	800bf62 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bf50:	2300      	movs	r3, #0
 800bf52:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	885b      	ldrh	r3, [r3, #2]
 800bf58:	b29a      	uxth	r2, r3
 800bf5a:	897b      	ldrh	r3, [r7, #10]
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d8e5      	bhi.n	800bf2c <USBD_GetEpDesc+0x32>
 800bf60:	e000      	b.n	800bf64 <USBD_GetEpDesc+0x6a>
          break;
 800bf62:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bf64:	693b      	ldr	r3, [r7, #16]
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3718      	adds	r7, #24
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bf6e:	b480      	push	{r7}
 800bf70:	b085      	sub	sp, #20
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
 800bf76:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	881a      	ldrh	r2, [r3, #0]
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	b29b      	uxth	r3, r3
 800bf86:	4413      	add	r3, r2
 800bf88:	b29a      	uxth	r2, r3
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	461a      	mov	r2, r3
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	4413      	add	r3, r2
 800bf98:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3714      	adds	r7, #20
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa6:	4770      	bx	lr

0800bfa8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b087      	sub	sp, #28
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bfc6:	8a3b      	ldrh	r3, [r7, #16]
 800bfc8:	021b      	lsls	r3, r3, #8
 800bfca:	b21a      	sxth	r2, r3
 800bfcc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	b21b      	sxth	r3, r3
 800bfd4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bfd6:	89fb      	ldrh	r3, [r7, #14]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	371c      	adds	r7, #28
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr

0800bfe4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
 800bfec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bfee:	2300      	movs	r3, #0
 800bff0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bffa:	2b40      	cmp	r3, #64	; 0x40
 800bffc:	d005      	beq.n	800c00a <USBD_StdDevReq+0x26>
 800bffe:	2b40      	cmp	r3, #64	; 0x40
 800c000:	d857      	bhi.n	800c0b2 <USBD_StdDevReq+0xce>
 800c002:	2b00      	cmp	r3, #0
 800c004:	d00f      	beq.n	800c026 <USBD_StdDevReq+0x42>
 800c006:	2b20      	cmp	r3, #32
 800c008:	d153      	bne.n	800c0b2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	32ae      	adds	r2, #174	; 0xae
 800c014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c018:	689b      	ldr	r3, [r3, #8]
 800c01a:	6839      	ldr	r1, [r7, #0]
 800c01c:	6878      	ldr	r0, [r7, #4]
 800c01e:	4798      	blx	r3
 800c020:	4603      	mov	r3, r0
 800c022:	73fb      	strb	r3, [r7, #15]
      break;
 800c024:	e04a      	b.n	800c0bc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	785b      	ldrb	r3, [r3, #1]
 800c02a:	2b09      	cmp	r3, #9
 800c02c:	d83b      	bhi.n	800c0a6 <USBD_StdDevReq+0xc2>
 800c02e:	a201      	add	r2, pc, #4	; (adr r2, 800c034 <USBD_StdDevReq+0x50>)
 800c030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c034:	0800c089 	.word	0x0800c089
 800c038:	0800c09d 	.word	0x0800c09d
 800c03c:	0800c0a7 	.word	0x0800c0a7
 800c040:	0800c093 	.word	0x0800c093
 800c044:	0800c0a7 	.word	0x0800c0a7
 800c048:	0800c067 	.word	0x0800c067
 800c04c:	0800c05d 	.word	0x0800c05d
 800c050:	0800c0a7 	.word	0x0800c0a7
 800c054:	0800c07f 	.word	0x0800c07f
 800c058:	0800c071 	.word	0x0800c071
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c05c:	6839      	ldr	r1, [r7, #0]
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f000 fa3c 	bl	800c4dc <USBD_GetDescriptor>
          break;
 800c064:	e024      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c066:	6839      	ldr	r1, [r7, #0]
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f000 fbcb 	bl	800c804 <USBD_SetAddress>
          break;
 800c06e:	e01f      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c070:	6839      	ldr	r1, [r7, #0]
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 fc0a 	bl	800c88c <USBD_SetConfig>
 800c078:	4603      	mov	r3, r0
 800c07a:	73fb      	strb	r3, [r7, #15]
          break;
 800c07c:	e018      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c07e:	6839      	ldr	r1, [r7, #0]
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f000 fcad 	bl	800c9e0 <USBD_GetConfig>
          break;
 800c086:	e013      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c088:	6839      	ldr	r1, [r7, #0]
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f000 fcde 	bl	800ca4c <USBD_GetStatus>
          break;
 800c090:	e00e      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c092:	6839      	ldr	r1, [r7, #0]
 800c094:	6878      	ldr	r0, [r7, #4]
 800c096:	f000 fd0d 	bl	800cab4 <USBD_SetFeature>
          break;
 800c09a:	e009      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c09c:	6839      	ldr	r1, [r7, #0]
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f000 fd31 	bl	800cb06 <USBD_ClrFeature>
          break;
 800c0a4:	e004      	b.n	800c0b0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c0a6:	6839      	ldr	r1, [r7, #0]
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 fd88 	bl	800cbbe <USBD_CtlError>
          break;
 800c0ae:	bf00      	nop
      }
      break;
 800c0b0:	e004      	b.n	800c0bc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c0b2:	6839      	ldr	r1, [r7, #0]
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 fd82 	bl	800cbbe <USBD_CtlError>
      break;
 800c0ba:	bf00      	nop
  }

  return ret;
 800c0bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	3710      	adds	r7, #16
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}
 800c0c6:	bf00      	nop

0800c0c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	781b      	ldrb	r3, [r3, #0]
 800c0da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c0de:	2b40      	cmp	r3, #64	; 0x40
 800c0e0:	d005      	beq.n	800c0ee <USBD_StdItfReq+0x26>
 800c0e2:	2b40      	cmp	r3, #64	; 0x40
 800c0e4:	d852      	bhi.n	800c18c <USBD_StdItfReq+0xc4>
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d001      	beq.n	800c0ee <USBD_StdItfReq+0x26>
 800c0ea:	2b20      	cmp	r3, #32
 800c0ec:	d14e      	bne.n	800c18c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0f4:	b2db      	uxtb	r3, r3
 800c0f6:	3b01      	subs	r3, #1
 800c0f8:	2b02      	cmp	r3, #2
 800c0fa:	d840      	bhi.n	800c17e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	889b      	ldrh	r3, [r3, #4]
 800c100:	b2db      	uxtb	r3, r3
 800c102:	2b01      	cmp	r3, #1
 800c104:	d836      	bhi.n	800c174 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	889b      	ldrh	r3, [r3, #4]
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	4619      	mov	r1, r3
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f7ff fed9 	bl	800bec6 <USBD_CoreFindIF>
 800c114:	4603      	mov	r3, r0
 800c116:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c118:	7bbb      	ldrb	r3, [r7, #14]
 800c11a:	2bff      	cmp	r3, #255	; 0xff
 800c11c:	d01d      	beq.n	800c15a <USBD_StdItfReq+0x92>
 800c11e:	7bbb      	ldrb	r3, [r7, #14]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d11a      	bne.n	800c15a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c124:	7bba      	ldrb	r2, [r7, #14]
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	32ae      	adds	r2, #174	; 0xae
 800c12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c12e:	689b      	ldr	r3, [r3, #8]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d00f      	beq.n	800c154 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c134:	7bba      	ldrb	r2, [r7, #14]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c13c:	7bba      	ldrb	r2, [r7, #14]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	32ae      	adds	r2, #174	; 0xae
 800c142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	6839      	ldr	r1, [r7, #0]
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	4798      	blx	r3
 800c14e:	4603      	mov	r3, r0
 800c150:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c152:	e004      	b.n	800c15e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c154:	2303      	movs	r3, #3
 800c156:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c158:	e001      	b.n	800c15e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c15a:	2303      	movs	r3, #3
 800c15c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	88db      	ldrh	r3, [r3, #6]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d110      	bne.n	800c188 <USBD_StdItfReq+0xc0>
 800c166:	7bfb      	ldrb	r3, [r7, #15]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d10d      	bne.n	800c188 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f000 fdf1 	bl	800cd54 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c172:	e009      	b.n	800c188 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c174:	6839      	ldr	r1, [r7, #0]
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f000 fd21 	bl	800cbbe <USBD_CtlError>
          break;
 800c17c:	e004      	b.n	800c188 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c17e:	6839      	ldr	r1, [r7, #0]
 800c180:	6878      	ldr	r0, [r7, #4]
 800c182:	f000 fd1c 	bl	800cbbe <USBD_CtlError>
          break;
 800c186:	e000      	b.n	800c18a <USBD_StdItfReq+0xc2>
          break;
 800c188:	bf00      	nop
      }
      break;
 800c18a:	e004      	b.n	800c196 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c18c:	6839      	ldr	r1, [r7, #0]
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f000 fd15 	bl	800cbbe <USBD_CtlError>
      break;
 800c194:	bf00      	nop
  }

  return ret;
 800c196:	7bfb      	ldrb	r3, [r7, #15]
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3710      	adds	r7, #16
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}

0800c1a0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b084      	sub	sp, #16
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	889b      	ldrh	r3, [r3, #4]
 800c1b2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c1bc:	2b40      	cmp	r3, #64	; 0x40
 800c1be:	d007      	beq.n	800c1d0 <USBD_StdEPReq+0x30>
 800c1c0:	2b40      	cmp	r3, #64	; 0x40
 800c1c2:	f200 817f 	bhi.w	800c4c4 <USBD_StdEPReq+0x324>
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d02a      	beq.n	800c220 <USBD_StdEPReq+0x80>
 800c1ca:	2b20      	cmp	r3, #32
 800c1cc:	f040 817a 	bne.w	800c4c4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c1d0:	7bbb      	ldrb	r3, [r7, #14]
 800c1d2:	4619      	mov	r1, r3
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f7ff fe83 	bl	800bee0 <USBD_CoreFindEP>
 800c1da:	4603      	mov	r3, r0
 800c1dc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c1de:	7b7b      	ldrb	r3, [r7, #13]
 800c1e0:	2bff      	cmp	r3, #255	; 0xff
 800c1e2:	f000 8174 	beq.w	800c4ce <USBD_StdEPReq+0x32e>
 800c1e6:	7b7b      	ldrb	r3, [r7, #13]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	f040 8170 	bne.w	800c4ce <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c1ee:	7b7a      	ldrb	r2, [r7, #13]
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c1f6:	7b7a      	ldrb	r2, [r7, #13]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	32ae      	adds	r2, #174	; 0xae
 800c1fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c200:	689b      	ldr	r3, [r3, #8]
 800c202:	2b00      	cmp	r3, #0
 800c204:	f000 8163 	beq.w	800c4ce <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c208:	7b7a      	ldrb	r2, [r7, #13]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	32ae      	adds	r2, #174	; 0xae
 800c20e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c212:	689b      	ldr	r3, [r3, #8]
 800c214:	6839      	ldr	r1, [r7, #0]
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	4798      	blx	r3
 800c21a:	4603      	mov	r3, r0
 800c21c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c21e:	e156      	b.n	800c4ce <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	785b      	ldrb	r3, [r3, #1]
 800c224:	2b03      	cmp	r3, #3
 800c226:	d008      	beq.n	800c23a <USBD_StdEPReq+0x9a>
 800c228:	2b03      	cmp	r3, #3
 800c22a:	f300 8145 	bgt.w	800c4b8 <USBD_StdEPReq+0x318>
 800c22e:	2b00      	cmp	r3, #0
 800c230:	f000 809b 	beq.w	800c36a <USBD_StdEPReq+0x1ca>
 800c234:	2b01      	cmp	r3, #1
 800c236:	d03c      	beq.n	800c2b2 <USBD_StdEPReq+0x112>
 800c238:	e13e      	b.n	800c4b8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c240:	b2db      	uxtb	r3, r3
 800c242:	2b02      	cmp	r3, #2
 800c244:	d002      	beq.n	800c24c <USBD_StdEPReq+0xac>
 800c246:	2b03      	cmp	r3, #3
 800c248:	d016      	beq.n	800c278 <USBD_StdEPReq+0xd8>
 800c24a:	e02c      	b.n	800c2a6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c24c:	7bbb      	ldrb	r3, [r7, #14]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d00d      	beq.n	800c26e <USBD_StdEPReq+0xce>
 800c252:	7bbb      	ldrb	r3, [r7, #14]
 800c254:	2b80      	cmp	r3, #128	; 0x80
 800c256:	d00a      	beq.n	800c26e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c258:	7bbb      	ldrb	r3, [r7, #14]
 800c25a:	4619      	mov	r1, r3
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f004 fa45 	bl	80106ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c262:	2180      	movs	r1, #128	; 0x80
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f004 fa41 	bl	80106ec <USBD_LL_StallEP>
 800c26a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c26c:	e020      	b.n	800c2b0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c26e:	6839      	ldr	r1, [r7, #0]
 800c270:	6878      	ldr	r0, [r7, #4]
 800c272:	f000 fca4 	bl	800cbbe <USBD_CtlError>
              break;
 800c276:	e01b      	b.n	800c2b0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	885b      	ldrh	r3, [r3, #2]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d10e      	bne.n	800c29e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c280:	7bbb      	ldrb	r3, [r7, #14]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d00b      	beq.n	800c29e <USBD_StdEPReq+0xfe>
 800c286:	7bbb      	ldrb	r3, [r7, #14]
 800c288:	2b80      	cmp	r3, #128	; 0x80
 800c28a:	d008      	beq.n	800c29e <USBD_StdEPReq+0xfe>
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	88db      	ldrh	r3, [r3, #6]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d104      	bne.n	800c29e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c294:	7bbb      	ldrb	r3, [r7, #14]
 800c296:	4619      	mov	r1, r3
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f004 fa27 	bl	80106ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 fd58 	bl	800cd54 <USBD_CtlSendStatus>

              break;
 800c2a4:	e004      	b.n	800c2b0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c2a6:	6839      	ldr	r1, [r7, #0]
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f000 fc88 	bl	800cbbe <USBD_CtlError>
              break;
 800c2ae:	bf00      	nop
          }
          break;
 800c2b0:	e107      	b.n	800c4c2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2b8:	b2db      	uxtb	r3, r3
 800c2ba:	2b02      	cmp	r3, #2
 800c2bc:	d002      	beq.n	800c2c4 <USBD_StdEPReq+0x124>
 800c2be:	2b03      	cmp	r3, #3
 800c2c0:	d016      	beq.n	800c2f0 <USBD_StdEPReq+0x150>
 800c2c2:	e04b      	b.n	800c35c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c2c4:	7bbb      	ldrb	r3, [r7, #14]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d00d      	beq.n	800c2e6 <USBD_StdEPReq+0x146>
 800c2ca:	7bbb      	ldrb	r3, [r7, #14]
 800c2cc:	2b80      	cmp	r3, #128	; 0x80
 800c2ce:	d00a      	beq.n	800c2e6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c2d0:	7bbb      	ldrb	r3, [r7, #14]
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f004 fa09 	bl	80106ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2da:	2180      	movs	r1, #128	; 0x80
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f004 fa05 	bl	80106ec <USBD_LL_StallEP>
 800c2e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c2e4:	e040      	b.n	800c368 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c2e6:	6839      	ldr	r1, [r7, #0]
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f000 fc68 	bl	800cbbe <USBD_CtlError>
              break;
 800c2ee:	e03b      	b.n	800c368 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	885b      	ldrh	r3, [r3, #2]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d136      	bne.n	800c366 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c2f8:	7bbb      	ldrb	r3, [r7, #14]
 800c2fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d004      	beq.n	800c30c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c302:	7bbb      	ldrb	r3, [r7, #14]
 800c304:	4619      	mov	r1, r3
 800c306:	6878      	ldr	r0, [r7, #4]
 800c308:	f004 fa0f 	bl	801072a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 fd21 	bl	800cd54 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c312:	7bbb      	ldrb	r3, [r7, #14]
 800c314:	4619      	mov	r1, r3
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f7ff fde2 	bl	800bee0 <USBD_CoreFindEP>
 800c31c:	4603      	mov	r3, r0
 800c31e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c320:	7b7b      	ldrb	r3, [r7, #13]
 800c322:	2bff      	cmp	r3, #255	; 0xff
 800c324:	d01f      	beq.n	800c366 <USBD_StdEPReq+0x1c6>
 800c326:	7b7b      	ldrb	r3, [r7, #13]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d11c      	bne.n	800c366 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c32c:	7b7a      	ldrb	r2, [r7, #13]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c334:	7b7a      	ldrb	r2, [r7, #13]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	32ae      	adds	r2, #174	; 0xae
 800c33a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c33e:	689b      	ldr	r3, [r3, #8]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d010      	beq.n	800c366 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c344:	7b7a      	ldrb	r2, [r7, #13]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	32ae      	adds	r2, #174	; 0xae
 800c34a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c34e:	689b      	ldr	r3, [r3, #8]
 800c350:	6839      	ldr	r1, [r7, #0]
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	4798      	blx	r3
 800c356:	4603      	mov	r3, r0
 800c358:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c35a:	e004      	b.n	800c366 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c35c:	6839      	ldr	r1, [r7, #0]
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f000 fc2d 	bl	800cbbe <USBD_CtlError>
              break;
 800c364:	e000      	b.n	800c368 <USBD_StdEPReq+0x1c8>
              break;
 800c366:	bf00      	nop
          }
          break;
 800c368:	e0ab      	b.n	800c4c2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c370:	b2db      	uxtb	r3, r3
 800c372:	2b02      	cmp	r3, #2
 800c374:	d002      	beq.n	800c37c <USBD_StdEPReq+0x1dc>
 800c376:	2b03      	cmp	r3, #3
 800c378:	d032      	beq.n	800c3e0 <USBD_StdEPReq+0x240>
 800c37a:	e097      	b.n	800c4ac <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c37c:	7bbb      	ldrb	r3, [r7, #14]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d007      	beq.n	800c392 <USBD_StdEPReq+0x1f2>
 800c382:	7bbb      	ldrb	r3, [r7, #14]
 800c384:	2b80      	cmp	r3, #128	; 0x80
 800c386:	d004      	beq.n	800c392 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c388:	6839      	ldr	r1, [r7, #0]
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f000 fc17 	bl	800cbbe <USBD_CtlError>
                break;
 800c390:	e091      	b.n	800c4b6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c392:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c396:	2b00      	cmp	r3, #0
 800c398:	da0b      	bge.n	800c3b2 <USBD_StdEPReq+0x212>
 800c39a:	7bbb      	ldrb	r3, [r7, #14]
 800c39c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c3a0:	4613      	mov	r3, r2
 800c3a2:	009b      	lsls	r3, r3, #2
 800c3a4:	4413      	add	r3, r2
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	3310      	adds	r3, #16
 800c3aa:	687a      	ldr	r2, [r7, #4]
 800c3ac:	4413      	add	r3, r2
 800c3ae:	3304      	adds	r3, #4
 800c3b0:	e00b      	b.n	800c3ca <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c3b2:	7bbb      	ldrb	r3, [r7, #14]
 800c3b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3b8:	4613      	mov	r3, r2
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	4413      	add	r3, r2
 800c3be:	009b      	lsls	r3, r3, #2
 800c3c0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c3c4:	687a      	ldr	r2, [r7, #4]
 800c3c6:	4413      	add	r3, r2
 800c3c8:	3304      	adds	r3, #4
 800c3ca:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	2202      	movs	r2, #2
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	6878      	ldr	r0, [r7, #4]
 800c3da:	f000 fc61 	bl	800cca0 <USBD_CtlSendData>
              break;
 800c3de:	e06a      	b.n	800c4b6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c3e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	da11      	bge.n	800c40c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c3e8:	7bbb      	ldrb	r3, [r7, #14]
 800c3ea:	f003 020f 	and.w	r2, r3, #15
 800c3ee:	6879      	ldr	r1, [r7, #4]
 800c3f0:	4613      	mov	r3, r2
 800c3f2:	009b      	lsls	r3, r3, #2
 800c3f4:	4413      	add	r3, r2
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	440b      	add	r3, r1
 800c3fa:	3324      	adds	r3, #36	; 0x24
 800c3fc:	881b      	ldrh	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d117      	bne.n	800c432 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c402:	6839      	ldr	r1, [r7, #0]
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 fbda 	bl	800cbbe <USBD_CtlError>
                  break;
 800c40a:	e054      	b.n	800c4b6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c40c:	7bbb      	ldrb	r3, [r7, #14]
 800c40e:	f003 020f 	and.w	r2, r3, #15
 800c412:	6879      	ldr	r1, [r7, #4]
 800c414:	4613      	mov	r3, r2
 800c416:	009b      	lsls	r3, r3, #2
 800c418:	4413      	add	r3, r2
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	440b      	add	r3, r1
 800c41e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c422:	881b      	ldrh	r3, [r3, #0]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d104      	bne.n	800c432 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c428:	6839      	ldr	r1, [r7, #0]
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 fbc7 	bl	800cbbe <USBD_CtlError>
                  break;
 800c430:	e041      	b.n	800c4b6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c432:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c436:	2b00      	cmp	r3, #0
 800c438:	da0b      	bge.n	800c452 <USBD_StdEPReq+0x2b2>
 800c43a:	7bbb      	ldrb	r3, [r7, #14]
 800c43c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c440:	4613      	mov	r3, r2
 800c442:	009b      	lsls	r3, r3, #2
 800c444:	4413      	add	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	3310      	adds	r3, #16
 800c44a:	687a      	ldr	r2, [r7, #4]
 800c44c:	4413      	add	r3, r2
 800c44e:	3304      	adds	r3, #4
 800c450:	e00b      	b.n	800c46a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c452:	7bbb      	ldrb	r3, [r7, #14]
 800c454:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c458:	4613      	mov	r3, r2
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	4413      	add	r3, r2
 800c45e:	009b      	lsls	r3, r3, #2
 800c460:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	4413      	add	r3, r2
 800c468:	3304      	adds	r3, #4
 800c46a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c46c:	7bbb      	ldrb	r3, [r7, #14]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d002      	beq.n	800c478 <USBD_StdEPReq+0x2d8>
 800c472:	7bbb      	ldrb	r3, [r7, #14]
 800c474:	2b80      	cmp	r3, #128	; 0x80
 800c476:	d103      	bne.n	800c480 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	2200      	movs	r2, #0
 800c47c:	601a      	str	r2, [r3, #0]
 800c47e:	e00e      	b.n	800c49e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c480:	7bbb      	ldrb	r3, [r7, #14]
 800c482:	4619      	mov	r1, r3
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f004 f96f 	bl	8010768 <USBD_LL_IsStallEP>
 800c48a:	4603      	mov	r3, r0
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d003      	beq.n	800c498 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	2201      	movs	r2, #1
 800c494:	601a      	str	r2, [r3, #0]
 800c496:	e002      	b.n	800c49e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c498:	68bb      	ldr	r3, [r7, #8]
 800c49a:	2200      	movs	r2, #0
 800c49c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c49e:	68bb      	ldr	r3, [r7, #8]
 800c4a0:	2202      	movs	r2, #2
 800c4a2:	4619      	mov	r1, r3
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f000 fbfb 	bl	800cca0 <USBD_CtlSendData>
              break;
 800c4aa:	e004      	b.n	800c4b6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c4ac:	6839      	ldr	r1, [r7, #0]
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f000 fb85 	bl	800cbbe <USBD_CtlError>
              break;
 800c4b4:	bf00      	nop
          }
          break;
 800c4b6:	e004      	b.n	800c4c2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c4b8:	6839      	ldr	r1, [r7, #0]
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f000 fb7f 	bl	800cbbe <USBD_CtlError>
          break;
 800c4c0:	bf00      	nop
      }
      break;
 800c4c2:	e005      	b.n	800c4d0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c4c4:	6839      	ldr	r1, [r7, #0]
 800c4c6:	6878      	ldr	r0, [r7, #4]
 800c4c8:	f000 fb79 	bl	800cbbe <USBD_CtlError>
      break;
 800c4cc:	e000      	b.n	800c4d0 <USBD_StdEPReq+0x330>
      break;
 800c4ce:	bf00      	nop
  }

  return ret;
 800c4d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3710      	adds	r7, #16
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
	...

0800c4dc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	885b      	ldrh	r3, [r3, #2]
 800c4f6:	0a1b      	lsrs	r3, r3, #8
 800c4f8:	b29b      	uxth	r3, r3
 800c4fa:	3b01      	subs	r3, #1
 800c4fc:	2b0e      	cmp	r3, #14
 800c4fe:	f200 8152 	bhi.w	800c7a6 <USBD_GetDescriptor+0x2ca>
 800c502:	a201      	add	r2, pc, #4	; (adr r2, 800c508 <USBD_GetDescriptor+0x2c>)
 800c504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c508:	0800c579 	.word	0x0800c579
 800c50c:	0800c591 	.word	0x0800c591
 800c510:	0800c5d1 	.word	0x0800c5d1
 800c514:	0800c7a7 	.word	0x0800c7a7
 800c518:	0800c7a7 	.word	0x0800c7a7
 800c51c:	0800c747 	.word	0x0800c747
 800c520:	0800c773 	.word	0x0800c773
 800c524:	0800c7a7 	.word	0x0800c7a7
 800c528:	0800c7a7 	.word	0x0800c7a7
 800c52c:	0800c7a7 	.word	0x0800c7a7
 800c530:	0800c7a7 	.word	0x0800c7a7
 800c534:	0800c7a7 	.word	0x0800c7a7
 800c538:	0800c7a7 	.word	0x0800c7a7
 800c53c:	0800c7a7 	.word	0x0800c7a7
 800c540:	0800c545 	.word	0x0800c545
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c54a:	69db      	ldr	r3, [r3, #28]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d00b      	beq.n	800c568 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c556:	69db      	ldr	r3, [r3, #28]
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	7c12      	ldrb	r2, [r2, #16]
 800c55c:	f107 0108 	add.w	r1, r7, #8
 800c560:	4610      	mov	r0, r2
 800c562:	4798      	blx	r3
 800c564:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c566:	e126      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c568:	6839      	ldr	r1, [r7, #0]
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 fb27 	bl	800cbbe <USBD_CtlError>
        err++;
 800c570:	7afb      	ldrb	r3, [r7, #11]
 800c572:	3301      	adds	r3, #1
 800c574:	72fb      	strb	r3, [r7, #11]
      break;
 800c576:	e11e      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	687a      	ldr	r2, [r7, #4]
 800c582:	7c12      	ldrb	r2, [r2, #16]
 800c584:	f107 0108 	add.w	r1, r7, #8
 800c588:	4610      	mov	r0, r2
 800c58a:	4798      	blx	r3
 800c58c:	60f8      	str	r0, [r7, #12]
      break;
 800c58e:	e112      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	7c1b      	ldrb	r3, [r3, #16]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d10d      	bne.n	800c5b4 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5a0:	f107 0208 	add.w	r2, r7, #8
 800c5a4:	4610      	mov	r0, r2
 800c5a6:	4798      	blx	r3
 800c5a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	2202      	movs	r2, #2
 800c5b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c5b2:	e100      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5bc:	f107 0208 	add.w	r2, r7, #8
 800c5c0:	4610      	mov	r0, r2
 800c5c2:	4798      	blx	r3
 800c5c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	3301      	adds	r3, #1
 800c5ca:	2202      	movs	r2, #2
 800c5cc:	701a      	strb	r2, [r3, #0]
      break;
 800c5ce:	e0f2      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	885b      	ldrh	r3, [r3, #2]
 800c5d4:	b2db      	uxtb	r3, r3
 800c5d6:	2b05      	cmp	r3, #5
 800c5d8:	f200 80ac 	bhi.w	800c734 <USBD_GetDescriptor+0x258>
 800c5dc:	a201      	add	r2, pc, #4	; (adr r2, 800c5e4 <USBD_GetDescriptor+0x108>)
 800c5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5e2:	bf00      	nop
 800c5e4:	0800c5fd 	.word	0x0800c5fd
 800c5e8:	0800c631 	.word	0x0800c631
 800c5ec:	0800c665 	.word	0x0800c665
 800c5f0:	0800c699 	.word	0x0800c699
 800c5f4:	0800c6cd 	.word	0x0800c6cd
 800c5f8:	0800c701 	.word	0x0800c701
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c602:	685b      	ldr	r3, [r3, #4]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d00b      	beq.n	800c620 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c60e:	685b      	ldr	r3, [r3, #4]
 800c610:	687a      	ldr	r2, [r7, #4]
 800c612:	7c12      	ldrb	r2, [r2, #16]
 800c614:	f107 0108 	add.w	r1, r7, #8
 800c618:	4610      	mov	r0, r2
 800c61a:	4798      	blx	r3
 800c61c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c61e:	e091      	b.n	800c744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c620:	6839      	ldr	r1, [r7, #0]
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 facb 	bl	800cbbe <USBD_CtlError>
            err++;
 800c628:	7afb      	ldrb	r3, [r7, #11]
 800c62a:	3301      	adds	r3, #1
 800c62c:	72fb      	strb	r3, [r7, #11]
          break;
 800c62e:	e089      	b.n	800c744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c636:	689b      	ldr	r3, [r3, #8]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d00b      	beq.n	800c654 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c642:	689b      	ldr	r3, [r3, #8]
 800c644:	687a      	ldr	r2, [r7, #4]
 800c646:	7c12      	ldrb	r2, [r2, #16]
 800c648:	f107 0108 	add.w	r1, r7, #8
 800c64c:	4610      	mov	r0, r2
 800c64e:	4798      	blx	r3
 800c650:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c652:	e077      	b.n	800c744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c654:	6839      	ldr	r1, [r7, #0]
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 fab1 	bl	800cbbe <USBD_CtlError>
            err++;
 800c65c:	7afb      	ldrb	r3, [r7, #11]
 800c65e:	3301      	adds	r3, #1
 800c660:	72fb      	strb	r3, [r7, #11]
          break;
 800c662:	e06f      	b.n	800c744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c66a:	68db      	ldr	r3, [r3, #12]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d00b      	beq.n	800c688 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c676:	68db      	ldr	r3, [r3, #12]
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	7c12      	ldrb	r2, [r2, #16]
 800c67c:	f107 0108 	add.w	r1, r7, #8
 800c680:	4610      	mov	r0, r2
 800c682:	4798      	blx	r3
 800c684:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c686:	e05d      	b.n	800c744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c688:	6839      	ldr	r1, [r7, #0]
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 fa97 	bl	800cbbe <USBD_CtlError>
            err++;
 800c690:	7afb      	ldrb	r3, [r7, #11]
 800c692:	3301      	adds	r3, #1
 800c694:	72fb      	strb	r3, [r7, #11]
          break;
 800c696:	e055      	b.n	800c744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c69e:	691b      	ldr	r3, [r3, #16]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d00b      	beq.n	800c6bc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6aa:	691b      	ldr	r3, [r3, #16]
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	7c12      	ldrb	r2, [r2, #16]
 800c6b0:	f107 0108 	add.w	r1, r7, #8
 800c6b4:	4610      	mov	r0, r2
 800c6b6:	4798      	blx	r3
 800c6b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6ba:	e043      	b.n	800c744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c6bc:	6839      	ldr	r1, [r7, #0]
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	f000 fa7d 	bl	800cbbe <USBD_CtlError>
            err++;
 800c6c4:	7afb      	ldrb	r3, [r7, #11]
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	72fb      	strb	r3, [r7, #11]
          break;
 800c6ca:	e03b      	b.n	800c744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6d2:	695b      	ldr	r3, [r3, #20]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d00b      	beq.n	800c6f0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6de:	695b      	ldr	r3, [r3, #20]
 800c6e0:	687a      	ldr	r2, [r7, #4]
 800c6e2:	7c12      	ldrb	r2, [r2, #16]
 800c6e4:	f107 0108 	add.w	r1, r7, #8
 800c6e8:	4610      	mov	r0, r2
 800c6ea:	4798      	blx	r3
 800c6ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6ee:	e029      	b.n	800c744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c6f0:	6839      	ldr	r1, [r7, #0]
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f000 fa63 	bl	800cbbe <USBD_CtlError>
            err++;
 800c6f8:	7afb      	ldrb	r3, [r7, #11]
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	72fb      	strb	r3, [r7, #11]
          break;
 800c6fe:	e021      	b.n	800c744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c706:	699b      	ldr	r3, [r3, #24]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00b      	beq.n	800c724 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c712:	699b      	ldr	r3, [r3, #24]
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	7c12      	ldrb	r2, [r2, #16]
 800c718:	f107 0108 	add.w	r1, r7, #8
 800c71c:	4610      	mov	r0, r2
 800c71e:	4798      	blx	r3
 800c720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c722:	e00f      	b.n	800c744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c724:	6839      	ldr	r1, [r7, #0]
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f000 fa49 	bl	800cbbe <USBD_CtlError>
            err++;
 800c72c:	7afb      	ldrb	r3, [r7, #11]
 800c72e:	3301      	adds	r3, #1
 800c730:	72fb      	strb	r3, [r7, #11]
          break;
 800c732:	e007      	b.n	800c744 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c734:	6839      	ldr	r1, [r7, #0]
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f000 fa41 	bl	800cbbe <USBD_CtlError>
          err++;
 800c73c:	7afb      	ldrb	r3, [r7, #11]
 800c73e:	3301      	adds	r3, #1
 800c740:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c742:	bf00      	nop
      }
      break;
 800c744:	e037      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	7c1b      	ldrb	r3, [r3, #16]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d109      	bne.n	800c762 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c756:	f107 0208 	add.w	r2, r7, #8
 800c75a:	4610      	mov	r0, r2
 800c75c:	4798      	blx	r3
 800c75e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c760:	e029      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c762:	6839      	ldr	r1, [r7, #0]
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f000 fa2a 	bl	800cbbe <USBD_CtlError>
        err++;
 800c76a:	7afb      	ldrb	r3, [r7, #11]
 800c76c:	3301      	adds	r3, #1
 800c76e:	72fb      	strb	r3, [r7, #11]
      break;
 800c770:	e021      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	7c1b      	ldrb	r3, [r3, #16]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d10d      	bne.n	800c796 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c782:	f107 0208 	add.w	r2, r7, #8
 800c786:	4610      	mov	r0, r2
 800c788:	4798      	blx	r3
 800c78a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	3301      	adds	r3, #1
 800c790:	2207      	movs	r2, #7
 800c792:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c794:	e00f      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c796:	6839      	ldr	r1, [r7, #0]
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f000 fa10 	bl	800cbbe <USBD_CtlError>
        err++;
 800c79e:	7afb      	ldrb	r3, [r7, #11]
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	72fb      	strb	r3, [r7, #11]
      break;
 800c7a4:	e007      	b.n	800c7b6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c7a6:	6839      	ldr	r1, [r7, #0]
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 fa08 	bl	800cbbe <USBD_CtlError>
      err++;
 800c7ae:	7afb      	ldrb	r3, [r7, #11]
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	72fb      	strb	r3, [r7, #11]
      break;
 800c7b4:	bf00      	nop
  }

  if (err != 0U)
 800c7b6:	7afb      	ldrb	r3, [r7, #11]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d11e      	bne.n	800c7fa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	88db      	ldrh	r3, [r3, #6]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d016      	beq.n	800c7f2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c7c4:	893b      	ldrh	r3, [r7, #8]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00e      	beq.n	800c7e8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c7ca:	683b      	ldr	r3, [r7, #0]
 800c7cc:	88da      	ldrh	r2, [r3, #6]
 800c7ce:	893b      	ldrh	r3, [r7, #8]
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	bf28      	it	cs
 800c7d4:	4613      	movcs	r3, r2
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c7da:	893b      	ldrh	r3, [r7, #8]
 800c7dc:	461a      	mov	r2, r3
 800c7de:	68f9      	ldr	r1, [r7, #12]
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 fa5d 	bl	800cca0 <USBD_CtlSendData>
 800c7e6:	e009      	b.n	800c7fc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c7e8:	6839      	ldr	r1, [r7, #0]
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f000 f9e7 	bl	800cbbe <USBD_CtlError>
 800c7f0:	e004      	b.n	800c7fc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f000 faae 	bl	800cd54 <USBD_CtlSendStatus>
 800c7f8:	e000      	b.n	800c7fc <USBD_GetDescriptor+0x320>
    return;
 800c7fa:	bf00      	nop
  }
}
 800c7fc:	3710      	adds	r7, #16
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd80      	pop	{r7, pc}
 800c802:	bf00      	nop

0800c804 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
 800c80c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	889b      	ldrh	r3, [r3, #4]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d131      	bne.n	800c87a <USBD_SetAddress+0x76>
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	88db      	ldrh	r3, [r3, #6]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d12d      	bne.n	800c87a <USBD_SetAddress+0x76>
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	885b      	ldrh	r3, [r3, #2]
 800c822:	2b7f      	cmp	r3, #127	; 0x7f
 800c824:	d829      	bhi.n	800c87a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	885b      	ldrh	r3, [r3, #2]
 800c82a:	b2db      	uxtb	r3, r3
 800c82c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c830:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c838:	b2db      	uxtb	r3, r3
 800c83a:	2b03      	cmp	r3, #3
 800c83c:	d104      	bne.n	800c848 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c83e:	6839      	ldr	r1, [r7, #0]
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f000 f9bc 	bl	800cbbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c846:	e01d      	b.n	800c884 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	7bfa      	ldrb	r2, [r7, #15]
 800c84c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c850:	7bfb      	ldrb	r3, [r7, #15]
 800c852:	4619      	mov	r1, r3
 800c854:	6878      	ldr	r0, [r7, #4]
 800c856:	f003 ffb3 	bl	80107c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f000 fa7a 	bl	800cd54 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c860:	7bfb      	ldrb	r3, [r7, #15]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d004      	beq.n	800c870 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2202      	movs	r2, #2
 800c86a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c86e:	e009      	b.n	800c884 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2201      	movs	r2, #1
 800c874:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c878:	e004      	b.n	800c884 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c87a:	6839      	ldr	r1, [r7, #0]
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	f000 f99e 	bl	800cbbe <USBD_CtlError>
  }
}
 800c882:	bf00      	nop
 800c884:	bf00      	nop
 800c886:	3710      	adds	r7, #16
 800c888:	46bd      	mov	sp, r7
 800c88a:	bd80      	pop	{r7, pc}

0800c88c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b084      	sub	sp, #16
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
 800c894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c896:	2300      	movs	r3, #0
 800c898:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	885b      	ldrh	r3, [r3, #2]
 800c89e:	b2da      	uxtb	r2, r3
 800c8a0:	4b4e      	ldr	r3, [pc, #312]	; (800c9dc <USBD_SetConfig+0x150>)
 800c8a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c8a4:	4b4d      	ldr	r3, [pc, #308]	; (800c9dc <USBD_SetConfig+0x150>)
 800c8a6:	781b      	ldrb	r3, [r3, #0]
 800c8a8:	2b01      	cmp	r3, #1
 800c8aa:	d905      	bls.n	800c8b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c8ac:	6839      	ldr	r1, [r7, #0]
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 f985 	bl	800cbbe <USBD_CtlError>
    return USBD_FAIL;
 800c8b4:	2303      	movs	r3, #3
 800c8b6:	e08c      	b.n	800c9d2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8be:	b2db      	uxtb	r3, r3
 800c8c0:	2b02      	cmp	r3, #2
 800c8c2:	d002      	beq.n	800c8ca <USBD_SetConfig+0x3e>
 800c8c4:	2b03      	cmp	r3, #3
 800c8c6:	d029      	beq.n	800c91c <USBD_SetConfig+0x90>
 800c8c8:	e075      	b.n	800c9b6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c8ca:	4b44      	ldr	r3, [pc, #272]	; (800c9dc <USBD_SetConfig+0x150>)
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d020      	beq.n	800c914 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c8d2:	4b42      	ldr	r3, [pc, #264]	; (800c9dc <USBD_SetConfig+0x150>)
 800c8d4:	781b      	ldrb	r3, [r3, #0]
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c8dc:	4b3f      	ldr	r3, [pc, #252]	; (800c9dc <USBD_SetConfig+0x150>)
 800c8de:	781b      	ldrb	r3, [r3, #0]
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	6878      	ldr	r0, [r7, #4]
 800c8e4:	f7fe ffbd 	bl	800b862 <USBD_SetClassConfig>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c8ec:	7bfb      	ldrb	r3, [r7, #15]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d008      	beq.n	800c904 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c8f2:	6839      	ldr	r1, [r7, #0]
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 f962 	bl	800cbbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2202      	movs	r2, #2
 800c8fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c902:	e065      	b.n	800c9d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 fa25 	bl	800cd54 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2203      	movs	r2, #3
 800c90e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c912:	e05d      	b.n	800c9d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f000 fa1d 	bl	800cd54 <USBD_CtlSendStatus>
      break;
 800c91a:	e059      	b.n	800c9d0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c91c:	4b2f      	ldr	r3, [pc, #188]	; (800c9dc <USBD_SetConfig+0x150>)
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d112      	bne.n	800c94a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2202      	movs	r2, #2
 800c928:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c92c:	4b2b      	ldr	r3, [pc, #172]	; (800c9dc <USBD_SetConfig+0x150>)
 800c92e:	781b      	ldrb	r3, [r3, #0]
 800c930:	461a      	mov	r2, r3
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c936:	4b29      	ldr	r3, [pc, #164]	; (800c9dc <USBD_SetConfig+0x150>)
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	4619      	mov	r1, r3
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f7fe ffac 	bl	800b89a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f000 fa06 	bl	800cd54 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c948:	e042      	b.n	800c9d0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c94a:	4b24      	ldr	r3, [pc, #144]	; (800c9dc <USBD_SetConfig+0x150>)
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	461a      	mov	r2, r3
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	429a      	cmp	r2, r3
 800c956:	d02a      	beq.n	800c9ae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	685b      	ldr	r3, [r3, #4]
 800c95c:	b2db      	uxtb	r3, r3
 800c95e:	4619      	mov	r1, r3
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f7fe ff9a 	bl	800b89a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c966:	4b1d      	ldr	r3, [pc, #116]	; (800c9dc <USBD_SetConfig+0x150>)
 800c968:	781b      	ldrb	r3, [r3, #0]
 800c96a:	461a      	mov	r2, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c970:	4b1a      	ldr	r3, [pc, #104]	; (800c9dc <USBD_SetConfig+0x150>)
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	4619      	mov	r1, r3
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f7fe ff73 	bl	800b862 <USBD_SetClassConfig>
 800c97c:	4603      	mov	r3, r0
 800c97e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c980:	7bfb      	ldrb	r3, [r7, #15]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00f      	beq.n	800c9a6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c986:	6839      	ldr	r1, [r7, #0]
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 f918 	bl	800cbbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	685b      	ldr	r3, [r3, #4]
 800c992:	b2db      	uxtb	r3, r3
 800c994:	4619      	mov	r1, r3
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f7fe ff7f 	bl	800b89a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2202      	movs	r2, #2
 800c9a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c9a4:	e014      	b.n	800c9d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f000 f9d4 	bl	800cd54 <USBD_CtlSendStatus>
      break;
 800c9ac:	e010      	b.n	800c9d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f000 f9d0 	bl	800cd54 <USBD_CtlSendStatus>
      break;
 800c9b4:	e00c      	b.n	800c9d0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c9b6:	6839      	ldr	r1, [r7, #0]
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f000 f900 	bl	800cbbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c9be:	4b07      	ldr	r3, [pc, #28]	; (800c9dc <USBD_SetConfig+0x150>)
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f7fe ff68 	bl	800b89a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c9ca:	2303      	movs	r3, #3
 800c9cc:	73fb      	strb	r3, [r7, #15]
      break;
 800c9ce:	bf00      	nop
  }

  return ret;
 800c9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3710      	adds	r7, #16
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}
 800c9da:	bf00      	nop
 800c9dc:	20002988 	.word	0x20002988

0800c9e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	88db      	ldrh	r3, [r3, #6]
 800c9ee:	2b01      	cmp	r3, #1
 800c9f0:	d004      	beq.n	800c9fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c9f2:	6839      	ldr	r1, [r7, #0]
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 f8e2 	bl	800cbbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c9fa:	e023      	b.n	800ca44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	2b02      	cmp	r3, #2
 800ca06:	dc02      	bgt.n	800ca0e <USBD_GetConfig+0x2e>
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	dc03      	bgt.n	800ca14 <USBD_GetConfig+0x34>
 800ca0c:	e015      	b.n	800ca3a <USBD_GetConfig+0x5a>
 800ca0e:	2b03      	cmp	r3, #3
 800ca10:	d00b      	beq.n	800ca2a <USBD_GetConfig+0x4a>
 800ca12:	e012      	b.n	800ca3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2200      	movs	r2, #0
 800ca18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	3308      	adds	r3, #8
 800ca1e:	2201      	movs	r2, #1
 800ca20:	4619      	mov	r1, r3
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f000 f93c 	bl	800cca0 <USBD_CtlSendData>
        break;
 800ca28:	e00c      	b.n	800ca44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	3304      	adds	r3, #4
 800ca2e:	2201      	movs	r2, #1
 800ca30:	4619      	mov	r1, r3
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f000 f934 	bl	800cca0 <USBD_CtlSendData>
        break;
 800ca38:	e004      	b.n	800ca44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ca3a:	6839      	ldr	r1, [r7, #0]
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f000 f8be 	bl	800cbbe <USBD_CtlError>
        break;
 800ca42:	bf00      	nop
}
 800ca44:	bf00      	nop
 800ca46:	3708      	adds	r7, #8
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	bd80      	pop	{r7, pc}

0800ca4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b082      	sub	sp, #8
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
 800ca54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca5c:	b2db      	uxtb	r3, r3
 800ca5e:	3b01      	subs	r3, #1
 800ca60:	2b02      	cmp	r3, #2
 800ca62:	d81e      	bhi.n	800caa2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	88db      	ldrh	r3, [r3, #6]
 800ca68:	2b02      	cmp	r3, #2
 800ca6a:	d004      	beq.n	800ca76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ca6c:	6839      	ldr	r1, [r7, #0]
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	f000 f8a5 	bl	800cbbe <USBD_CtlError>
        break;
 800ca74:	e01a      	b.n	800caac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2201      	movs	r2, #1
 800ca7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d005      	beq.n	800ca92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	68db      	ldr	r3, [r3, #12]
 800ca8a:	f043 0202 	orr.w	r2, r3, #2
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	330c      	adds	r3, #12
 800ca96:	2202      	movs	r2, #2
 800ca98:	4619      	mov	r1, r3
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f000 f900 	bl	800cca0 <USBD_CtlSendData>
      break;
 800caa0:	e004      	b.n	800caac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800caa2:	6839      	ldr	r1, [r7, #0]
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f000 f88a 	bl	800cbbe <USBD_CtlError>
      break;
 800caaa:	bf00      	nop
  }
}
 800caac:	bf00      	nop
 800caae:	3708      	adds	r7, #8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
 800cabc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	885b      	ldrh	r3, [r3, #2]
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d107      	bne.n	800cad6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2201      	movs	r2, #1
 800caca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f000 f940 	bl	800cd54 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cad4:	e013      	b.n	800cafe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	885b      	ldrh	r3, [r3, #2]
 800cada:	2b02      	cmp	r3, #2
 800cadc:	d10b      	bne.n	800caf6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	889b      	ldrh	r3, [r3, #4]
 800cae2:	0a1b      	lsrs	r3, r3, #8
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	b2da      	uxtb	r2, r3
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800caee:	6878      	ldr	r0, [r7, #4]
 800caf0:	f000 f930 	bl	800cd54 <USBD_CtlSendStatus>
}
 800caf4:	e003      	b.n	800cafe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800caf6:	6839      	ldr	r1, [r7, #0]
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 f860 	bl	800cbbe <USBD_CtlError>
}
 800cafe:	bf00      	nop
 800cb00:	3708      	adds	r7, #8
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}

0800cb06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb06:	b580      	push	{r7, lr}
 800cb08:	b082      	sub	sp, #8
 800cb0a:	af00      	add	r7, sp, #0
 800cb0c:	6078      	str	r0, [r7, #4]
 800cb0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb16:	b2db      	uxtb	r3, r3
 800cb18:	3b01      	subs	r3, #1
 800cb1a:	2b02      	cmp	r3, #2
 800cb1c:	d80b      	bhi.n	800cb36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	885b      	ldrh	r3, [r3, #2]
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	d10c      	bne.n	800cb40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f000 f910 	bl	800cd54 <USBD_CtlSendStatus>
      }
      break;
 800cb34:	e004      	b.n	800cb40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cb36:	6839      	ldr	r1, [r7, #0]
 800cb38:	6878      	ldr	r0, [r7, #4]
 800cb3a:	f000 f840 	bl	800cbbe <USBD_CtlError>
      break;
 800cb3e:	e000      	b.n	800cb42 <USBD_ClrFeature+0x3c>
      break;
 800cb40:	bf00      	nop
  }
}
 800cb42:	bf00      	nop
 800cb44:	3708      	adds	r7, #8
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cb4a:	b580      	push	{r7, lr}
 800cb4c:	b084      	sub	sp, #16
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	6078      	str	r0, [r7, #4]
 800cb52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	781a      	ldrb	r2, [r3, #0]
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	3301      	adds	r3, #1
 800cb64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	781a      	ldrb	r2, [r3, #0]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	3301      	adds	r3, #1
 800cb72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cb74:	68f8      	ldr	r0, [r7, #12]
 800cb76:	f7ff fa17 	bl	800bfa8 <SWAPBYTE>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	3301      	adds	r3, #1
 800cb86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cb8e:	68f8      	ldr	r0, [r7, #12]
 800cb90:	f7ff fa0a 	bl	800bfa8 <SWAPBYTE>
 800cb94:	4603      	mov	r3, r0
 800cb96:	461a      	mov	r2, r3
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	3301      	adds	r3, #1
 800cba0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	3301      	adds	r3, #1
 800cba6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cba8:	68f8      	ldr	r0, [r7, #12]
 800cbaa:	f7ff f9fd 	bl	800bfa8 <SWAPBYTE>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	461a      	mov	r2, r3
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	80da      	strh	r2, [r3, #6]
}
 800cbb6:	bf00      	nop
 800cbb8:	3710      	adds	r7, #16
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}

0800cbbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b082      	sub	sp, #8
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
 800cbc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cbc8:	2180      	movs	r1, #128	; 0x80
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f003 fd8e 	bl	80106ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cbd0:	2100      	movs	r1, #0
 800cbd2:	6878      	ldr	r0, [r7, #4]
 800cbd4:	f003 fd8a 	bl	80106ec <USBD_LL_StallEP>
}
 800cbd8:	bf00      	nop
 800cbda:	3708      	adds	r7, #8
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}

0800cbe0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b086      	sub	sp, #24
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	60f8      	str	r0, [r7, #12]
 800cbe8:	60b9      	str	r1, [r7, #8]
 800cbea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cbec:	2300      	movs	r3, #0
 800cbee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d036      	beq.n	800cc64 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cbfa:	6938      	ldr	r0, [r7, #16]
 800cbfc:	f000 f836 	bl	800cc6c <USBD_GetLen>
 800cc00:	4603      	mov	r3, r0
 800cc02:	3301      	adds	r3, #1
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	005b      	lsls	r3, r3, #1
 800cc08:	b29a      	uxth	r2, r3
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cc0e:	7dfb      	ldrb	r3, [r7, #23]
 800cc10:	68ba      	ldr	r2, [r7, #8]
 800cc12:	4413      	add	r3, r2
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	7812      	ldrb	r2, [r2, #0]
 800cc18:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc1a:	7dfb      	ldrb	r3, [r7, #23]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cc20:	7dfb      	ldrb	r3, [r7, #23]
 800cc22:	68ba      	ldr	r2, [r7, #8]
 800cc24:	4413      	add	r3, r2
 800cc26:	2203      	movs	r2, #3
 800cc28:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc2a:	7dfb      	ldrb	r3, [r7, #23]
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cc30:	e013      	b.n	800cc5a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cc32:	7dfb      	ldrb	r3, [r7, #23]
 800cc34:	68ba      	ldr	r2, [r7, #8]
 800cc36:	4413      	add	r3, r2
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	7812      	ldrb	r2, [r2, #0]
 800cc3c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	3301      	adds	r3, #1
 800cc42:	613b      	str	r3, [r7, #16]
    idx++;
 800cc44:	7dfb      	ldrb	r3, [r7, #23]
 800cc46:	3301      	adds	r3, #1
 800cc48:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cc4a:	7dfb      	ldrb	r3, [r7, #23]
 800cc4c:	68ba      	ldr	r2, [r7, #8]
 800cc4e:	4413      	add	r3, r2
 800cc50:	2200      	movs	r2, #0
 800cc52:	701a      	strb	r2, [r3, #0]
    idx++;
 800cc54:	7dfb      	ldrb	r3, [r7, #23]
 800cc56:	3301      	adds	r3, #1
 800cc58:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d1e7      	bne.n	800cc32 <USBD_GetString+0x52>
 800cc62:	e000      	b.n	800cc66 <USBD_GetString+0x86>
    return;
 800cc64:	bf00      	nop
  }
}
 800cc66:	3718      	adds	r7, #24
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}

0800cc6c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b085      	sub	sp, #20
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cc74:	2300      	movs	r3, #0
 800cc76:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cc7c:	e005      	b.n	800cc8a <USBD_GetLen+0x1e>
  {
    len++;
 800cc7e:	7bfb      	ldrb	r3, [r7, #15]
 800cc80:	3301      	adds	r3, #1
 800cc82:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cc84:	68bb      	ldr	r3, [r7, #8]
 800cc86:	3301      	adds	r3, #1
 800cc88:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d1f5      	bne.n	800cc7e <USBD_GetLen+0x12>
  }

  return len;
 800cc92:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3714      	adds	r7, #20
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9e:	4770      	bx	lr

0800cca0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b084      	sub	sp, #16
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	60b9      	str	r1, [r7, #8]
 800ccaa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2202      	movs	r2, #2
 800ccb0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	687a      	ldr	r2, [r7, #4]
 800ccb8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	68ba      	ldr	r2, [r7, #8]
 800ccc4:	2100      	movs	r1, #0
 800ccc6:	68f8      	ldr	r0, [r7, #12]
 800ccc8:	f003 fd99 	bl	80107fe <USBD_LL_Transmit>

  return USBD_OK;
 800cccc:	2300      	movs	r3, #0
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3710      	adds	r7, #16
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}

0800ccd6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ccd6:	b580      	push	{r7, lr}
 800ccd8:	b084      	sub	sp, #16
 800ccda:	af00      	add	r7, sp, #0
 800ccdc:	60f8      	str	r0, [r7, #12]
 800ccde:	60b9      	str	r1, [r7, #8]
 800cce0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	68ba      	ldr	r2, [r7, #8]
 800cce6:	2100      	movs	r1, #0
 800cce8:	68f8      	ldr	r0, [r7, #12]
 800ccea:	f003 fd88 	bl	80107fe <USBD_LL_Transmit>

  return USBD_OK;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3710      	adds	r7, #16
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b084      	sub	sp, #16
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	60b9      	str	r1, [r7, #8]
 800cd02:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2203      	movs	r2, #3
 800cd08:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	687a      	ldr	r2, [r7, #4]
 800cd10:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	687a      	ldr	r2, [r7, #4]
 800cd18:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	68ba      	ldr	r2, [r7, #8]
 800cd20:	2100      	movs	r1, #0
 800cd22:	68f8      	ldr	r0, [r7, #12]
 800cd24:	f003 fd8c 	bl	8010840 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd28:	2300      	movs	r3, #0
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3710      	adds	r7, #16
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}

0800cd32 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cd32:	b580      	push	{r7, lr}
 800cd34:	b084      	sub	sp, #16
 800cd36:	af00      	add	r7, sp, #0
 800cd38:	60f8      	str	r0, [r7, #12]
 800cd3a:	60b9      	str	r1, [r7, #8]
 800cd3c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	68ba      	ldr	r2, [r7, #8]
 800cd42:	2100      	movs	r1, #0
 800cd44:	68f8      	ldr	r0, [r7, #12]
 800cd46:	f003 fd7b 	bl	8010840 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd4a:	2300      	movs	r3, #0
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3710      	adds	r7, #16
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}

0800cd54 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2204      	movs	r2, #4
 800cd60:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cd64:	2300      	movs	r3, #0
 800cd66:	2200      	movs	r2, #0
 800cd68:	2100      	movs	r1, #0
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f003 fd47 	bl	80107fe <USBD_LL_Transmit>

  return USBD_OK;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3708      	adds	r7, #8
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}

0800cd7a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cd7a:	b580      	push	{r7, lr}
 800cd7c:	b082      	sub	sp, #8
 800cd7e:	af00      	add	r7, sp, #0
 800cd80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	2205      	movs	r2, #5
 800cd86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	2100      	movs	r1, #0
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f003 fd55 	bl	8010840 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd96:	2300      	movs	r3, #0
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3708      	adds	r7, #8
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b084      	sub	sp, #16
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	4603      	mov	r3, r0
 800cda8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800cdaa:	79fb      	ldrb	r3, [r7, #7]
 800cdac:	4a08      	ldr	r2, [pc, #32]	; (800cdd0 <disk_status+0x30>)
 800cdae:	009b      	lsls	r3, r3, #2
 800cdb0:	4413      	add	r3, r2
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	685b      	ldr	r3, [r3, #4]
 800cdb6:	79fa      	ldrb	r2, [r7, #7]
 800cdb8:	4905      	ldr	r1, [pc, #20]	; (800cdd0 <disk_status+0x30>)
 800cdba:	440a      	add	r2, r1
 800cdbc:	7a12      	ldrb	r2, [r2, #8]
 800cdbe:	4610      	mov	r0, r2
 800cdc0:	4798      	blx	r3
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800cdc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3710      	adds	r7, #16
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}
 800cdd0:	20002bb4 	.word	0x20002bb4

0800cdd4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	4603      	mov	r3, r0
 800cddc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800cdde:	2300      	movs	r3, #0
 800cde0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800cde2:	79fb      	ldrb	r3, [r7, #7]
 800cde4:	4a0d      	ldr	r2, [pc, #52]	; (800ce1c <disk_initialize+0x48>)
 800cde6:	5cd3      	ldrb	r3, [r2, r3]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d111      	bne.n	800ce10 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800cdec:	79fb      	ldrb	r3, [r7, #7]
 800cdee:	4a0b      	ldr	r2, [pc, #44]	; (800ce1c <disk_initialize+0x48>)
 800cdf0:	2101      	movs	r1, #1
 800cdf2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800cdf4:	79fb      	ldrb	r3, [r7, #7]
 800cdf6:	4a09      	ldr	r2, [pc, #36]	; (800ce1c <disk_initialize+0x48>)
 800cdf8:	009b      	lsls	r3, r3, #2
 800cdfa:	4413      	add	r3, r2
 800cdfc:	685b      	ldr	r3, [r3, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	79fa      	ldrb	r2, [r7, #7]
 800ce02:	4906      	ldr	r1, [pc, #24]	; (800ce1c <disk_initialize+0x48>)
 800ce04:	440a      	add	r2, r1
 800ce06:	7a12      	ldrb	r2, [r2, #8]
 800ce08:	4610      	mov	r0, r2
 800ce0a:	4798      	blx	r3
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ce10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3710      	adds	r7, #16
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bd80      	pop	{r7, pc}
 800ce1a:	bf00      	nop
 800ce1c:	20002bb4 	.word	0x20002bb4

0800ce20 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ce20:	b590      	push	{r4, r7, lr}
 800ce22:	b087      	sub	sp, #28
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	60b9      	str	r1, [r7, #8]
 800ce28:	607a      	str	r2, [r7, #4]
 800ce2a:	603b      	str	r3, [r7, #0]
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ce30:	7bfb      	ldrb	r3, [r7, #15]
 800ce32:	4a0a      	ldr	r2, [pc, #40]	; (800ce5c <disk_read+0x3c>)
 800ce34:	009b      	lsls	r3, r3, #2
 800ce36:	4413      	add	r3, r2
 800ce38:	685b      	ldr	r3, [r3, #4]
 800ce3a:	689c      	ldr	r4, [r3, #8]
 800ce3c:	7bfb      	ldrb	r3, [r7, #15]
 800ce3e:	4a07      	ldr	r2, [pc, #28]	; (800ce5c <disk_read+0x3c>)
 800ce40:	4413      	add	r3, r2
 800ce42:	7a18      	ldrb	r0, [r3, #8]
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	687a      	ldr	r2, [r7, #4]
 800ce48:	68b9      	ldr	r1, [r7, #8]
 800ce4a:	47a0      	blx	r4
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ce50:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	371c      	adds	r7, #28
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd90      	pop	{r4, r7, pc}
 800ce5a:	bf00      	nop
 800ce5c:	20002bb4 	.word	0x20002bb4

0800ce60 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ce60:	b590      	push	{r4, r7, lr}
 800ce62:	b087      	sub	sp, #28
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	60b9      	str	r1, [r7, #8]
 800ce68:	607a      	str	r2, [r7, #4]
 800ce6a:	603b      	str	r3, [r7, #0]
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ce70:	7bfb      	ldrb	r3, [r7, #15]
 800ce72:	4a0a      	ldr	r2, [pc, #40]	; (800ce9c <disk_write+0x3c>)
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	4413      	add	r3, r2
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	68dc      	ldr	r4, [r3, #12]
 800ce7c:	7bfb      	ldrb	r3, [r7, #15]
 800ce7e:	4a07      	ldr	r2, [pc, #28]	; (800ce9c <disk_write+0x3c>)
 800ce80:	4413      	add	r3, r2
 800ce82:	7a18      	ldrb	r0, [r3, #8]
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	68b9      	ldr	r1, [r7, #8]
 800ce8a:	47a0      	blx	r4
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ce90:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	371c      	adds	r7, #28
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd90      	pop	{r4, r7, pc}
 800ce9a:	bf00      	nop
 800ce9c:	20002bb4 	.word	0x20002bb4

0800cea0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b084      	sub	sp, #16
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	4603      	mov	r3, r0
 800cea8:	603a      	str	r2, [r7, #0]
 800ceaa:	71fb      	strb	r3, [r7, #7]
 800ceac:	460b      	mov	r3, r1
 800ceae:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ceb0:	79fb      	ldrb	r3, [r7, #7]
 800ceb2:	4a09      	ldr	r2, [pc, #36]	; (800ced8 <disk_ioctl+0x38>)
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	4413      	add	r3, r2
 800ceb8:	685b      	ldr	r3, [r3, #4]
 800ceba:	691b      	ldr	r3, [r3, #16]
 800cebc:	79fa      	ldrb	r2, [r7, #7]
 800cebe:	4906      	ldr	r1, [pc, #24]	; (800ced8 <disk_ioctl+0x38>)
 800cec0:	440a      	add	r2, r1
 800cec2:	7a10      	ldrb	r0, [r2, #8]
 800cec4:	79b9      	ldrb	r1, [r7, #6]
 800cec6:	683a      	ldr	r2, [r7, #0]
 800cec8:	4798      	blx	r3
 800ceca:	4603      	mov	r3, r0
 800cecc:	73fb      	strb	r3, [r7, #15]
  return res;
 800cece:	7bfb      	ldrb	r3, [r7, #15]
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	3710      	adds	r7, #16
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}
 800ced8:	20002bb4 	.word	0x20002bb4

0800cedc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cedc:	b480      	push	{r7}
 800cede:	b085      	sub	sp, #20
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	3301      	adds	r3, #1
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ceec:	89fb      	ldrh	r3, [r7, #14]
 800ceee:	021b      	lsls	r3, r3, #8
 800cef0:	b21a      	sxth	r2, r3
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	b21b      	sxth	r3, r3
 800cef8:	4313      	orrs	r3, r2
 800cefa:	b21b      	sxth	r3, r3
 800cefc:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cefe:	89fb      	ldrh	r3, [r7, #14]
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3714      	adds	r7, #20
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr

0800cf0c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b085      	sub	sp, #20
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3303      	adds	r3, #3
 800cf18:	781b      	ldrb	r3, [r3, #0]
 800cf1a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	021b      	lsls	r3, r3, #8
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	3202      	adds	r2, #2
 800cf24:	7812      	ldrb	r2, [r2, #0]
 800cf26:	4313      	orrs	r3, r2
 800cf28:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	021b      	lsls	r3, r3, #8
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	3201      	adds	r2, #1
 800cf32:	7812      	ldrb	r2, [r2, #0]
 800cf34:	4313      	orrs	r3, r2
 800cf36:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	021b      	lsls	r3, r3, #8
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	7812      	ldrb	r2, [r2, #0]
 800cf40:	4313      	orrs	r3, r2
 800cf42:	60fb      	str	r3, [r7, #12]
	return rv;
 800cf44:	68fb      	ldr	r3, [r7, #12]
}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3714      	adds	r7, #20
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf50:	4770      	bx	lr

0800cf52 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cf52:	b480      	push	{r7}
 800cf54:	b083      	sub	sp, #12
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	6078      	str	r0, [r7, #4]
 800cf5a:	460b      	mov	r3, r1
 800cf5c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	1c5a      	adds	r2, r3, #1
 800cf62:	607a      	str	r2, [r7, #4]
 800cf64:	887a      	ldrh	r2, [r7, #2]
 800cf66:	b2d2      	uxtb	r2, r2
 800cf68:	701a      	strb	r2, [r3, #0]
 800cf6a:	887b      	ldrh	r3, [r7, #2]
 800cf6c:	0a1b      	lsrs	r3, r3, #8
 800cf6e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	1c5a      	adds	r2, r3, #1
 800cf74:	607a      	str	r2, [r7, #4]
 800cf76:	887a      	ldrh	r2, [r7, #2]
 800cf78:	b2d2      	uxtb	r2, r2
 800cf7a:	701a      	strb	r2, [r3, #0]
}
 800cf7c:	bf00      	nop
 800cf7e:	370c      	adds	r7, #12
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr

0800cf88 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b083      	sub	sp, #12
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	1c5a      	adds	r2, r3, #1
 800cf96:	607a      	str	r2, [r7, #4]
 800cf98:	683a      	ldr	r2, [r7, #0]
 800cf9a:	b2d2      	uxtb	r2, r2
 800cf9c:	701a      	strb	r2, [r3, #0]
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	0a1b      	lsrs	r3, r3, #8
 800cfa2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	1c5a      	adds	r2, r3, #1
 800cfa8:	607a      	str	r2, [r7, #4]
 800cfaa:	683a      	ldr	r2, [r7, #0]
 800cfac:	b2d2      	uxtb	r2, r2
 800cfae:	701a      	strb	r2, [r3, #0]
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	0a1b      	lsrs	r3, r3, #8
 800cfb4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	1c5a      	adds	r2, r3, #1
 800cfba:	607a      	str	r2, [r7, #4]
 800cfbc:	683a      	ldr	r2, [r7, #0]
 800cfbe:	b2d2      	uxtb	r2, r2
 800cfc0:	701a      	strb	r2, [r3, #0]
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	0a1b      	lsrs	r3, r3, #8
 800cfc6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	1c5a      	adds	r2, r3, #1
 800cfcc:	607a      	str	r2, [r7, #4]
 800cfce:	683a      	ldr	r2, [r7, #0]
 800cfd0:	b2d2      	uxtb	r2, r2
 800cfd2:	701a      	strb	r2, [r3, #0]
}
 800cfd4:	bf00      	nop
 800cfd6:	370c      	adds	r7, #12
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800cfe0:	b480      	push	{r7}
 800cfe2:	b087      	sub	sp, #28
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	60f8      	str	r0, [r7, #12]
 800cfe8:	60b9      	str	r1, [r7, #8]
 800cfea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800cff0:	68bb      	ldr	r3, [r7, #8]
 800cff2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d00d      	beq.n	800d016 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cffa:	693a      	ldr	r2, [r7, #16]
 800cffc:	1c53      	adds	r3, r2, #1
 800cffe:	613b      	str	r3, [r7, #16]
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	1c59      	adds	r1, r3, #1
 800d004:	6179      	str	r1, [r7, #20]
 800d006:	7812      	ldrb	r2, [r2, #0]
 800d008:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	3b01      	subs	r3, #1
 800d00e:	607b      	str	r3, [r7, #4]
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d1f1      	bne.n	800cffa <mem_cpy+0x1a>
	}
}
 800d016:	bf00      	nop
 800d018:	371c      	adds	r7, #28
 800d01a:	46bd      	mov	sp, r7
 800d01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d020:	4770      	bx	lr

0800d022 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d022:	b480      	push	{r7}
 800d024:	b087      	sub	sp, #28
 800d026:	af00      	add	r7, sp, #0
 800d028:	60f8      	str	r0, [r7, #12]
 800d02a:	60b9      	str	r1, [r7, #8]
 800d02c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	1c5a      	adds	r2, r3, #1
 800d036:	617a      	str	r2, [r7, #20]
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	b2d2      	uxtb	r2, r2
 800d03c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	3b01      	subs	r3, #1
 800d042:	607b      	str	r3, [r7, #4]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d1f3      	bne.n	800d032 <mem_set+0x10>
}
 800d04a:	bf00      	nop
 800d04c:	bf00      	nop
 800d04e:	371c      	adds	r7, #28
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d058:	b480      	push	{r7}
 800d05a:	b089      	sub	sp, #36	; 0x24
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	60b9      	str	r1, [r7, #8]
 800d062:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	61fb      	str	r3, [r7, #28]
 800d068:	68bb      	ldr	r3, [r7, #8]
 800d06a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d06c:	2300      	movs	r3, #0
 800d06e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	1c5a      	adds	r2, r3, #1
 800d074:	61fa      	str	r2, [r7, #28]
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	4619      	mov	r1, r3
 800d07a:	69bb      	ldr	r3, [r7, #24]
 800d07c:	1c5a      	adds	r2, r3, #1
 800d07e:	61ba      	str	r2, [r7, #24]
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	1acb      	subs	r3, r1, r3
 800d084:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	3b01      	subs	r3, #1
 800d08a:	607b      	str	r3, [r7, #4]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d002      	beq.n	800d098 <mem_cmp+0x40>
 800d092:	697b      	ldr	r3, [r7, #20]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d0eb      	beq.n	800d070 <mem_cmp+0x18>

	return r;
 800d098:	697b      	ldr	r3, [r7, #20]
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3724      	adds	r7, #36	; 0x24
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr

0800d0a6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d0a6:	b480      	push	{r7}
 800d0a8:	b083      	sub	sp, #12
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
 800d0ae:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d0b0:	e002      	b.n	800d0b8 <chk_chr+0x12>
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	607b      	str	r3, [r7, #4]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	781b      	ldrb	r3, [r3, #0]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d005      	beq.n	800d0cc <chk_chr+0x26>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	4293      	cmp	r3, r2
 800d0ca:	d1f2      	bne.n	800d0b2 <chk_chr+0xc>
	return *str;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	781b      	ldrb	r3, [r3, #0]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	370c      	adds	r7, #12
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr

0800d0dc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d0dc:	b480      	push	{r7}
 800d0de:	b085      	sub	sp, #20
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	60bb      	str	r3, [r7, #8]
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	60fb      	str	r3, [r7, #12]
 800d0ee:	e029      	b.n	800d144 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d0f0:	4a27      	ldr	r2, [pc, #156]	; (800d190 <chk_lock+0xb4>)
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	011b      	lsls	r3, r3, #4
 800d0f6:	4413      	add	r3, r2
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d01d      	beq.n	800d13a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d0fe:	4a24      	ldr	r2, [pc, #144]	; (800d190 <chk_lock+0xb4>)
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	011b      	lsls	r3, r3, #4
 800d104:	4413      	add	r3, r2
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	429a      	cmp	r2, r3
 800d10e:	d116      	bne.n	800d13e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d110:	4a1f      	ldr	r2, [pc, #124]	; (800d190 <chk_lock+0xb4>)
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	011b      	lsls	r3, r3, #4
 800d116:	4413      	add	r3, r2
 800d118:	3304      	adds	r3, #4
 800d11a:	681a      	ldr	r2, [r3, #0]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d120:	429a      	cmp	r2, r3
 800d122:	d10c      	bne.n	800d13e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d124:	4a1a      	ldr	r2, [pc, #104]	; (800d190 <chk_lock+0xb4>)
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	011b      	lsls	r3, r3, #4
 800d12a:	4413      	add	r3, r2
 800d12c:	3308      	adds	r3, #8
 800d12e:	681a      	ldr	r2, [r3, #0]
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d134:	429a      	cmp	r2, r3
 800d136:	d102      	bne.n	800d13e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d138:	e007      	b.n	800d14a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d13a:	2301      	movs	r3, #1
 800d13c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	3301      	adds	r3, #1
 800d142:	60fb      	str	r3, [r7, #12]
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	2b01      	cmp	r3, #1
 800d148:	d9d2      	bls.n	800d0f0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2b02      	cmp	r3, #2
 800d14e:	d109      	bne.n	800d164 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d102      	bne.n	800d15c <chk_lock+0x80>
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	2b02      	cmp	r3, #2
 800d15a:	d101      	bne.n	800d160 <chk_lock+0x84>
 800d15c:	2300      	movs	r3, #0
 800d15e:	e010      	b.n	800d182 <chk_lock+0xa6>
 800d160:	2312      	movs	r3, #18
 800d162:	e00e      	b.n	800d182 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d108      	bne.n	800d17c <chk_lock+0xa0>
 800d16a:	4a09      	ldr	r2, [pc, #36]	; (800d190 <chk_lock+0xb4>)
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	011b      	lsls	r3, r3, #4
 800d170:	4413      	add	r3, r2
 800d172:	330c      	adds	r3, #12
 800d174:	881b      	ldrh	r3, [r3, #0]
 800d176:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d17a:	d101      	bne.n	800d180 <chk_lock+0xa4>
 800d17c:	2310      	movs	r3, #16
 800d17e:	e000      	b.n	800d182 <chk_lock+0xa6>
 800d180:	2300      	movs	r3, #0
}
 800d182:	4618      	mov	r0, r3
 800d184:	3714      	adds	r7, #20
 800d186:	46bd      	mov	sp, r7
 800d188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18c:	4770      	bx	lr
 800d18e:	bf00      	nop
 800d190:	20002994 	.word	0x20002994

0800d194 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d194:	b480      	push	{r7}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d19a:	2300      	movs	r3, #0
 800d19c:	607b      	str	r3, [r7, #4]
 800d19e:	e002      	b.n	800d1a6 <enq_lock+0x12>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	3301      	adds	r3, #1
 800d1a4:	607b      	str	r3, [r7, #4]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	d806      	bhi.n	800d1ba <enq_lock+0x26>
 800d1ac:	4a09      	ldr	r2, [pc, #36]	; (800d1d4 <enq_lock+0x40>)
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	011b      	lsls	r3, r3, #4
 800d1b2:	4413      	add	r3, r2
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d1f2      	bne.n	800d1a0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	2b02      	cmp	r3, #2
 800d1be:	bf14      	ite	ne
 800d1c0:	2301      	movne	r3, #1
 800d1c2:	2300      	moveq	r3, #0
 800d1c4:	b2db      	uxtb	r3, r3
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	370c      	adds	r7, #12
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d0:	4770      	bx	lr
 800d1d2:	bf00      	nop
 800d1d4:	20002994 	.word	0x20002994

0800d1d8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60fb      	str	r3, [r7, #12]
 800d1e6:	e01f      	b.n	800d228 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d1e8:	4a41      	ldr	r2, [pc, #260]	; (800d2f0 <inc_lock+0x118>)
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	011b      	lsls	r3, r3, #4
 800d1ee:	4413      	add	r3, r2
 800d1f0:	681a      	ldr	r2, [r3, #0]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	429a      	cmp	r2, r3
 800d1f8:	d113      	bne.n	800d222 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d1fa:	4a3d      	ldr	r2, [pc, #244]	; (800d2f0 <inc_lock+0x118>)
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	011b      	lsls	r3, r3, #4
 800d200:	4413      	add	r3, r2
 800d202:	3304      	adds	r3, #4
 800d204:	681a      	ldr	r2, [r3, #0]
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d109      	bne.n	800d222 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d20e:	4a38      	ldr	r2, [pc, #224]	; (800d2f0 <inc_lock+0x118>)
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	011b      	lsls	r3, r3, #4
 800d214:	4413      	add	r3, r2
 800d216:	3308      	adds	r3, #8
 800d218:	681a      	ldr	r2, [r3, #0]
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d21e:	429a      	cmp	r2, r3
 800d220:	d006      	beq.n	800d230 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	3301      	adds	r3, #1
 800d226:	60fb      	str	r3, [r7, #12]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	2b01      	cmp	r3, #1
 800d22c:	d9dc      	bls.n	800d1e8 <inc_lock+0x10>
 800d22e:	e000      	b.n	800d232 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d230:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	2b02      	cmp	r3, #2
 800d236:	d132      	bne.n	800d29e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d238:	2300      	movs	r3, #0
 800d23a:	60fb      	str	r3, [r7, #12]
 800d23c:	e002      	b.n	800d244 <inc_lock+0x6c>
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	3301      	adds	r3, #1
 800d242:	60fb      	str	r3, [r7, #12]
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	2b01      	cmp	r3, #1
 800d248:	d806      	bhi.n	800d258 <inc_lock+0x80>
 800d24a:	4a29      	ldr	r2, [pc, #164]	; (800d2f0 <inc_lock+0x118>)
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	011b      	lsls	r3, r3, #4
 800d250:	4413      	add	r3, r2
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d1f2      	bne.n	800d23e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	2b02      	cmp	r3, #2
 800d25c:	d101      	bne.n	800d262 <inc_lock+0x8a>
 800d25e:	2300      	movs	r3, #0
 800d260:	e040      	b.n	800d2e4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681a      	ldr	r2, [r3, #0]
 800d266:	4922      	ldr	r1, [pc, #136]	; (800d2f0 <inc_lock+0x118>)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	011b      	lsls	r3, r3, #4
 800d26c:	440b      	add	r3, r1
 800d26e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	689a      	ldr	r2, [r3, #8]
 800d274:	491e      	ldr	r1, [pc, #120]	; (800d2f0 <inc_lock+0x118>)
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	011b      	lsls	r3, r3, #4
 800d27a:	440b      	add	r3, r1
 800d27c:	3304      	adds	r3, #4
 800d27e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	695a      	ldr	r2, [r3, #20]
 800d284:	491a      	ldr	r1, [pc, #104]	; (800d2f0 <inc_lock+0x118>)
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	011b      	lsls	r3, r3, #4
 800d28a:	440b      	add	r3, r1
 800d28c:	3308      	adds	r3, #8
 800d28e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d290:	4a17      	ldr	r2, [pc, #92]	; (800d2f0 <inc_lock+0x118>)
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	011b      	lsls	r3, r3, #4
 800d296:	4413      	add	r3, r2
 800d298:	330c      	adds	r3, #12
 800d29a:	2200      	movs	r2, #0
 800d29c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d009      	beq.n	800d2b8 <inc_lock+0xe0>
 800d2a4:	4a12      	ldr	r2, [pc, #72]	; (800d2f0 <inc_lock+0x118>)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	011b      	lsls	r3, r3, #4
 800d2aa:	4413      	add	r3, r2
 800d2ac:	330c      	adds	r3, #12
 800d2ae:	881b      	ldrh	r3, [r3, #0]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d001      	beq.n	800d2b8 <inc_lock+0xe0>
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	e015      	b.n	800d2e4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d108      	bne.n	800d2d0 <inc_lock+0xf8>
 800d2be:	4a0c      	ldr	r2, [pc, #48]	; (800d2f0 <inc_lock+0x118>)
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	011b      	lsls	r3, r3, #4
 800d2c4:	4413      	add	r3, r2
 800d2c6:	330c      	adds	r3, #12
 800d2c8:	881b      	ldrh	r3, [r3, #0]
 800d2ca:	3301      	adds	r3, #1
 800d2cc:	b29a      	uxth	r2, r3
 800d2ce:	e001      	b.n	800d2d4 <inc_lock+0xfc>
 800d2d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d2d4:	4906      	ldr	r1, [pc, #24]	; (800d2f0 <inc_lock+0x118>)
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	011b      	lsls	r3, r3, #4
 800d2da:	440b      	add	r3, r1
 800d2dc:	330c      	adds	r3, #12
 800d2de:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	3301      	adds	r3, #1
}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	3714      	adds	r7, #20
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ee:	4770      	bx	lr
 800d2f0:	20002994 	.word	0x20002994

0800d2f4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d2f4:	b480      	push	{r7}
 800d2f6:	b085      	sub	sp, #20
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	3b01      	subs	r3, #1
 800d300:	607b      	str	r3, [r7, #4]
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2b01      	cmp	r3, #1
 800d306:	d825      	bhi.n	800d354 <dec_lock+0x60>
		n = Files[i].ctr;
 800d308:	4a17      	ldr	r2, [pc, #92]	; (800d368 <dec_lock+0x74>)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	011b      	lsls	r3, r3, #4
 800d30e:	4413      	add	r3, r2
 800d310:	330c      	adds	r3, #12
 800d312:	881b      	ldrh	r3, [r3, #0]
 800d314:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d316:	89fb      	ldrh	r3, [r7, #14]
 800d318:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d31c:	d101      	bne.n	800d322 <dec_lock+0x2e>
 800d31e:	2300      	movs	r3, #0
 800d320:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d322:	89fb      	ldrh	r3, [r7, #14]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d002      	beq.n	800d32e <dec_lock+0x3a>
 800d328:	89fb      	ldrh	r3, [r7, #14]
 800d32a:	3b01      	subs	r3, #1
 800d32c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d32e:	4a0e      	ldr	r2, [pc, #56]	; (800d368 <dec_lock+0x74>)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	011b      	lsls	r3, r3, #4
 800d334:	4413      	add	r3, r2
 800d336:	330c      	adds	r3, #12
 800d338:	89fa      	ldrh	r2, [r7, #14]
 800d33a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d33c:	89fb      	ldrh	r3, [r7, #14]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d105      	bne.n	800d34e <dec_lock+0x5a>
 800d342:	4a09      	ldr	r2, [pc, #36]	; (800d368 <dec_lock+0x74>)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	011b      	lsls	r3, r3, #4
 800d348:	4413      	add	r3, r2
 800d34a:	2200      	movs	r2, #0
 800d34c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d34e:	2300      	movs	r3, #0
 800d350:	737b      	strb	r3, [r7, #13]
 800d352:	e001      	b.n	800d358 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d354:	2302      	movs	r3, #2
 800d356:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d358:	7b7b      	ldrb	r3, [r7, #13]
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3714      	adds	r7, #20
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr
 800d366:	bf00      	nop
 800d368:	20002994 	.word	0x20002994

0800d36c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d36c:	b480      	push	{r7}
 800d36e:	b085      	sub	sp, #20
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d374:	2300      	movs	r3, #0
 800d376:	60fb      	str	r3, [r7, #12]
 800d378:	e010      	b.n	800d39c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d37a:	4a0d      	ldr	r2, [pc, #52]	; (800d3b0 <clear_lock+0x44>)
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	011b      	lsls	r3, r3, #4
 800d380:	4413      	add	r3, r2
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	687a      	ldr	r2, [r7, #4]
 800d386:	429a      	cmp	r2, r3
 800d388:	d105      	bne.n	800d396 <clear_lock+0x2a>
 800d38a:	4a09      	ldr	r2, [pc, #36]	; (800d3b0 <clear_lock+0x44>)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	011b      	lsls	r3, r3, #4
 800d390:	4413      	add	r3, r2
 800d392:	2200      	movs	r2, #0
 800d394:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	3301      	adds	r3, #1
 800d39a:	60fb      	str	r3, [r7, #12]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d9eb      	bls.n	800d37a <clear_lock+0xe>
	}
}
 800d3a2:	bf00      	nop
 800d3a4:	bf00      	nop
 800d3a6:	3714      	adds	r7, #20
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr
 800d3b0:	20002994 	.word	0x20002994

0800d3b4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b086      	sub	sp, #24
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d3bc:	2300      	movs	r3, #0
 800d3be:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	78db      	ldrb	r3, [r3, #3]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d034      	beq.n	800d432 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3cc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	7858      	ldrb	r0, [r3, #1]
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d3d8:	2301      	movs	r3, #1
 800d3da:	697a      	ldr	r2, [r7, #20]
 800d3dc:	f7ff fd40 	bl	800ce60 <disk_write>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d002      	beq.n	800d3ec <sync_window+0x38>
			res = FR_DISK_ERR;
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	73fb      	strb	r3, [r7, #15]
 800d3ea:	e022      	b.n	800d432 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3f6:	697a      	ldr	r2, [r7, #20]
 800d3f8:	1ad2      	subs	r2, r2, r3
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	69db      	ldr	r3, [r3, #28]
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d217      	bcs.n	800d432 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	789b      	ldrb	r3, [r3, #2]
 800d406:	613b      	str	r3, [r7, #16]
 800d408:	e010      	b.n	800d42c <sync_window+0x78>
					wsect += fs->fsize;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	69db      	ldr	r3, [r3, #28]
 800d40e:	697a      	ldr	r2, [r7, #20]
 800d410:	4413      	add	r3, r2
 800d412:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	7858      	ldrb	r0, [r3, #1]
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d41e:	2301      	movs	r3, #1
 800d420:	697a      	ldr	r2, [r7, #20]
 800d422:	f7ff fd1d 	bl	800ce60 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d426:	693b      	ldr	r3, [r7, #16]
 800d428:	3b01      	subs	r3, #1
 800d42a:	613b      	str	r3, [r7, #16]
 800d42c:	693b      	ldr	r3, [r7, #16]
 800d42e:	2b01      	cmp	r3, #1
 800d430:	d8eb      	bhi.n	800d40a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d432:	7bfb      	ldrb	r3, [r7, #15]
}
 800d434:	4618      	mov	r0, r3
 800d436:	3718      	adds	r7, #24
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}

0800d43c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b084      	sub	sp, #16
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
 800d444:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d446:	2300      	movs	r3, #0
 800d448:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d44e:	683a      	ldr	r2, [r7, #0]
 800d450:	429a      	cmp	r2, r3
 800d452:	d01b      	beq.n	800d48c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f7ff ffad 	bl	800d3b4 <sync_window>
 800d45a:	4603      	mov	r3, r0
 800d45c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d45e:	7bfb      	ldrb	r3, [r7, #15]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d113      	bne.n	800d48c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	7858      	ldrb	r0, [r3, #1]
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d46e:	2301      	movs	r3, #1
 800d470:	683a      	ldr	r2, [r7, #0]
 800d472:	f7ff fcd5 	bl	800ce20 <disk_read>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d004      	beq.n	800d486 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d47c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d480:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d482:	2301      	movs	r3, #1
 800d484:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	683a      	ldr	r2, [r7, #0]
 800d48a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800d48c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3710      	adds	r7, #16
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
	...

0800d498 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f7ff ff87 	bl	800d3b4 <sync_window>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d4aa:	7bfb      	ldrb	r3, [r7, #15]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d158      	bne.n	800d562 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	2b03      	cmp	r3, #3
 800d4b6:	d148      	bne.n	800d54a <sync_fs+0xb2>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	791b      	ldrb	r3, [r3, #4]
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	d144      	bne.n	800d54a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	3334      	adds	r3, #52	; 0x34
 800d4c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d4c8:	2100      	movs	r1, #0
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f7ff fda9 	bl	800d022 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	3334      	adds	r3, #52	; 0x34
 800d4d4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d4d8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f7ff fd38 	bl	800cf52 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	3334      	adds	r3, #52	; 0x34
 800d4e6:	4921      	ldr	r1, [pc, #132]	; (800d56c <sync_fs+0xd4>)
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7ff fd4d 	bl	800cf88 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	3334      	adds	r3, #52	; 0x34
 800d4f2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d4f6:	491e      	ldr	r1, [pc, #120]	; (800d570 <sync_fs+0xd8>)
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	f7ff fd45 	bl	800cf88 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	3334      	adds	r3, #52	; 0x34
 800d502:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	695b      	ldr	r3, [r3, #20]
 800d50a:	4619      	mov	r1, r3
 800d50c:	4610      	mov	r0, r2
 800d50e:	f7ff fd3b 	bl	800cf88 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	3334      	adds	r3, #52	; 0x34
 800d516:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	691b      	ldr	r3, [r3, #16]
 800d51e:	4619      	mov	r1, r3
 800d520:	4610      	mov	r0, r2
 800d522:	f7ff fd31 	bl	800cf88 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	6a1b      	ldr	r3, [r3, #32]
 800d52a:	1c5a      	adds	r2, r3, #1
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	7858      	ldrb	r0, [r3, #1]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d53e:	2301      	movs	r3, #1
 800d540:	f7ff fc8e 	bl	800ce60 <disk_write>
			fs->fsi_flag = 0;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2200      	movs	r2, #0
 800d548:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	785b      	ldrb	r3, [r3, #1]
 800d54e:	2200      	movs	r2, #0
 800d550:	2100      	movs	r1, #0
 800d552:	4618      	mov	r0, r3
 800d554:	f7ff fca4 	bl	800cea0 <disk_ioctl>
 800d558:	4603      	mov	r3, r0
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d001      	beq.n	800d562 <sync_fs+0xca>
 800d55e:	2301      	movs	r3, #1
 800d560:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d562:	7bfb      	ldrb	r3, [r7, #15]
}
 800d564:	4618      	mov	r0, r3
 800d566:	3710      	adds	r7, #16
 800d568:	46bd      	mov	sp, r7
 800d56a:	bd80      	pop	{r7, pc}
 800d56c:	41615252 	.word	0x41615252
 800d570:	61417272 	.word	0x61417272

0800d574 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d574:	b480      	push	{r7}
 800d576:	b083      	sub	sp, #12
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	3b02      	subs	r3, #2
 800d582:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	699b      	ldr	r3, [r3, #24]
 800d588:	3b02      	subs	r3, #2
 800d58a:	683a      	ldr	r2, [r7, #0]
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d301      	bcc.n	800d594 <clust2sect+0x20>
 800d590:	2300      	movs	r3, #0
 800d592:	e008      	b.n	800d5a6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	895b      	ldrh	r3, [r3, #10]
 800d598:	461a      	mov	r2, r3
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	fb03 f202 	mul.w	r2, r3, r2
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5a4:	4413      	add	r3, r2
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	370c      	adds	r7, #12
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b0:	4770      	bx	lr

0800d5b2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d5b2:	b580      	push	{r7, lr}
 800d5b4:	b086      	sub	sp, #24
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	6078      	str	r0, [r7, #4]
 800d5ba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d904      	bls.n	800d5d2 <get_fat+0x20>
 800d5c8:	693b      	ldr	r3, [r7, #16]
 800d5ca:	699b      	ldr	r3, [r3, #24]
 800d5cc:	683a      	ldr	r2, [r7, #0]
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d302      	bcc.n	800d5d8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	617b      	str	r3, [r7, #20]
 800d5d6:	e08f      	b.n	800d6f8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d5d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d5dc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	781b      	ldrb	r3, [r3, #0]
 800d5e2:	2b03      	cmp	r3, #3
 800d5e4:	d062      	beq.n	800d6ac <get_fat+0xfa>
 800d5e6:	2b03      	cmp	r3, #3
 800d5e8:	dc7c      	bgt.n	800d6e4 <get_fat+0x132>
 800d5ea:	2b01      	cmp	r3, #1
 800d5ec:	d002      	beq.n	800d5f4 <get_fat+0x42>
 800d5ee:	2b02      	cmp	r3, #2
 800d5f0:	d042      	beq.n	800d678 <get_fat+0xc6>
 800d5f2:	e077      	b.n	800d6e4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	60fb      	str	r3, [r7, #12]
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	085b      	lsrs	r3, r3, #1
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	4413      	add	r3, r2
 800d600:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d602:	693b      	ldr	r3, [r7, #16]
 800d604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	0a5b      	lsrs	r3, r3, #9
 800d60a:	4413      	add	r3, r2
 800d60c:	4619      	mov	r1, r3
 800d60e:	6938      	ldr	r0, [r7, #16]
 800d610:	f7ff ff14 	bl	800d43c <move_window>
 800d614:	4603      	mov	r3, r0
 800d616:	2b00      	cmp	r3, #0
 800d618:	d167      	bne.n	800d6ea <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	1c5a      	adds	r2, r3, #1
 800d61e:	60fa      	str	r2, [r7, #12]
 800d620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d624:	693a      	ldr	r2, [r7, #16]
 800d626:	4413      	add	r3, r2
 800d628:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d62c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	0a5b      	lsrs	r3, r3, #9
 800d636:	4413      	add	r3, r2
 800d638:	4619      	mov	r1, r3
 800d63a:	6938      	ldr	r0, [r7, #16]
 800d63c:	f7ff fefe 	bl	800d43c <move_window>
 800d640:	4603      	mov	r3, r0
 800d642:	2b00      	cmp	r3, #0
 800d644:	d153      	bne.n	800d6ee <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d64c:	693a      	ldr	r2, [r7, #16]
 800d64e:	4413      	add	r3, r2
 800d650:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d654:	021b      	lsls	r3, r3, #8
 800d656:	461a      	mov	r2, r3
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	4313      	orrs	r3, r2
 800d65c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	f003 0301 	and.w	r3, r3, #1
 800d664:	2b00      	cmp	r3, #0
 800d666:	d002      	beq.n	800d66e <get_fat+0xbc>
 800d668:	68bb      	ldr	r3, [r7, #8]
 800d66a:	091b      	lsrs	r3, r3, #4
 800d66c:	e002      	b.n	800d674 <get_fat+0xc2>
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d674:	617b      	str	r3, [r7, #20]
			break;
 800d676:	e03f      	b.n	800d6f8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d678:	693b      	ldr	r3, [r7, #16]
 800d67a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	0a1b      	lsrs	r3, r3, #8
 800d680:	4413      	add	r3, r2
 800d682:	4619      	mov	r1, r3
 800d684:	6938      	ldr	r0, [r7, #16]
 800d686:	f7ff fed9 	bl	800d43c <move_window>
 800d68a:	4603      	mov	r3, r0
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d130      	bne.n	800d6f2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d690:	693b      	ldr	r3, [r7, #16]
 800d692:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	005b      	lsls	r3, r3, #1
 800d69a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d69e:	4413      	add	r3, r2
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	f7ff fc1b 	bl	800cedc <ld_word>
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	617b      	str	r3, [r7, #20]
			break;
 800d6aa:	e025      	b.n	800d6f8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	09db      	lsrs	r3, r3, #7
 800d6b4:	4413      	add	r3, r2
 800d6b6:	4619      	mov	r1, r3
 800d6b8:	6938      	ldr	r0, [r7, #16]
 800d6ba:	f7ff febf 	bl	800d43c <move_window>
 800d6be:	4603      	mov	r3, r0
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d118      	bne.n	800d6f6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d6c4:	693b      	ldr	r3, [r7, #16]
 800d6c6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d6d2:	4413      	add	r3, r2
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f7ff fc19 	bl	800cf0c <ld_dword>
 800d6da:	4603      	mov	r3, r0
 800d6dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d6e0:	617b      	str	r3, [r7, #20]
			break;
 800d6e2:	e009      	b.n	800d6f8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	617b      	str	r3, [r7, #20]
 800d6e8:	e006      	b.n	800d6f8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d6ea:	bf00      	nop
 800d6ec:	e004      	b.n	800d6f8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d6ee:	bf00      	nop
 800d6f0:	e002      	b.n	800d6f8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d6f2:	bf00      	nop
 800d6f4:	e000      	b.n	800d6f8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d6f6:	bf00      	nop
		}
	}

	return val;
 800d6f8:	697b      	ldr	r3, [r7, #20]
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3718      	adds	r7, #24
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d702:	b590      	push	{r4, r7, lr}
 800d704:	b089      	sub	sp, #36	; 0x24
 800d706:	af00      	add	r7, sp, #0
 800d708:	60f8      	str	r0, [r7, #12]
 800d70a:	60b9      	str	r1, [r7, #8]
 800d70c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d70e:	2302      	movs	r3, #2
 800d710:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	2b01      	cmp	r3, #1
 800d716:	f240 80d9 	bls.w	800d8cc <put_fat+0x1ca>
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	699b      	ldr	r3, [r3, #24]
 800d71e:	68ba      	ldr	r2, [r7, #8]
 800d720:	429a      	cmp	r2, r3
 800d722:	f080 80d3 	bcs.w	800d8cc <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	781b      	ldrb	r3, [r3, #0]
 800d72a:	2b03      	cmp	r3, #3
 800d72c:	f000 8096 	beq.w	800d85c <put_fat+0x15a>
 800d730:	2b03      	cmp	r3, #3
 800d732:	f300 80cb 	bgt.w	800d8cc <put_fat+0x1ca>
 800d736:	2b01      	cmp	r3, #1
 800d738:	d002      	beq.n	800d740 <put_fat+0x3e>
 800d73a:	2b02      	cmp	r3, #2
 800d73c:	d06e      	beq.n	800d81c <put_fat+0x11a>
 800d73e:	e0c5      	b.n	800d8cc <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	61bb      	str	r3, [r7, #24]
 800d744:	69bb      	ldr	r3, [r7, #24]
 800d746:	085b      	lsrs	r3, r3, #1
 800d748:	69ba      	ldr	r2, [r7, #24]
 800d74a:	4413      	add	r3, r2
 800d74c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	0a5b      	lsrs	r3, r3, #9
 800d756:	4413      	add	r3, r2
 800d758:	4619      	mov	r1, r3
 800d75a:	68f8      	ldr	r0, [r7, #12]
 800d75c:	f7ff fe6e 	bl	800d43c <move_window>
 800d760:	4603      	mov	r3, r0
 800d762:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d764:	7ffb      	ldrb	r3, [r7, #31]
 800d766:	2b00      	cmp	r3, #0
 800d768:	f040 80a9 	bne.w	800d8be <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d772:	69bb      	ldr	r3, [r7, #24]
 800d774:	1c59      	adds	r1, r3, #1
 800d776:	61b9      	str	r1, [r7, #24]
 800d778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d77c:	4413      	add	r3, r2
 800d77e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d780:	68bb      	ldr	r3, [r7, #8]
 800d782:	f003 0301 	and.w	r3, r3, #1
 800d786:	2b00      	cmp	r3, #0
 800d788:	d00d      	beq.n	800d7a6 <put_fat+0xa4>
 800d78a:	697b      	ldr	r3, [r7, #20]
 800d78c:	781b      	ldrb	r3, [r3, #0]
 800d78e:	b25b      	sxtb	r3, r3
 800d790:	f003 030f 	and.w	r3, r3, #15
 800d794:	b25a      	sxtb	r2, r3
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	011b      	lsls	r3, r3, #4
 800d79c:	b25b      	sxtb	r3, r3
 800d79e:	4313      	orrs	r3, r2
 800d7a0:	b25b      	sxtb	r3, r3
 800d7a2:	b2db      	uxtb	r3, r3
 800d7a4:	e001      	b.n	800d7aa <put_fat+0xa8>
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	697a      	ldr	r2, [r7, #20]
 800d7ac:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d7b8:	69bb      	ldr	r3, [r7, #24]
 800d7ba:	0a5b      	lsrs	r3, r3, #9
 800d7bc:	4413      	add	r3, r2
 800d7be:	4619      	mov	r1, r3
 800d7c0:	68f8      	ldr	r0, [r7, #12]
 800d7c2:	f7ff fe3b 	bl	800d43c <move_window>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d7ca:	7ffb      	ldrb	r3, [r7, #31]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d178      	bne.n	800d8c2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d7d6:	69bb      	ldr	r3, [r7, #24]
 800d7d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7dc:	4413      	add	r3, r2
 800d7de:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	f003 0301 	and.w	r3, r3, #1
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d003      	beq.n	800d7f2 <put_fat+0xf0>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	091b      	lsrs	r3, r3, #4
 800d7ee:	b2db      	uxtb	r3, r3
 800d7f0:	e00e      	b.n	800d810 <put_fat+0x10e>
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	781b      	ldrb	r3, [r3, #0]
 800d7f6:	b25b      	sxtb	r3, r3
 800d7f8:	f023 030f 	bic.w	r3, r3, #15
 800d7fc:	b25a      	sxtb	r2, r3
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	0a1b      	lsrs	r3, r3, #8
 800d802:	b25b      	sxtb	r3, r3
 800d804:	f003 030f 	and.w	r3, r3, #15
 800d808:	b25b      	sxtb	r3, r3
 800d80a:	4313      	orrs	r3, r2
 800d80c:	b25b      	sxtb	r3, r3
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	697a      	ldr	r2, [r7, #20]
 800d812:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	2201      	movs	r2, #1
 800d818:	70da      	strb	r2, [r3, #3]
			break;
 800d81a:	e057      	b.n	800d8cc <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	0a1b      	lsrs	r3, r3, #8
 800d824:	4413      	add	r3, r2
 800d826:	4619      	mov	r1, r3
 800d828:	68f8      	ldr	r0, [r7, #12]
 800d82a:	f7ff fe07 	bl	800d43c <move_window>
 800d82e:	4603      	mov	r3, r0
 800d830:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d832:	7ffb      	ldrb	r3, [r7, #31]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d146      	bne.n	800d8c6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d83e:	68bb      	ldr	r3, [r7, #8]
 800d840:	005b      	lsls	r3, r3, #1
 800d842:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d846:	4413      	add	r3, r2
 800d848:	687a      	ldr	r2, [r7, #4]
 800d84a:	b292      	uxth	r2, r2
 800d84c:	4611      	mov	r1, r2
 800d84e:	4618      	mov	r0, r3
 800d850:	f7ff fb7f 	bl	800cf52 <st_word>
			fs->wflag = 1;
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	2201      	movs	r2, #1
 800d858:	70da      	strb	r2, [r3, #3]
			break;
 800d85a:	e037      	b.n	800d8cc <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d860:	68bb      	ldr	r3, [r7, #8]
 800d862:	09db      	lsrs	r3, r3, #7
 800d864:	4413      	add	r3, r2
 800d866:	4619      	mov	r1, r3
 800d868:	68f8      	ldr	r0, [r7, #12]
 800d86a:	f7ff fde7 	bl	800d43c <move_window>
 800d86e:	4603      	mov	r3, r0
 800d870:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d872:	7ffb      	ldrb	r3, [r7, #31]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d128      	bne.n	800d8ca <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d884:	68bb      	ldr	r3, [r7, #8]
 800d886:	009b      	lsls	r3, r3, #2
 800d888:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d88c:	4413      	add	r3, r2
 800d88e:	4618      	mov	r0, r3
 800d890:	f7ff fb3c 	bl	800cf0c <ld_dword>
 800d894:	4603      	mov	r3, r0
 800d896:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d89a:	4323      	orrs	r3, r4
 800d89c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	009b      	lsls	r3, r3, #2
 800d8a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d8ac:	4413      	add	r3, r2
 800d8ae:	6879      	ldr	r1, [r7, #4]
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	f7ff fb69 	bl	800cf88 <st_dword>
			fs->wflag = 1;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	2201      	movs	r2, #1
 800d8ba:	70da      	strb	r2, [r3, #3]
			break;
 800d8bc:	e006      	b.n	800d8cc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d8be:	bf00      	nop
 800d8c0:	e004      	b.n	800d8cc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d8c2:	bf00      	nop
 800d8c4:	e002      	b.n	800d8cc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d8c6:	bf00      	nop
 800d8c8:	e000      	b.n	800d8cc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d8ca:	bf00      	nop
		}
	}
	return res;
 800d8cc:	7ffb      	ldrb	r3, [r7, #31]
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	3724      	adds	r7, #36	; 0x24
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd90      	pop	{r4, r7, pc}

0800d8d6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d8d6:	b580      	push	{r7, lr}
 800d8d8:	b088      	sub	sp, #32
 800d8da:	af00      	add	r7, sp, #0
 800d8dc:	60f8      	str	r0, [r7, #12]
 800d8de:	60b9      	str	r1, [r7, #8]
 800d8e0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	2b01      	cmp	r3, #1
 800d8f0:	d904      	bls.n	800d8fc <remove_chain+0x26>
 800d8f2:	69bb      	ldr	r3, [r7, #24]
 800d8f4:	699b      	ldr	r3, [r3, #24]
 800d8f6:	68ba      	ldr	r2, [r7, #8]
 800d8f8:	429a      	cmp	r2, r3
 800d8fa:	d301      	bcc.n	800d900 <remove_chain+0x2a>
 800d8fc:	2302      	movs	r3, #2
 800d8fe:	e04b      	b.n	800d998 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d00c      	beq.n	800d920 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d906:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d90a:	6879      	ldr	r1, [r7, #4]
 800d90c:	69b8      	ldr	r0, [r7, #24]
 800d90e:	f7ff fef8 	bl	800d702 <put_fat>
 800d912:	4603      	mov	r3, r0
 800d914:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d916:	7ffb      	ldrb	r3, [r7, #31]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d001      	beq.n	800d920 <remove_chain+0x4a>
 800d91c:	7ffb      	ldrb	r3, [r7, #31]
 800d91e:	e03b      	b.n	800d998 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d920:	68b9      	ldr	r1, [r7, #8]
 800d922:	68f8      	ldr	r0, [r7, #12]
 800d924:	f7ff fe45 	bl	800d5b2 <get_fat>
 800d928:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d92a:	697b      	ldr	r3, [r7, #20]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d031      	beq.n	800d994 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d930:	697b      	ldr	r3, [r7, #20]
 800d932:	2b01      	cmp	r3, #1
 800d934:	d101      	bne.n	800d93a <remove_chain+0x64>
 800d936:	2302      	movs	r3, #2
 800d938:	e02e      	b.n	800d998 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d93a:	697b      	ldr	r3, [r7, #20]
 800d93c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d940:	d101      	bne.n	800d946 <remove_chain+0x70>
 800d942:	2301      	movs	r3, #1
 800d944:	e028      	b.n	800d998 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d946:	2200      	movs	r2, #0
 800d948:	68b9      	ldr	r1, [r7, #8]
 800d94a:	69b8      	ldr	r0, [r7, #24]
 800d94c:	f7ff fed9 	bl	800d702 <put_fat>
 800d950:	4603      	mov	r3, r0
 800d952:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d954:	7ffb      	ldrb	r3, [r7, #31]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d001      	beq.n	800d95e <remove_chain+0x88>
 800d95a:	7ffb      	ldrb	r3, [r7, #31]
 800d95c:	e01c      	b.n	800d998 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d95e:	69bb      	ldr	r3, [r7, #24]
 800d960:	695a      	ldr	r2, [r3, #20]
 800d962:	69bb      	ldr	r3, [r7, #24]
 800d964:	699b      	ldr	r3, [r3, #24]
 800d966:	3b02      	subs	r3, #2
 800d968:	429a      	cmp	r2, r3
 800d96a:	d20b      	bcs.n	800d984 <remove_chain+0xae>
			fs->free_clst++;
 800d96c:	69bb      	ldr	r3, [r7, #24]
 800d96e:	695b      	ldr	r3, [r3, #20]
 800d970:	1c5a      	adds	r2, r3, #1
 800d972:	69bb      	ldr	r3, [r7, #24]
 800d974:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800d976:	69bb      	ldr	r3, [r7, #24]
 800d978:	791b      	ldrb	r3, [r3, #4]
 800d97a:	f043 0301 	orr.w	r3, r3, #1
 800d97e:	b2da      	uxtb	r2, r3
 800d980:	69bb      	ldr	r3, [r7, #24]
 800d982:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d988:	69bb      	ldr	r3, [r7, #24]
 800d98a:	699b      	ldr	r3, [r3, #24]
 800d98c:	68ba      	ldr	r2, [r7, #8]
 800d98e:	429a      	cmp	r2, r3
 800d990:	d3c6      	bcc.n	800d920 <remove_chain+0x4a>
 800d992:	e000      	b.n	800d996 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d994:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d996:	2300      	movs	r3, #0
}
 800d998:	4618      	mov	r0, r3
 800d99a:	3720      	adds	r7, #32
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}

0800d9a0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b088      	sub	sp, #32
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
 800d9a8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d10d      	bne.n	800d9d2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d9b6:	693b      	ldr	r3, [r7, #16]
 800d9b8:	691b      	ldr	r3, [r3, #16]
 800d9ba:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d9bc:	69bb      	ldr	r3, [r7, #24]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d004      	beq.n	800d9cc <create_chain+0x2c>
 800d9c2:	693b      	ldr	r3, [r7, #16]
 800d9c4:	699b      	ldr	r3, [r3, #24]
 800d9c6:	69ba      	ldr	r2, [r7, #24]
 800d9c8:	429a      	cmp	r2, r3
 800d9ca:	d31b      	bcc.n	800da04 <create_chain+0x64>
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	61bb      	str	r3, [r7, #24]
 800d9d0:	e018      	b.n	800da04 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d9d2:	6839      	ldr	r1, [r7, #0]
 800d9d4:	6878      	ldr	r0, [r7, #4]
 800d9d6:	f7ff fdec 	bl	800d5b2 <get_fat>
 800d9da:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	2b01      	cmp	r3, #1
 800d9e0:	d801      	bhi.n	800d9e6 <create_chain+0x46>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	e070      	b.n	800dac8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d9ec:	d101      	bne.n	800d9f2 <create_chain+0x52>
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	e06a      	b.n	800dac8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	699b      	ldr	r3, [r3, #24]
 800d9f6:	68fa      	ldr	r2, [r7, #12]
 800d9f8:	429a      	cmp	r2, r3
 800d9fa:	d201      	bcs.n	800da00 <create_chain+0x60>
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	e063      	b.n	800dac8 <create_chain+0x128>
		scl = clst;
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800da04:	69bb      	ldr	r3, [r7, #24]
 800da06:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800da08:	69fb      	ldr	r3, [r7, #28]
 800da0a:	3301      	adds	r3, #1
 800da0c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800da0e:	693b      	ldr	r3, [r7, #16]
 800da10:	699b      	ldr	r3, [r3, #24]
 800da12:	69fa      	ldr	r2, [r7, #28]
 800da14:	429a      	cmp	r2, r3
 800da16:	d307      	bcc.n	800da28 <create_chain+0x88>
				ncl = 2;
 800da18:	2302      	movs	r3, #2
 800da1a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800da1c:	69fa      	ldr	r2, [r7, #28]
 800da1e:	69bb      	ldr	r3, [r7, #24]
 800da20:	429a      	cmp	r2, r3
 800da22:	d901      	bls.n	800da28 <create_chain+0x88>
 800da24:	2300      	movs	r3, #0
 800da26:	e04f      	b.n	800dac8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800da28:	69f9      	ldr	r1, [r7, #28]
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f7ff fdc1 	bl	800d5b2 <get_fat>
 800da30:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	2b00      	cmp	r3, #0
 800da36:	d00e      	beq.n	800da56 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	2b01      	cmp	r3, #1
 800da3c:	d003      	beq.n	800da46 <create_chain+0xa6>
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800da44:	d101      	bne.n	800da4a <create_chain+0xaa>
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	e03e      	b.n	800dac8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800da4a:	69fa      	ldr	r2, [r7, #28]
 800da4c:	69bb      	ldr	r3, [r7, #24]
 800da4e:	429a      	cmp	r2, r3
 800da50:	d1da      	bne.n	800da08 <create_chain+0x68>
 800da52:	2300      	movs	r3, #0
 800da54:	e038      	b.n	800dac8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800da56:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800da58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da5c:	69f9      	ldr	r1, [r7, #28]
 800da5e:	6938      	ldr	r0, [r7, #16]
 800da60:	f7ff fe4f 	bl	800d702 <put_fat>
 800da64:	4603      	mov	r3, r0
 800da66:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800da68:	7dfb      	ldrb	r3, [r7, #23]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d109      	bne.n	800da82 <create_chain+0xe2>
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d006      	beq.n	800da82 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800da74:	69fa      	ldr	r2, [r7, #28]
 800da76:	6839      	ldr	r1, [r7, #0]
 800da78:	6938      	ldr	r0, [r7, #16]
 800da7a:	f7ff fe42 	bl	800d702 <put_fat>
 800da7e:	4603      	mov	r3, r0
 800da80:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800da82:	7dfb      	ldrb	r3, [r7, #23]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d116      	bne.n	800dab6 <create_chain+0x116>
		fs->last_clst = ncl;
 800da88:	693b      	ldr	r3, [r7, #16]
 800da8a:	69fa      	ldr	r2, [r7, #28]
 800da8c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800da8e:	693b      	ldr	r3, [r7, #16]
 800da90:	695a      	ldr	r2, [r3, #20]
 800da92:	693b      	ldr	r3, [r7, #16]
 800da94:	699b      	ldr	r3, [r3, #24]
 800da96:	3b02      	subs	r3, #2
 800da98:	429a      	cmp	r2, r3
 800da9a:	d804      	bhi.n	800daa6 <create_chain+0x106>
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	695b      	ldr	r3, [r3, #20]
 800daa0:	1e5a      	subs	r2, r3, #1
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800daa6:	693b      	ldr	r3, [r7, #16]
 800daa8:	791b      	ldrb	r3, [r3, #4]
 800daaa:	f043 0301 	orr.w	r3, r3, #1
 800daae:	b2da      	uxtb	r2, r3
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	711a      	strb	r2, [r3, #4]
 800dab4:	e007      	b.n	800dac6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800dab6:	7dfb      	ldrb	r3, [r7, #23]
 800dab8:	2b01      	cmp	r3, #1
 800daba:	d102      	bne.n	800dac2 <create_chain+0x122>
 800dabc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dac0:	e000      	b.n	800dac4 <create_chain+0x124>
 800dac2:	2301      	movs	r3, #1
 800dac4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800dac6:	69fb      	ldr	r3, [r7, #28]
}
 800dac8:	4618      	mov	r0, r3
 800daca:	3720      	adds	r7, #32
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}

0800dad0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800dad0:	b480      	push	{r7}
 800dad2:	b087      	sub	sp, #28
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
 800dad8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dae4:	3304      	adds	r3, #4
 800dae6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	0a5b      	lsrs	r3, r3, #9
 800daec:	68fa      	ldr	r2, [r7, #12]
 800daee:	8952      	ldrh	r2, [r2, #10]
 800daf0:	fbb3 f3f2 	udiv	r3, r3, r2
 800daf4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800daf6:	693b      	ldr	r3, [r7, #16]
 800daf8:	1d1a      	adds	r2, r3, #4
 800dafa:	613a      	str	r2, [r7, #16]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d101      	bne.n	800db0a <clmt_clust+0x3a>
 800db06:	2300      	movs	r3, #0
 800db08:	e010      	b.n	800db2c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800db0a:	697a      	ldr	r2, [r7, #20]
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	429a      	cmp	r2, r3
 800db10:	d307      	bcc.n	800db22 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800db12:	697a      	ldr	r2, [r7, #20]
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	1ad3      	subs	r3, r2, r3
 800db18:	617b      	str	r3, [r7, #20]
 800db1a:	693b      	ldr	r3, [r7, #16]
 800db1c:	3304      	adds	r3, #4
 800db1e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800db20:	e7e9      	b.n	800daf6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800db22:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800db24:	693b      	ldr	r3, [r7, #16]
 800db26:	681a      	ldr	r2, [r3, #0]
 800db28:	697b      	ldr	r3, [r7, #20]
 800db2a:	4413      	add	r3, r2
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	371c      	adds	r7, #28
 800db30:	46bd      	mov	sp, r7
 800db32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db36:	4770      	bx	lr

0800db38 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b086      	sub	sp, #24
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
 800db40:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800db4e:	d204      	bcs.n	800db5a <dir_sdi+0x22>
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	f003 031f 	and.w	r3, r3, #31
 800db56:	2b00      	cmp	r3, #0
 800db58:	d001      	beq.n	800db5e <dir_sdi+0x26>
		return FR_INT_ERR;
 800db5a:	2302      	movs	r3, #2
 800db5c:	e063      	b.n	800dc26 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	683a      	ldr	r2, [r7, #0]
 800db62:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	689b      	ldr	r3, [r3, #8]
 800db68:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d106      	bne.n	800db7e <dir_sdi+0x46>
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	2b02      	cmp	r3, #2
 800db76:	d902      	bls.n	800db7e <dir_sdi+0x46>
		clst = fs->dirbase;
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db7c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800db7e:	697b      	ldr	r3, [r7, #20]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d10c      	bne.n	800db9e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	095b      	lsrs	r3, r3, #5
 800db88:	693a      	ldr	r2, [r7, #16]
 800db8a:	8912      	ldrh	r2, [r2, #8]
 800db8c:	4293      	cmp	r3, r2
 800db8e:	d301      	bcc.n	800db94 <dir_sdi+0x5c>
 800db90:	2302      	movs	r3, #2
 800db92:	e048      	b.n	800dc26 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800db94:	693b      	ldr	r3, [r7, #16]
 800db96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	61da      	str	r2, [r3, #28]
 800db9c:	e029      	b.n	800dbf2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800db9e:	693b      	ldr	r3, [r7, #16]
 800dba0:	895b      	ldrh	r3, [r3, #10]
 800dba2:	025b      	lsls	r3, r3, #9
 800dba4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dba6:	e019      	b.n	800dbdc <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	6979      	ldr	r1, [r7, #20]
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7ff fd00 	bl	800d5b2 <get_fat>
 800dbb2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dbb4:	697b      	ldr	r3, [r7, #20]
 800dbb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dbba:	d101      	bne.n	800dbc0 <dir_sdi+0x88>
 800dbbc:	2301      	movs	r3, #1
 800dbbe:	e032      	b.n	800dc26 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800dbc0:	697b      	ldr	r3, [r7, #20]
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	d904      	bls.n	800dbd0 <dir_sdi+0x98>
 800dbc6:	693b      	ldr	r3, [r7, #16]
 800dbc8:	699b      	ldr	r3, [r3, #24]
 800dbca:	697a      	ldr	r2, [r7, #20]
 800dbcc:	429a      	cmp	r2, r3
 800dbce:	d301      	bcc.n	800dbd4 <dir_sdi+0x9c>
 800dbd0:	2302      	movs	r3, #2
 800dbd2:	e028      	b.n	800dc26 <dir_sdi+0xee>
			ofs -= csz;
 800dbd4:	683a      	ldr	r2, [r7, #0]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	1ad3      	subs	r3, r2, r3
 800dbda:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dbdc:	683a      	ldr	r2, [r7, #0]
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	d2e1      	bcs.n	800dba8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800dbe4:	6979      	ldr	r1, [r7, #20]
 800dbe6:	6938      	ldr	r0, [r7, #16]
 800dbe8:	f7ff fcc4 	bl	800d574 <clust2sect>
 800dbec:	4602      	mov	r2, r0
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	697a      	ldr	r2, [r7, #20]
 800dbf6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	69db      	ldr	r3, [r3, #28]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d101      	bne.n	800dc04 <dir_sdi+0xcc>
 800dc00:	2302      	movs	r3, #2
 800dc02:	e010      	b.n	800dc26 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	69da      	ldr	r2, [r3, #28]
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	0a5b      	lsrs	r3, r3, #9
 800dc0c:	441a      	add	r2, r3
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800dc12:	693b      	ldr	r3, [r7, #16]
 800dc14:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc1e:	441a      	add	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800dc24:	2300      	movs	r3, #0
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	3718      	adds	r7, #24
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	bd80      	pop	{r7, pc}

0800dc2e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800dc2e:	b580      	push	{r7, lr}
 800dc30:	b086      	sub	sp, #24
 800dc32:	af00      	add	r7, sp, #0
 800dc34:	6078      	str	r0, [r7, #4]
 800dc36:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	695b      	ldr	r3, [r3, #20]
 800dc42:	3320      	adds	r3, #32
 800dc44:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	69db      	ldr	r3, [r3, #28]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d003      	beq.n	800dc56 <dir_next+0x28>
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dc54:	d301      	bcc.n	800dc5a <dir_next+0x2c>
 800dc56:	2304      	movs	r3, #4
 800dc58:	e0aa      	b.n	800ddb0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	f040 8098 	bne.w	800dd96 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	69db      	ldr	r3, [r3, #28]
 800dc6a:	1c5a      	adds	r2, r3, #1
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	699b      	ldr	r3, [r3, #24]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d10b      	bne.n	800dc90 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	095b      	lsrs	r3, r3, #5
 800dc7c:	68fa      	ldr	r2, [r7, #12]
 800dc7e:	8912      	ldrh	r2, [r2, #8]
 800dc80:	4293      	cmp	r3, r2
 800dc82:	f0c0 8088 	bcc.w	800dd96 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	61da      	str	r2, [r3, #28]
 800dc8c:	2304      	movs	r3, #4
 800dc8e:	e08f      	b.n	800ddb0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	0a5b      	lsrs	r3, r3, #9
 800dc94:	68fa      	ldr	r2, [r7, #12]
 800dc96:	8952      	ldrh	r2, [r2, #10]
 800dc98:	3a01      	subs	r2, #1
 800dc9a:	4013      	ands	r3, r2
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d17a      	bne.n	800dd96 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800dca0:	687a      	ldr	r2, [r7, #4]
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	699b      	ldr	r3, [r3, #24]
 800dca6:	4619      	mov	r1, r3
 800dca8:	4610      	mov	r0, r2
 800dcaa:	f7ff fc82 	bl	800d5b2 <get_fat>
 800dcae:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800dcb0:	697b      	ldr	r3, [r7, #20]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d801      	bhi.n	800dcba <dir_next+0x8c>
 800dcb6:	2302      	movs	r3, #2
 800dcb8:	e07a      	b.n	800ddb0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800dcba:	697b      	ldr	r3, [r7, #20]
 800dcbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dcc0:	d101      	bne.n	800dcc6 <dir_next+0x98>
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	e074      	b.n	800ddb0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	699b      	ldr	r3, [r3, #24]
 800dcca:	697a      	ldr	r2, [r7, #20]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d358      	bcc.n	800dd82 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d104      	bne.n	800dce0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	2200      	movs	r2, #0
 800dcda:	61da      	str	r2, [r3, #28]
 800dcdc:	2304      	movs	r3, #4
 800dcde:	e067      	b.n	800ddb0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800dce0:	687a      	ldr	r2, [r7, #4]
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	699b      	ldr	r3, [r3, #24]
 800dce6:	4619      	mov	r1, r3
 800dce8:	4610      	mov	r0, r2
 800dcea:	f7ff fe59 	bl	800d9a0 <create_chain>
 800dcee:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d101      	bne.n	800dcfa <dir_next+0xcc>
 800dcf6:	2307      	movs	r3, #7
 800dcf8:	e05a      	b.n	800ddb0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	2b01      	cmp	r3, #1
 800dcfe:	d101      	bne.n	800dd04 <dir_next+0xd6>
 800dd00:	2302      	movs	r3, #2
 800dd02:	e055      	b.n	800ddb0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dd04:	697b      	ldr	r3, [r7, #20]
 800dd06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd0a:	d101      	bne.n	800dd10 <dir_next+0xe2>
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	e04f      	b.n	800ddb0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800dd10:	68f8      	ldr	r0, [r7, #12]
 800dd12:	f7ff fb4f 	bl	800d3b4 <sync_window>
 800dd16:	4603      	mov	r3, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d001      	beq.n	800dd20 <dir_next+0xf2>
 800dd1c:	2301      	movs	r3, #1
 800dd1e:	e047      	b.n	800ddb0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	3334      	adds	r3, #52	; 0x34
 800dd24:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dd28:	2100      	movs	r1, #0
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	f7ff f979 	bl	800d022 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800dd30:	2300      	movs	r3, #0
 800dd32:	613b      	str	r3, [r7, #16]
 800dd34:	6979      	ldr	r1, [r7, #20]
 800dd36:	68f8      	ldr	r0, [r7, #12]
 800dd38:	f7ff fc1c 	bl	800d574 <clust2sect>
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	631a      	str	r2, [r3, #48]	; 0x30
 800dd42:	e012      	b.n	800dd6a <dir_next+0x13c>
						fs->wflag = 1;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	2201      	movs	r2, #1
 800dd48:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800dd4a:	68f8      	ldr	r0, [r7, #12]
 800dd4c:	f7ff fb32 	bl	800d3b4 <sync_window>
 800dd50:	4603      	mov	r3, r0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d001      	beq.n	800dd5a <dir_next+0x12c>
 800dd56:	2301      	movs	r3, #1
 800dd58:	e02a      	b.n	800ddb0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800dd5a:	693b      	ldr	r3, [r7, #16]
 800dd5c:	3301      	adds	r3, #1
 800dd5e:	613b      	str	r3, [r7, #16]
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd64:	1c5a      	adds	r2, r3, #1
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	631a      	str	r2, [r3, #48]	; 0x30
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	895b      	ldrh	r3, [r3, #10]
 800dd6e:	461a      	mov	r2, r3
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	4293      	cmp	r3, r2
 800dd74:	d3e6      	bcc.n	800dd44 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	1ad2      	subs	r2, r2, r3
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	697a      	ldr	r2, [r7, #20]
 800dd86:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800dd88:	6979      	ldr	r1, [r7, #20]
 800dd8a:	68f8      	ldr	r0, [r7, #12]
 800dd8c:	f7ff fbf2 	bl	800d574 <clust2sect>
 800dd90:	4602      	mov	r2, r0
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	68ba      	ldr	r2, [r7, #8]
 800dd9a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dda8:	441a      	add	r2, r3
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ddae:	2300      	movs	r3, #0
}
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	3718      	adds	r7, #24
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}

0800ddb8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b086      	sub	sp, #24
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
 800ddc0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ddc8:	2100      	movs	r1, #0
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f7ff feb4 	bl	800db38 <dir_sdi>
 800ddd0:	4603      	mov	r3, r0
 800ddd2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ddd4:	7dfb      	ldrb	r3, [r7, #23]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d12b      	bne.n	800de32 <dir_alloc+0x7a>
		n = 0;
 800ddda:	2300      	movs	r3, #0
 800dddc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	69db      	ldr	r3, [r3, #28]
 800dde2:	4619      	mov	r1, r3
 800dde4:	68f8      	ldr	r0, [r7, #12]
 800dde6:	f7ff fb29 	bl	800d43c <move_window>
 800ddea:	4603      	mov	r3, r0
 800ddec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ddee:	7dfb      	ldrb	r3, [r7, #23]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d11d      	bne.n	800de30 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6a1b      	ldr	r3, [r3, #32]
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	2be5      	cmp	r3, #229	; 0xe5
 800ddfc:	d004      	beq.n	800de08 <dir_alloc+0x50>
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6a1b      	ldr	r3, [r3, #32]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d107      	bne.n	800de18 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800de08:	693b      	ldr	r3, [r7, #16]
 800de0a:	3301      	adds	r3, #1
 800de0c:	613b      	str	r3, [r7, #16]
 800de0e:	693a      	ldr	r2, [r7, #16]
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	429a      	cmp	r2, r3
 800de14:	d102      	bne.n	800de1c <dir_alloc+0x64>
 800de16:	e00c      	b.n	800de32 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800de18:	2300      	movs	r3, #0
 800de1a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800de1c:	2101      	movs	r1, #1
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f7ff ff05 	bl	800dc2e <dir_next>
 800de24:	4603      	mov	r3, r0
 800de26:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800de28:	7dfb      	ldrb	r3, [r7, #23]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d0d7      	beq.n	800ddde <dir_alloc+0x26>
 800de2e:	e000      	b.n	800de32 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800de30:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800de32:	7dfb      	ldrb	r3, [r7, #23]
 800de34:	2b04      	cmp	r3, #4
 800de36:	d101      	bne.n	800de3c <dir_alloc+0x84>
 800de38:	2307      	movs	r3, #7
 800de3a:	75fb      	strb	r3, [r7, #23]
	return res;
 800de3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800de3e:	4618      	mov	r0, r3
 800de40:	3718      	adds	r7, #24
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}

0800de46 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800de46:	b580      	push	{r7, lr}
 800de48:	b084      	sub	sp, #16
 800de4a:	af00      	add	r7, sp, #0
 800de4c:	6078      	str	r0, [r7, #4]
 800de4e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	331a      	adds	r3, #26
 800de54:	4618      	mov	r0, r3
 800de56:	f7ff f841 	bl	800cedc <ld_word>
 800de5a:	4603      	mov	r3, r0
 800de5c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	781b      	ldrb	r3, [r3, #0]
 800de62:	2b03      	cmp	r3, #3
 800de64:	d109      	bne.n	800de7a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	3314      	adds	r3, #20
 800de6a:	4618      	mov	r0, r3
 800de6c:	f7ff f836 	bl	800cedc <ld_word>
 800de70:	4603      	mov	r3, r0
 800de72:	041b      	lsls	r3, r3, #16
 800de74:	68fa      	ldr	r2, [r7, #12]
 800de76:	4313      	orrs	r3, r2
 800de78:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800de7a:	68fb      	ldr	r3, [r7, #12]
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	3710      	adds	r7, #16
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}

0800de84 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	60f8      	str	r0, [r7, #12]
 800de8c:	60b9      	str	r1, [r7, #8]
 800de8e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	331a      	adds	r3, #26
 800de94:	687a      	ldr	r2, [r7, #4]
 800de96:	b292      	uxth	r2, r2
 800de98:	4611      	mov	r1, r2
 800de9a:	4618      	mov	r0, r3
 800de9c:	f7ff f859 	bl	800cf52 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	781b      	ldrb	r3, [r3, #0]
 800dea4:	2b03      	cmp	r3, #3
 800dea6:	d109      	bne.n	800debc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	f103 0214 	add.w	r2, r3, #20
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	0c1b      	lsrs	r3, r3, #16
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	4619      	mov	r1, r3
 800deb6:	4610      	mov	r0, r2
 800deb8:	f7ff f84b 	bl	800cf52 <st_word>
	}
}
 800debc:	bf00      	nop
 800debe:	3710      	adds	r7, #16
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}

0800dec4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800dec4:	b590      	push	{r4, r7, lr}
 800dec6:	b087      	sub	sp, #28
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	331a      	adds	r3, #26
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7ff f802 	bl	800cedc <ld_word>
 800ded8:	4603      	mov	r3, r0
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d001      	beq.n	800dee2 <cmp_lfn+0x1e>
 800dede:	2300      	movs	r3, #0
 800dee0:	e059      	b.n	800df96 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800deea:	1e5a      	subs	r2, r3, #1
 800deec:	4613      	mov	r3, r2
 800deee:	005b      	lsls	r3, r3, #1
 800def0:	4413      	add	r3, r2
 800def2:	009b      	lsls	r3, r3, #2
 800def4:	4413      	add	r3, r2
 800def6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800def8:	2301      	movs	r3, #1
 800defa:	81fb      	strh	r3, [r7, #14]
 800defc:	2300      	movs	r3, #0
 800defe:	613b      	str	r3, [r7, #16]
 800df00:	e033      	b.n	800df6a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800df02:	4a27      	ldr	r2, [pc, #156]	; (800dfa0 <cmp_lfn+0xdc>)
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	4413      	add	r3, r2
 800df08:	781b      	ldrb	r3, [r3, #0]
 800df0a:	461a      	mov	r2, r3
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	4413      	add	r3, r2
 800df10:	4618      	mov	r0, r3
 800df12:	f7fe ffe3 	bl	800cedc <ld_word>
 800df16:	4603      	mov	r3, r0
 800df18:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800df1a:	89fb      	ldrh	r3, [r7, #14]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d01a      	beq.n	800df56 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800df20:	697b      	ldr	r3, [r7, #20]
 800df22:	2bfe      	cmp	r3, #254	; 0xfe
 800df24:	d812      	bhi.n	800df4c <cmp_lfn+0x88>
 800df26:	89bb      	ldrh	r3, [r7, #12]
 800df28:	4618      	mov	r0, r3
 800df2a:	f001 ff2d 	bl	800fd88 <ff_wtoupper>
 800df2e:	4603      	mov	r3, r0
 800df30:	461c      	mov	r4, r3
 800df32:	697b      	ldr	r3, [r7, #20]
 800df34:	1c5a      	adds	r2, r3, #1
 800df36:	617a      	str	r2, [r7, #20]
 800df38:	005b      	lsls	r3, r3, #1
 800df3a:	687a      	ldr	r2, [r7, #4]
 800df3c:	4413      	add	r3, r2
 800df3e:	881b      	ldrh	r3, [r3, #0]
 800df40:	4618      	mov	r0, r3
 800df42:	f001 ff21 	bl	800fd88 <ff_wtoupper>
 800df46:	4603      	mov	r3, r0
 800df48:	429c      	cmp	r4, r3
 800df4a:	d001      	beq.n	800df50 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800df4c:	2300      	movs	r3, #0
 800df4e:	e022      	b.n	800df96 <cmp_lfn+0xd2>
			}
			wc = uc;
 800df50:	89bb      	ldrh	r3, [r7, #12]
 800df52:	81fb      	strh	r3, [r7, #14]
 800df54:	e006      	b.n	800df64 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800df56:	89bb      	ldrh	r3, [r7, #12]
 800df58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800df5c:	4293      	cmp	r3, r2
 800df5e:	d001      	beq.n	800df64 <cmp_lfn+0xa0>
 800df60:	2300      	movs	r3, #0
 800df62:	e018      	b.n	800df96 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	3301      	adds	r3, #1
 800df68:	613b      	str	r3, [r7, #16]
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	2b0c      	cmp	r3, #12
 800df6e:	d9c8      	bls.n	800df02 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	781b      	ldrb	r3, [r3, #0]
 800df74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d00b      	beq.n	800df94 <cmp_lfn+0xd0>
 800df7c:	89fb      	ldrh	r3, [r7, #14]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d008      	beq.n	800df94 <cmp_lfn+0xd0>
 800df82:	697b      	ldr	r3, [r7, #20]
 800df84:	005b      	lsls	r3, r3, #1
 800df86:	687a      	ldr	r2, [r7, #4]
 800df88:	4413      	add	r3, r2
 800df8a:	881b      	ldrh	r3, [r3, #0]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d001      	beq.n	800df94 <cmp_lfn+0xd0>
 800df90:	2300      	movs	r3, #0
 800df92:	e000      	b.n	800df96 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800df94:	2301      	movs	r3, #1
}
 800df96:	4618      	mov	r0, r3
 800df98:	371c      	adds	r7, #28
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd90      	pop	{r4, r7, pc}
 800df9e:	bf00      	nop
 800dfa0:	08012340 	.word	0x08012340

0800dfa4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b088      	sub	sp, #32
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	60f8      	str	r0, [r7, #12]
 800dfac:	60b9      	str	r1, [r7, #8]
 800dfae:	4611      	mov	r1, r2
 800dfb0:	461a      	mov	r2, r3
 800dfb2:	460b      	mov	r3, r1
 800dfb4:	71fb      	strb	r3, [r7, #7]
 800dfb6:	4613      	mov	r3, r2
 800dfb8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800dfba:	68bb      	ldr	r3, [r7, #8]
 800dfbc:	330d      	adds	r3, #13
 800dfbe:	79ba      	ldrb	r2, [r7, #6]
 800dfc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	330b      	adds	r3, #11
 800dfc6:	220f      	movs	r2, #15
 800dfc8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	330c      	adds	r3, #12
 800dfce:	2200      	movs	r2, #0
 800dfd0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	331a      	adds	r3, #26
 800dfd6:	2100      	movs	r1, #0
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f7fe ffba 	bl	800cf52 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800dfde:	79fb      	ldrb	r3, [r7, #7]
 800dfe0:	1e5a      	subs	r2, r3, #1
 800dfe2:	4613      	mov	r3, r2
 800dfe4:	005b      	lsls	r3, r3, #1
 800dfe6:	4413      	add	r3, r2
 800dfe8:	009b      	lsls	r3, r3, #2
 800dfea:	4413      	add	r3, r2
 800dfec:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800dfee:	2300      	movs	r3, #0
 800dff0:	82fb      	strh	r3, [r7, #22]
 800dff2:	2300      	movs	r3, #0
 800dff4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800dff6:	8afb      	ldrh	r3, [r7, #22]
 800dff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dffc:	4293      	cmp	r3, r2
 800dffe:	d007      	beq.n	800e010 <put_lfn+0x6c>
 800e000:	69fb      	ldr	r3, [r7, #28]
 800e002:	1c5a      	adds	r2, r3, #1
 800e004:	61fa      	str	r2, [r7, #28]
 800e006:	005b      	lsls	r3, r3, #1
 800e008:	68fa      	ldr	r2, [r7, #12]
 800e00a:	4413      	add	r3, r2
 800e00c:	881b      	ldrh	r3, [r3, #0]
 800e00e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e010:	4a17      	ldr	r2, [pc, #92]	; (800e070 <put_lfn+0xcc>)
 800e012:	69bb      	ldr	r3, [r7, #24]
 800e014:	4413      	add	r3, r2
 800e016:	781b      	ldrb	r3, [r3, #0]
 800e018:	461a      	mov	r2, r3
 800e01a:	68bb      	ldr	r3, [r7, #8]
 800e01c:	4413      	add	r3, r2
 800e01e:	8afa      	ldrh	r2, [r7, #22]
 800e020:	4611      	mov	r1, r2
 800e022:	4618      	mov	r0, r3
 800e024:	f7fe ff95 	bl	800cf52 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e028:	8afb      	ldrh	r3, [r7, #22]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d102      	bne.n	800e034 <put_lfn+0x90>
 800e02e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e032:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e034:	69bb      	ldr	r3, [r7, #24]
 800e036:	3301      	adds	r3, #1
 800e038:	61bb      	str	r3, [r7, #24]
 800e03a:	69bb      	ldr	r3, [r7, #24]
 800e03c:	2b0c      	cmp	r3, #12
 800e03e:	d9da      	bls.n	800dff6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e040:	8afb      	ldrh	r3, [r7, #22]
 800e042:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e046:	4293      	cmp	r3, r2
 800e048:	d006      	beq.n	800e058 <put_lfn+0xb4>
 800e04a:	69fb      	ldr	r3, [r7, #28]
 800e04c:	005b      	lsls	r3, r3, #1
 800e04e:	68fa      	ldr	r2, [r7, #12]
 800e050:	4413      	add	r3, r2
 800e052:	881b      	ldrh	r3, [r3, #0]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d103      	bne.n	800e060 <put_lfn+0xbc>
 800e058:	79fb      	ldrb	r3, [r7, #7]
 800e05a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e05e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e060:	68bb      	ldr	r3, [r7, #8]
 800e062:	79fa      	ldrb	r2, [r7, #7]
 800e064:	701a      	strb	r2, [r3, #0]
}
 800e066:	bf00      	nop
 800e068:	3720      	adds	r7, #32
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	bf00      	nop
 800e070:	08012340 	.word	0x08012340

0800e074 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b08c      	sub	sp, #48	; 0x30
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
 800e080:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e082:	220b      	movs	r2, #11
 800e084:	68b9      	ldr	r1, [r7, #8]
 800e086:	68f8      	ldr	r0, [r7, #12]
 800e088:	f7fe ffaa 	bl	800cfe0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	2b05      	cmp	r3, #5
 800e090:	d929      	bls.n	800e0e6 <gen_numname+0x72>
		sr = seq;
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e096:	e020      	b.n	800e0da <gen_numname+0x66>
			wc = *lfn++;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	1c9a      	adds	r2, r3, #2
 800e09c:	607a      	str	r2, [r7, #4]
 800e09e:	881b      	ldrh	r3, [r3, #0]
 800e0a0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	62bb      	str	r3, [r7, #40]	; 0x28
 800e0a6:	e015      	b.n	800e0d4 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800e0a8:	69fb      	ldr	r3, [r7, #28]
 800e0aa:	005a      	lsls	r2, r3, #1
 800e0ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e0ae:	f003 0301 	and.w	r3, r3, #1
 800e0b2:	4413      	add	r3, r2
 800e0b4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e0b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e0b8:	085b      	lsrs	r3, r3, #1
 800e0ba:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e0bc:	69fb      	ldr	r3, [r7, #28]
 800e0be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d003      	beq.n	800e0ce <gen_numname+0x5a>
 800e0c6:	69fa      	ldr	r2, [r7, #28]
 800e0c8:	4b30      	ldr	r3, [pc, #192]	; (800e18c <gen_numname+0x118>)
 800e0ca:	4053      	eors	r3, r2
 800e0cc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e0ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d0:	3301      	adds	r3, #1
 800e0d2:	62bb      	str	r3, [r7, #40]	; 0x28
 800e0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d6:	2b0f      	cmp	r3, #15
 800e0d8:	d9e6      	bls.n	800e0a8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	881b      	ldrh	r3, [r3, #0]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d1da      	bne.n	800e098 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e0e2:	69fb      	ldr	r3, [r7, #28]
 800e0e4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e0e6:	2307      	movs	r3, #7
 800e0e8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	b2db      	uxtb	r3, r3
 800e0ee:	f003 030f 	and.w	r3, r3, #15
 800e0f2:	b2db      	uxtb	r3, r3
 800e0f4:	3330      	adds	r3, #48	; 0x30
 800e0f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800e0fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e0fe:	2b39      	cmp	r3, #57	; 0x39
 800e100:	d904      	bls.n	800e10c <gen_numname+0x98>
 800e102:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e106:	3307      	adds	r3, #7
 800e108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800e10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e10e:	1e5a      	subs	r2, r3, #1
 800e110:	62ba      	str	r2, [r7, #40]	; 0x28
 800e112:	3330      	adds	r3, #48	; 0x30
 800e114:	443b      	add	r3, r7
 800e116:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800e11a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	091b      	lsrs	r3, r3, #4
 800e122:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d1df      	bne.n	800e0ea <gen_numname+0x76>
	ns[i] = '~';
 800e12a:	f107 0214 	add.w	r2, r7, #20
 800e12e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e130:	4413      	add	r3, r2
 800e132:	227e      	movs	r2, #126	; 0x7e
 800e134:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e136:	2300      	movs	r3, #0
 800e138:	627b      	str	r3, [r7, #36]	; 0x24
 800e13a:	e002      	b.n	800e142 <gen_numname+0xce>
 800e13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e13e:	3301      	adds	r3, #1
 800e140:	627b      	str	r3, [r7, #36]	; 0x24
 800e142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e146:	429a      	cmp	r2, r3
 800e148:	d205      	bcs.n	800e156 <gen_numname+0xe2>
 800e14a:	68fa      	ldr	r2, [r7, #12]
 800e14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e14e:	4413      	add	r3, r2
 800e150:	781b      	ldrb	r3, [r3, #0]
 800e152:	2b20      	cmp	r3, #32
 800e154:	d1f2      	bne.n	800e13c <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e158:	2b07      	cmp	r3, #7
 800e15a:	d807      	bhi.n	800e16c <gen_numname+0xf8>
 800e15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e15e:	1c5a      	adds	r2, r3, #1
 800e160:	62ba      	str	r2, [r7, #40]	; 0x28
 800e162:	3330      	adds	r3, #48	; 0x30
 800e164:	443b      	add	r3, r7
 800e166:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e16a:	e000      	b.n	800e16e <gen_numname+0xfa>
 800e16c:	2120      	movs	r1, #32
 800e16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e170:	1c5a      	adds	r2, r3, #1
 800e172:	627a      	str	r2, [r7, #36]	; 0x24
 800e174:	68fa      	ldr	r2, [r7, #12]
 800e176:	4413      	add	r3, r2
 800e178:	460a      	mov	r2, r1
 800e17a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e17c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e17e:	2b07      	cmp	r3, #7
 800e180:	d9e9      	bls.n	800e156 <gen_numname+0xe2>
}
 800e182:	bf00      	nop
 800e184:	bf00      	nop
 800e186:	3730      	adds	r7, #48	; 0x30
 800e188:	46bd      	mov	sp, r7
 800e18a:	bd80      	pop	{r7, pc}
 800e18c:	00011021 	.word	0x00011021

0800e190 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e190:	b480      	push	{r7}
 800e192:	b085      	sub	sp, #20
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e198:	2300      	movs	r3, #0
 800e19a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e19c:	230b      	movs	r3, #11
 800e19e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e1a0:	7bfb      	ldrb	r3, [r7, #15]
 800e1a2:	b2da      	uxtb	r2, r3
 800e1a4:	0852      	lsrs	r2, r2, #1
 800e1a6:	01db      	lsls	r3, r3, #7
 800e1a8:	4313      	orrs	r3, r2
 800e1aa:	b2da      	uxtb	r2, r3
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	1c59      	adds	r1, r3, #1
 800e1b0:	6079      	str	r1, [r7, #4]
 800e1b2:	781b      	ldrb	r3, [r3, #0]
 800e1b4:	4413      	add	r3, r2
 800e1b6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	3b01      	subs	r3, #1
 800e1bc:	60bb      	str	r3, [r7, #8]
 800e1be:	68bb      	ldr	r3, [r7, #8]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d1ed      	bne.n	800e1a0 <sum_sfn+0x10>
	return sum;
 800e1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3714      	adds	r7, #20
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr

0800e1d2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e1d2:	b580      	push	{r7, lr}
 800e1d4:	b086      	sub	sp, #24
 800e1d6:	af00      	add	r7, sp, #0
 800e1d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e1e0:	2100      	movs	r1, #0
 800e1e2:	6878      	ldr	r0, [r7, #4]
 800e1e4:	f7ff fca8 	bl	800db38 <dir_sdi>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e1ec:	7dfb      	ldrb	r3, [r7, #23]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d001      	beq.n	800e1f6 <dir_find+0x24>
 800e1f2:	7dfb      	ldrb	r3, [r7, #23]
 800e1f4:	e0a9      	b.n	800e34a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e1f6:	23ff      	movs	r3, #255	; 0xff
 800e1f8:	753b      	strb	r3, [r7, #20]
 800e1fa:	7d3b      	ldrb	r3, [r7, #20]
 800e1fc:	757b      	strb	r3, [r7, #21]
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e204:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	69db      	ldr	r3, [r3, #28]
 800e20a:	4619      	mov	r1, r3
 800e20c:	6938      	ldr	r0, [r7, #16]
 800e20e:	f7ff f915 	bl	800d43c <move_window>
 800e212:	4603      	mov	r3, r0
 800e214:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e216:	7dfb      	ldrb	r3, [r7, #23]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	f040 8090 	bne.w	800e33e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6a1b      	ldr	r3, [r3, #32]
 800e222:	781b      	ldrb	r3, [r3, #0]
 800e224:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e226:	7dbb      	ldrb	r3, [r7, #22]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d102      	bne.n	800e232 <dir_find+0x60>
 800e22c:	2304      	movs	r3, #4
 800e22e:	75fb      	strb	r3, [r7, #23]
 800e230:	e08a      	b.n	800e348 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	6a1b      	ldr	r3, [r3, #32]
 800e236:	330b      	adds	r3, #11
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e23e:	73fb      	strb	r3, [r7, #15]
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	7bfa      	ldrb	r2, [r7, #15]
 800e244:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e246:	7dbb      	ldrb	r3, [r7, #22]
 800e248:	2be5      	cmp	r3, #229	; 0xe5
 800e24a:	d007      	beq.n	800e25c <dir_find+0x8a>
 800e24c:	7bfb      	ldrb	r3, [r7, #15]
 800e24e:	f003 0308 	and.w	r3, r3, #8
 800e252:	2b00      	cmp	r3, #0
 800e254:	d009      	beq.n	800e26a <dir_find+0x98>
 800e256:	7bfb      	ldrb	r3, [r7, #15]
 800e258:	2b0f      	cmp	r3, #15
 800e25a:	d006      	beq.n	800e26a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e25c:	23ff      	movs	r3, #255	; 0xff
 800e25e:	757b      	strb	r3, [r7, #21]
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e266:	631a      	str	r2, [r3, #48]	; 0x30
 800e268:	e05e      	b.n	800e328 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e26a:	7bfb      	ldrb	r3, [r7, #15]
 800e26c:	2b0f      	cmp	r3, #15
 800e26e:	d136      	bne.n	800e2de <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d154      	bne.n	800e328 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e27e:	7dbb      	ldrb	r3, [r7, #22]
 800e280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e284:	2b00      	cmp	r3, #0
 800e286:	d00d      	beq.n	800e2a4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6a1b      	ldr	r3, [r3, #32]
 800e28c:	7b5b      	ldrb	r3, [r3, #13]
 800e28e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e290:	7dbb      	ldrb	r3, [r7, #22]
 800e292:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e296:	75bb      	strb	r3, [r7, #22]
 800e298:	7dbb      	ldrb	r3, [r7, #22]
 800e29a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	695a      	ldr	r2, [r3, #20]
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e2a4:	7dba      	ldrb	r2, [r7, #22]
 800e2a6:	7d7b      	ldrb	r3, [r7, #21]
 800e2a8:	429a      	cmp	r2, r3
 800e2aa:	d115      	bne.n	800e2d8 <dir_find+0x106>
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	6a1b      	ldr	r3, [r3, #32]
 800e2b0:	330d      	adds	r3, #13
 800e2b2:	781b      	ldrb	r3, [r3, #0]
 800e2b4:	7d3a      	ldrb	r2, [r7, #20]
 800e2b6:	429a      	cmp	r2, r3
 800e2b8:	d10e      	bne.n	800e2d8 <dir_find+0x106>
 800e2ba:	693b      	ldr	r3, [r7, #16]
 800e2bc:	68da      	ldr	r2, [r3, #12]
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6a1b      	ldr	r3, [r3, #32]
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	4610      	mov	r0, r2
 800e2c6:	f7ff fdfd 	bl	800dec4 <cmp_lfn>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d003      	beq.n	800e2d8 <dir_find+0x106>
 800e2d0:	7d7b      	ldrb	r3, [r7, #21]
 800e2d2:	3b01      	subs	r3, #1
 800e2d4:	b2db      	uxtb	r3, r3
 800e2d6:	e000      	b.n	800e2da <dir_find+0x108>
 800e2d8:	23ff      	movs	r3, #255	; 0xff
 800e2da:	757b      	strb	r3, [r7, #21]
 800e2dc:	e024      	b.n	800e328 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e2de:	7d7b      	ldrb	r3, [r7, #21]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d109      	bne.n	800e2f8 <dir_find+0x126>
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6a1b      	ldr	r3, [r3, #32]
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f7ff ff51 	bl	800e190 <sum_sfn>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	461a      	mov	r2, r3
 800e2f2:	7d3b      	ldrb	r3, [r7, #20]
 800e2f4:	4293      	cmp	r3, r2
 800e2f6:	d024      	beq.n	800e342 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e2fe:	f003 0301 	and.w	r3, r3, #1
 800e302:	2b00      	cmp	r3, #0
 800e304:	d10a      	bne.n	800e31c <dir_find+0x14a>
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	6a18      	ldr	r0, [r3, #32]
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	3324      	adds	r3, #36	; 0x24
 800e30e:	220b      	movs	r2, #11
 800e310:	4619      	mov	r1, r3
 800e312:	f7fe fea1 	bl	800d058 <mem_cmp>
 800e316:	4603      	mov	r3, r0
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d014      	beq.n	800e346 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e31c:	23ff      	movs	r3, #255	; 0xff
 800e31e:	757b      	strb	r3, [r7, #21]
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e326:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e328:	2100      	movs	r1, #0
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f7ff fc7f 	bl	800dc2e <dir_next>
 800e330:	4603      	mov	r3, r0
 800e332:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e334:	7dfb      	ldrb	r3, [r7, #23]
 800e336:	2b00      	cmp	r3, #0
 800e338:	f43f af65 	beq.w	800e206 <dir_find+0x34>
 800e33c:	e004      	b.n	800e348 <dir_find+0x176>
		if (res != FR_OK) break;
 800e33e:	bf00      	nop
 800e340:	e002      	b.n	800e348 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e342:	bf00      	nop
 800e344:	e000      	b.n	800e348 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e346:	bf00      	nop

	return res;
 800e348:	7dfb      	ldrb	r3, [r7, #23]
}
 800e34a:	4618      	mov	r0, r3
 800e34c:	3718      	adds	r7, #24
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}
	...

0800e354 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b08c      	sub	sp, #48	; 0x30
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e368:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d001      	beq.n	800e374 <dir_register+0x20>
 800e370:	2306      	movs	r3, #6
 800e372:	e0e0      	b.n	800e536 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800e374:	2300      	movs	r3, #0
 800e376:	627b      	str	r3, [r7, #36]	; 0x24
 800e378:	e002      	b.n	800e380 <dir_register+0x2c>
 800e37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e37c:	3301      	adds	r3, #1
 800e37e:	627b      	str	r3, [r7, #36]	; 0x24
 800e380:	69fb      	ldr	r3, [r7, #28]
 800e382:	68da      	ldr	r2, [r3, #12]
 800e384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e386:	005b      	lsls	r3, r3, #1
 800e388:	4413      	add	r3, r2
 800e38a:	881b      	ldrh	r3, [r3, #0]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d1f4      	bne.n	800e37a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800e396:	f107 030c 	add.w	r3, r7, #12
 800e39a:	220c      	movs	r2, #12
 800e39c:	4618      	mov	r0, r3
 800e39e:	f7fe fe1f 	bl	800cfe0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e3a2:	7dfb      	ldrb	r3, [r7, #23]
 800e3a4:	f003 0301 	and.w	r3, r3, #1
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d032      	beq.n	800e412 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2240      	movs	r2, #64	; 0x40
 800e3b0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	62bb      	str	r3, [r7, #40]	; 0x28
 800e3b8:	e016      	b.n	800e3e8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800e3c0:	69fb      	ldr	r3, [r7, #28]
 800e3c2:	68da      	ldr	r2, [r3, #12]
 800e3c4:	f107 010c 	add.w	r1, r7, #12
 800e3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ca:	f7ff fe53 	bl	800e074 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f7ff feff 	bl	800e1d2 <dir_find>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800e3da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d106      	bne.n	800e3f0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800e3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3e4:	3301      	adds	r3, #1
 800e3e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800e3e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ea:	2b63      	cmp	r3, #99	; 0x63
 800e3ec:	d9e5      	bls.n	800e3ba <dir_register+0x66>
 800e3ee:	e000      	b.n	800e3f2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800e3f0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800e3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3f4:	2b64      	cmp	r3, #100	; 0x64
 800e3f6:	d101      	bne.n	800e3fc <dir_register+0xa8>
 800e3f8:	2307      	movs	r3, #7
 800e3fa:	e09c      	b.n	800e536 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800e3fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e400:	2b04      	cmp	r3, #4
 800e402:	d002      	beq.n	800e40a <dir_register+0xb6>
 800e404:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e408:	e095      	b.n	800e536 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800e40a:	7dfa      	ldrb	r2, [r7, #23]
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800e412:	7dfb      	ldrb	r3, [r7, #23]
 800e414:	f003 0302 	and.w	r3, r3, #2
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d007      	beq.n	800e42c <dir_register+0xd8>
 800e41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e41e:	330c      	adds	r3, #12
 800e420:	4a47      	ldr	r2, [pc, #284]	; (800e540 <dir_register+0x1ec>)
 800e422:	fba2 2303 	umull	r2, r3, r2, r3
 800e426:	089b      	lsrs	r3, r3, #2
 800e428:	3301      	adds	r3, #1
 800e42a:	e000      	b.n	800e42e <dir_register+0xda>
 800e42c:	2301      	movs	r3, #1
 800e42e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800e430:	6a39      	ldr	r1, [r7, #32]
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f7ff fcc0 	bl	800ddb8 <dir_alloc>
 800e438:	4603      	mov	r3, r0
 800e43a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800e43e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e442:	2b00      	cmp	r3, #0
 800e444:	d148      	bne.n	800e4d8 <dir_register+0x184>
 800e446:	6a3b      	ldr	r3, [r7, #32]
 800e448:	3b01      	subs	r3, #1
 800e44a:	623b      	str	r3, [r7, #32]
 800e44c:	6a3b      	ldr	r3, [r7, #32]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d042      	beq.n	800e4d8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	695a      	ldr	r2, [r3, #20]
 800e456:	6a3b      	ldr	r3, [r7, #32]
 800e458:	015b      	lsls	r3, r3, #5
 800e45a:	1ad3      	subs	r3, r2, r3
 800e45c:	4619      	mov	r1, r3
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f7ff fb6a 	bl	800db38 <dir_sdi>
 800e464:	4603      	mov	r3, r0
 800e466:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e46a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d132      	bne.n	800e4d8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	3324      	adds	r3, #36	; 0x24
 800e476:	4618      	mov	r0, r3
 800e478:	f7ff fe8a 	bl	800e190 <sum_sfn>
 800e47c:	4603      	mov	r3, r0
 800e47e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	69db      	ldr	r3, [r3, #28]
 800e484:	4619      	mov	r1, r3
 800e486:	69f8      	ldr	r0, [r7, #28]
 800e488:	f7fe ffd8 	bl	800d43c <move_window>
 800e48c:	4603      	mov	r3, r0
 800e48e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800e492:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e496:	2b00      	cmp	r3, #0
 800e498:	d11d      	bne.n	800e4d6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800e49a:	69fb      	ldr	r3, [r7, #28]
 800e49c:	68d8      	ldr	r0, [r3, #12]
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6a19      	ldr	r1, [r3, #32]
 800e4a2:	6a3b      	ldr	r3, [r7, #32]
 800e4a4:	b2da      	uxtb	r2, r3
 800e4a6:	7efb      	ldrb	r3, [r7, #27]
 800e4a8:	f7ff fd7c 	bl	800dfa4 <put_lfn>
				fs->wflag = 1;
 800e4ac:	69fb      	ldr	r3, [r7, #28]
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800e4b2:	2100      	movs	r1, #0
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f7ff fbba 	bl	800dc2e <dir_next>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800e4c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d107      	bne.n	800e4d8 <dir_register+0x184>
 800e4c8:	6a3b      	ldr	r3, [r7, #32]
 800e4ca:	3b01      	subs	r3, #1
 800e4cc:	623b      	str	r3, [r7, #32]
 800e4ce:	6a3b      	ldr	r3, [r7, #32]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d1d5      	bne.n	800e480 <dir_register+0x12c>
 800e4d4:	e000      	b.n	800e4d8 <dir_register+0x184>
				if (res != FR_OK) break;
 800e4d6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e4d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d128      	bne.n	800e532 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	69db      	ldr	r3, [r3, #28]
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	69f8      	ldr	r0, [r7, #28]
 800e4e8:	f7fe ffa8 	bl	800d43c <move_window>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e4f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d11b      	bne.n	800e532 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	6a1b      	ldr	r3, [r3, #32]
 800e4fe:	2220      	movs	r2, #32
 800e500:	2100      	movs	r1, #0
 800e502:	4618      	mov	r0, r3
 800e504:	f7fe fd8d 	bl	800d022 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	6a18      	ldr	r0, [r3, #32]
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	3324      	adds	r3, #36	; 0x24
 800e510:	220b      	movs	r2, #11
 800e512:	4619      	mov	r1, r3
 800e514:	f7fe fd64 	bl	800cfe0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6a1b      	ldr	r3, [r3, #32]
 800e522:	330c      	adds	r3, #12
 800e524:	f002 0218 	and.w	r2, r2, #24
 800e528:	b2d2      	uxtb	r2, r2
 800e52a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800e52c:	69fb      	ldr	r3, [r7, #28]
 800e52e:	2201      	movs	r2, #1
 800e530:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e532:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e536:	4618      	mov	r0, r3
 800e538:	3730      	adds	r7, #48	; 0x30
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	4ec4ec4f 	.word	0x4ec4ec4f

0800e544 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b088      	sub	sp, #32
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	2200      	movs	r2, #0
 800e558:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	69db      	ldr	r3, [r3, #28]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	f000 80c9 	beq.w	800e6f6 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e568:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e56c:	d032      	beq.n	800e5d4 <get_fileinfo+0x90>
			i = j = 0;
 800e56e:	2300      	movs	r3, #0
 800e570:	61bb      	str	r3, [r7, #24]
 800e572:	69bb      	ldr	r3, [r7, #24]
 800e574:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800e576:	e01b      	b.n	800e5b0 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800e578:	89fb      	ldrh	r3, [r7, #14]
 800e57a:	2100      	movs	r1, #0
 800e57c:	4618      	mov	r0, r3
 800e57e:	f001 fbc7 	bl	800fd10 <ff_convert>
 800e582:	4603      	mov	r3, r0
 800e584:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800e586:	89fb      	ldrh	r3, [r7, #14]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d102      	bne.n	800e592 <get_fileinfo+0x4e>
 800e58c:	2300      	movs	r3, #0
 800e58e:	61fb      	str	r3, [r7, #28]
 800e590:	e01a      	b.n	800e5c8 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800e592:	69fb      	ldr	r3, [r7, #28]
 800e594:	2bfe      	cmp	r3, #254	; 0xfe
 800e596:	d902      	bls.n	800e59e <get_fileinfo+0x5a>
 800e598:	2300      	movs	r3, #0
 800e59a:	61fb      	str	r3, [r7, #28]
 800e59c:	e014      	b.n	800e5c8 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800e59e:	69fb      	ldr	r3, [r7, #28]
 800e5a0:	1c5a      	adds	r2, r3, #1
 800e5a2:	61fa      	str	r2, [r7, #28]
 800e5a4:	89fa      	ldrh	r2, [r7, #14]
 800e5a6:	b2d1      	uxtb	r1, r2
 800e5a8:	683a      	ldr	r2, [r7, #0]
 800e5aa:	4413      	add	r3, r2
 800e5ac:	460a      	mov	r2, r1
 800e5ae:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800e5b0:	693b      	ldr	r3, [r7, #16]
 800e5b2:	68da      	ldr	r2, [r3, #12]
 800e5b4:	69bb      	ldr	r3, [r7, #24]
 800e5b6:	1c59      	adds	r1, r3, #1
 800e5b8:	61b9      	str	r1, [r7, #24]
 800e5ba:	005b      	lsls	r3, r3, #1
 800e5bc:	4413      	add	r3, r2
 800e5be:	881b      	ldrh	r3, [r3, #0]
 800e5c0:	81fb      	strh	r3, [r7, #14]
 800e5c2:	89fb      	ldrh	r3, [r7, #14]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d1d7      	bne.n	800e578 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800e5c8:	683a      	ldr	r2, [r7, #0]
 800e5ca:	69fb      	ldr	r3, [r7, #28]
 800e5cc:	4413      	add	r3, r2
 800e5ce:	3316      	adds	r3, #22
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	61bb      	str	r3, [r7, #24]
 800e5d8:	69bb      	ldr	r3, [r7, #24]
 800e5da:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800e5dc:	683a      	ldr	r2, [r7, #0]
 800e5de:	69fb      	ldr	r3, [r7, #28]
 800e5e0:	4413      	add	r3, r2
 800e5e2:	3316      	adds	r3, #22
 800e5e4:	781b      	ldrb	r3, [r3, #0]
 800e5e6:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800e5e8:	e04c      	b.n	800e684 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	6a1a      	ldr	r2, [r3, #32]
 800e5ee:	69fb      	ldr	r3, [r7, #28]
 800e5f0:	1c59      	adds	r1, r3, #1
 800e5f2:	61f9      	str	r1, [r7, #28]
 800e5f4:	4413      	add	r3, r2
 800e5f6:	781b      	ldrb	r3, [r3, #0]
 800e5f8:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800e5fa:	7dfb      	ldrb	r3, [r7, #23]
 800e5fc:	2b20      	cmp	r3, #32
 800e5fe:	d100      	bne.n	800e602 <get_fileinfo+0xbe>
 800e600:	e040      	b.n	800e684 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800e602:	7dfb      	ldrb	r3, [r7, #23]
 800e604:	2b05      	cmp	r3, #5
 800e606:	d101      	bne.n	800e60c <get_fileinfo+0xc8>
 800e608:	23e5      	movs	r3, #229	; 0xe5
 800e60a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800e60c:	69fb      	ldr	r3, [r7, #28]
 800e60e:	2b09      	cmp	r3, #9
 800e610:	d10f      	bne.n	800e632 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800e612:	89bb      	ldrh	r3, [r7, #12]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d105      	bne.n	800e624 <get_fileinfo+0xe0>
 800e618:	683a      	ldr	r2, [r7, #0]
 800e61a:	69bb      	ldr	r3, [r7, #24]
 800e61c:	4413      	add	r3, r2
 800e61e:	3316      	adds	r3, #22
 800e620:	222e      	movs	r2, #46	; 0x2e
 800e622:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800e624:	69bb      	ldr	r3, [r7, #24]
 800e626:	1c5a      	adds	r2, r3, #1
 800e628:	61ba      	str	r2, [r7, #24]
 800e62a:	683a      	ldr	r2, [r7, #0]
 800e62c:	4413      	add	r3, r2
 800e62e:	222e      	movs	r2, #46	; 0x2e
 800e630:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800e632:	683a      	ldr	r2, [r7, #0]
 800e634:	69bb      	ldr	r3, [r7, #24]
 800e636:	4413      	add	r3, r2
 800e638:	3309      	adds	r3, #9
 800e63a:	7dfa      	ldrb	r2, [r7, #23]
 800e63c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800e63e:	89bb      	ldrh	r3, [r7, #12]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d11c      	bne.n	800e67e <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800e644:	7dfb      	ldrb	r3, [r7, #23]
 800e646:	2b40      	cmp	r3, #64	; 0x40
 800e648:	d913      	bls.n	800e672 <get_fileinfo+0x12e>
 800e64a:	7dfb      	ldrb	r3, [r7, #23]
 800e64c:	2b5a      	cmp	r3, #90	; 0x5a
 800e64e:	d810      	bhi.n	800e672 <get_fileinfo+0x12e>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	6a1b      	ldr	r3, [r3, #32]
 800e654:	330c      	adds	r3, #12
 800e656:	781b      	ldrb	r3, [r3, #0]
 800e658:	461a      	mov	r2, r3
 800e65a:	69fb      	ldr	r3, [r7, #28]
 800e65c:	2b08      	cmp	r3, #8
 800e65e:	d901      	bls.n	800e664 <get_fileinfo+0x120>
 800e660:	2310      	movs	r3, #16
 800e662:	e000      	b.n	800e666 <get_fileinfo+0x122>
 800e664:	2308      	movs	r3, #8
 800e666:	4013      	ands	r3, r2
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d002      	beq.n	800e672 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800e66c:	7dfb      	ldrb	r3, [r7, #23]
 800e66e:	3320      	adds	r3, #32
 800e670:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800e672:	683a      	ldr	r2, [r7, #0]
 800e674:	69bb      	ldr	r3, [r7, #24]
 800e676:	4413      	add	r3, r2
 800e678:	3316      	adds	r3, #22
 800e67a:	7dfa      	ldrb	r2, [r7, #23]
 800e67c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800e67e:	69bb      	ldr	r3, [r7, #24]
 800e680:	3301      	adds	r3, #1
 800e682:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800e684:	69fb      	ldr	r3, [r7, #28]
 800e686:	2b0a      	cmp	r3, #10
 800e688:	d9af      	bls.n	800e5ea <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800e68a:	89bb      	ldrh	r3, [r7, #12]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d10d      	bne.n	800e6ac <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800e690:	683a      	ldr	r2, [r7, #0]
 800e692:	69bb      	ldr	r3, [r7, #24]
 800e694:	4413      	add	r3, r2
 800e696:	3316      	adds	r3, #22
 800e698:	2200      	movs	r2, #0
 800e69a:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6a1b      	ldr	r3, [r3, #32]
 800e6a0:	330c      	adds	r3, #12
 800e6a2:	781b      	ldrb	r3, [r3, #0]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d101      	bne.n	800e6ac <get_fileinfo+0x168>
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800e6ac:	683a      	ldr	r2, [r7, #0]
 800e6ae:	69bb      	ldr	r3, [r7, #24]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	3309      	adds	r3, #9
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6a1b      	ldr	r3, [r3, #32]
 800e6bc:	7ada      	ldrb	r2, [r3, #11]
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	6a1b      	ldr	r3, [r3, #32]
 800e6c6:	331c      	adds	r3, #28
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	f7fe fc1f 	bl	800cf0c <ld_dword>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	6a1b      	ldr	r3, [r3, #32]
 800e6d8:	3316      	adds	r3, #22
 800e6da:	4618      	mov	r0, r3
 800e6dc:	f7fe fc16 	bl	800cf0c <ld_dword>
 800e6e0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	b29a      	uxth	r2, r3
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	80da      	strh	r2, [r3, #6]
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	0c1b      	lsrs	r3, r3, #16
 800e6ee:	b29a      	uxth	r2, r3
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	809a      	strh	r2, [r3, #4]
 800e6f4:	e000      	b.n	800e6f8 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e6f6:	bf00      	nop
}
 800e6f8:	3720      	adds	r7, #32
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd80      	pop	{r7, pc}
	...

0800e700 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b08a      	sub	sp, #40	; 0x28
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	613b      	str	r3, [r7, #16]
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	68db      	ldr	r3, [r3, #12]
 800e716:	60fb      	str	r3, [r7, #12]
 800e718:	2300      	movs	r3, #0
 800e71a:	617b      	str	r3, [r7, #20]
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800e720:	69bb      	ldr	r3, [r7, #24]
 800e722:	1c5a      	adds	r2, r3, #1
 800e724:	61ba      	str	r2, [r7, #24]
 800e726:	693a      	ldr	r2, [r7, #16]
 800e728:	4413      	add	r3, r2
 800e72a:	781b      	ldrb	r3, [r3, #0]
 800e72c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800e72e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e730:	2b1f      	cmp	r3, #31
 800e732:	d940      	bls.n	800e7b6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800e734:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e736:	2b2f      	cmp	r3, #47	; 0x2f
 800e738:	d006      	beq.n	800e748 <create_name+0x48>
 800e73a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e73c:	2b5c      	cmp	r3, #92	; 0x5c
 800e73e:	d110      	bne.n	800e762 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e740:	e002      	b.n	800e748 <create_name+0x48>
 800e742:	69bb      	ldr	r3, [r7, #24]
 800e744:	3301      	adds	r3, #1
 800e746:	61bb      	str	r3, [r7, #24]
 800e748:	693a      	ldr	r2, [r7, #16]
 800e74a:	69bb      	ldr	r3, [r7, #24]
 800e74c:	4413      	add	r3, r2
 800e74e:	781b      	ldrb	r3, [r3, #0]
 800e750:	2b2f      	cmp	r3, #47	; 0x2f
 800e752:	d0f6      	beq.n	800e742 <create_name+0x42>
 800e754:	693a      	ldr	r2, [r7, #16]
 800e756:	69bb      	ldr	r3, [r7, #24]
 800e758:	4413      	add	r3, r2
 800e75a:	781b      	ldrb	r3, [r3, #0]
 800e75c:	2b5c      	cmp	r3, #92	; 0x5c
 800e75e:	d0f0      	beq.n	800e742 <create_name+0x42>
			break;
 800e760:	e02a      	b.n	800e7b8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	2bfe      	cmp	r3, #254	; 0xfe
 800e766:	d901      	bls.n	800e76c <create_name+0x6c>
 800e768:	2306      	movs	r3, #6
 800e76a:	e17d      	b.n	800ea68 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800e76c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e76e:	b2db      	uxtb	r3, r3
 800e770:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800e772:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e774:	2101      	movs	r1, #1
 800e776:	4618      	mov	r0, r3
 800e778:	f001 faca 	bl	800fd10 <ff_convert>
 800e77c:	4603      	mov	r3, r0
 800e77e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800e780:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e782:	2b00      	cmp	r3, #0
 800e784:	d101      	bne.n	800e78a <create_name+0x8a>
 800e786:	2306      	movs	r3, #6
 800e788:	e16e      	b.n	800ea68 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800e78a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e78c:	2b7f      	cmp	r3, #127	; 0x7f
 800e78e:	d809      	bhi.n	800e7a4 <create_name+0xa4>
 800e790:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e792:	4619      	mov	r1, r3
 800e794:	488d      	ldr	r0, [pc, #564]	; (800e9cc <create_name+0x2cc>)
 800e796:	f7fe fc86 	bl	800d0a6 <chk_chr>
 800e79a:	4603      	mov	r3, r0
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d001      	beq.n	800e7a4 <create_name+0xa4>
 800e7a0:	2306      	movs	r3, #6
 800e7a2:	e161      	b.n	800ea68 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	1c5a      	adds	r2, r3, #1
 800e7a8:	617a      	str	r2, [r7, #20]
 800e7aa:	005b      	lsls	r3, r3, #1
 800e7ac:	68fa      	ldr	r2, [r7, #12]
 800e7ae:	4413      	add	r3, r2
 800e7b0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e7b2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800e7b4:	e7b4      	b.n	800e720 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800e7b6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800e7b8:	693a      	ldr	r2, [r7, #16]
 800e7ba:	69bb      	ldr	r3, [r7, #24]
 800e7bc:	441a      	add	r2, r3
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e7c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e7c4:	2b1f      	cmp	r3, #31
 800e7c6:	d801      	bhi.n	800e7cc <create_name+0xcc>
 800e7c8:	2304      	movs	r3, #4
 800e7ca:	e000      	b.n	800e7ce <create_name+0xce>
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e7d2:	e011      	b.n	800e7f8 <create_name+0xf8>
		w = lfn[di - 1];
 800e7d4:	697a      	ldr	r2, [r7, #20]
 800e7d6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e7da:	4413      	add	r3, r2
 800e7dc:	005b      	lsls	r3, r3, #1
 800e7de:	68fa      	ldr	r2, [r7, #12]
 800e7e0:	4413      	add	r3, r2
 800e7e2:	881b      	ldrh	r3, [r3, #0]
 800e7e4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800e7e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e7e8:	2b20      	cmp	r3, #32
 800e7ea:	d002      	beq.n	800e7f2 <create_name+0xf2>
 800e7ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e7ee:	2b2e      	cmp	r3, #46	; 0x2e
 800e7f0:	d106      	bne.n	800e800 <create_name+0x100>
		di--;
 800e7f2:	697b      	ldr	r3, [r7, #20]
 800e7f4:	3b01      	subs	r3, #1
 800e7f6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e7f8:	697b      	ldr	r3, [r7, #20]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d1ea      	bne.n	800e7d4 <create_name+0xd4>
 800e7fe:	e000      	b.n	800e802 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800e800:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	005b      	lsls	r3, r3, #1
 800e806:	68fa      	ldr	r2, [r7, #12]
 800e808:	4413      	add	r3, r2
 800e80a:	2200      	movs	r2, #0
 800e80c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800e80e:	697b      	ldr	r3, [r7, #20]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d101      	bne.n	800e818 <create_name+0x118>
 800e814:	2306      	movs	r3, #6
 800e816:	e127      	b.n	800ea68 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	3324      	adds	r3, #36	; 0x24
 800e81c:	220b      	movs	r2, #11
 800e81e:	2120      	movs	r1, #32
 800e820:	4618      	mov	r0, r3
 800e822:	f7fe fbfe 	bl	800d022 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800e826:	2300      	movs	r3, #0
 800e828:	61bb      	str	r3, [r7, #24]
 800e82a:	e002      	b.n	800e832 <create_name+0x132>
 800e82c:	69bb      	ldr	r3, [r7, #24]
 800e82e:	3301      	adds	r3, #1
 800e830:	61bb      	str	r3, [r7, #24]
 800e832:	69bb      	ldr	r3, [r7, #24]
 800e834:	005b      	lsls	r3, r3, #1
 800e836:	68fa      	ldr	r2, [r7, #12]
 800e838:	4413      	add	r3, r2
 800e83a:	881b      	ldrh	r3, [r3, #0]
 800e83c:	2b20      	cmp	r3, #32
 800e83e:	d0f5      	beq.n	800e82c <create_name+0x12c>
 800e840:	69bb      	ldr	r3, [r7, #24]
 800e842:	005b      	lsls	r3, r3, #1
 800e844:	68fa      	ldr	r2, [r7, #12]
 800e846:	4413      	add	r3, r2
 800e848:	881b      	ldrh	r3, [r3, #0]
 800e84a:	2b2e      	cmp	r3, #46	; 0x2e
 800e84c:	d0ee      	beq.n	800e82c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800e84e:	69bb      	ldr	r3, [r7, #24]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d009      	beq.n	800e868 <create_name+0x168>
 800e854:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e858:	f043 0303 	orr.w	r3, r3, #3
 800e85c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800e860:	e002      	b.n	800e868 <create_name+0x168>
 800e862:	697b      	ldr	r3, [r7, #20]
 800e864:	3b01      	subs	r3, #1
 800e866:	617b      	str	r3, [r7, #20]
 800e868:	697b      	ldr	r3, [r7, #20]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d009      	beq.n	800e882 <create_name+0x182>
 800e86e:	697a      	ldr	r2, [r7, #20]
 800e870:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e874:	4413      	add	r3, r2
 800e876:	005b      	lsls	r3, r3, #1
 800e878:	68fa      	ldr	r2, [r7, #12]
 800e87a:	4413      	add	r3, r2
 800e87c:	881b      	ldrh	r3, [r3, #0]
 800e87e:	2b2e      	cmp	r3, #46	; 0x2e
 800e880:	d1ef      	bne.n	800e862 <create_name+0x162>

	i = b = 0; ni = 8;
 800e882:	2300      	movs	r3, #0
 800e884:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e888:	2300      	movs	r3, #0
 800e88a:	623b      	str	r3, [r7, #32]
 800e88c:	2308      	movs	r3, #8
 800e88e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800e890:	69bb      	ldr	r3, [r7, #24]
 800e892:	1c5a      	adds	r2, r3, #1
 800e894:	61ba      	str	r2, [r7, #24]
 800e896:	005b      	lsls	r3, r3, #1
 800e898:	68fa      	ldr	r2, [r7, #12]
 800e89a:	4413      	add	r3, r2
 800e89c:	881b      	ldrh	r3, [r3, #0]
 800e89e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800e8a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	f000 8090 	beq.w	800e9c8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800e8a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e8aa:	2b20      	cmp	r3, #32
 800e8ac:	d006      	beq.n	800e8bc <create_name+0x1bc>
 800e8ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e8b0:	2b2e      	cmp	r3, #46	; 0x2e
 800e8b2:	d10a      	bne.n	800e8ca <create_name+0x1ca>
 800e8b4:	69ba      	ldr	r2, [r7, #24]
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	d006      	beq.n	800e8ca <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800e8bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8c0:	f043 0303 	orr.w	r3, r3, #3
 800e8c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e8c8:	e07d      	b.n	800e9c6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800e8ca:	6a3a      	ldr	r2, [r7, #32]
 800e8cc:	69fb      	ldr	r3, [r7, #28]
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d203      	bcs.n	800e8da <create_name+0x1da>
 800e8d2:	69ba      	ldr	r2, [r7, #24]
 800e8d4:	697b      	ldr	r3, [r7, #20]
 800e8d6:	429a      	cmp	r2, r3
 800e8d8:	d123      	bne.n	800e922 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800e8da:	69fb      	ldr	r3, [r7, #28]
 800e8dc:	2b0b      	cmp	r3, #11
 800e8de:	d106      	bne.n	800e8ee <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800e8e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8e4:	f043 0303 	orr.w	r3, r3, #3
 800e8e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e8ec:	e075      	b.n	800e9da <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800e8ee:	69ba      	ldr	r2, [r7, #24]
 800e8f0:	697b      	ldr	r3, [r7, #20]
 800e8f2:	429a      	cmp	r2, r3
 800e8f4:	d005      	beq.n	800e902 <create_name+0x202>
 800e8f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8fa:	f043 0303 	orr.w	r3, r3, #3
 800e8fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800e902:	69ba      	ldr	r2, [r7, #24]
 800e904:	697b      	ldr	r3, [r7, #20]
 800e906:	429a      	cmp	r2, r3
 800e908:	d866      	bhi.n	800e9d8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800e90a:	697b      	ldr	r3, [r7, #20]
 800e90c:	61bb      	str	r3, [r7, #24]
 800e90e:	2308      	movs	r3, #8
 800e910:	623b      	str	r3, [r7, #32]
 800e912:	230b      	movs	r3, #11
 800e914:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800e916:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e91a:	009b      	lsls	r3, r3, #2
 800e91c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e920:	e051      	b.n	800e9c6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800e922:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e924:	2b7f      	cmp	r3, #127	; 0x7f
 800e926:	d914      	bls.n	800e952 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800e928:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e92a:	2100      	movs	r1, #0
 800e92c:	4618      	mov	r0, r3
 800e92e:	f001 f9ef 	bl	800fd10 <ff_convert>
 800e932:	4603      	mov	r3, r0
 800e934:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800e936:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d004      	beq.n	800e946 <create_name+0x246>
 800e93c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e93e:	3b80      	subs	r3, #128	; 0x80
 800e940:	4a23      	ldr	r2, [pc, #140]	; (800e9d0 <create_name+0x2d0>)
 800e942:	5cd3      	ldrb	r3, [r2, r3]
 800e944:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800e946:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e94a:	f043 0302 	orr.w	r3, r3, #2
 800e94e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800e952:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e954:	2b00      	cmp	r3, #0
 800e956:	d007      	beq.n	800e968 <create_name+0x268>
 800e958:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e95a:	4619      	mov	r1, r3
 800e95c:	481d      	ldr	r0, [pc, #116]	; (800e9d4 <create_name+0x2d4>)
 800e95e:	f7fe fba2 	bl	800d0a6 <chk_chr>
 800e962:	4603      	mov	r3, r0
 800e964:	2b00      	cmp	r3, #0
 800e966:	d008      	beq.n	800e97a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800e968:	235f      	movs	r3, #95	; 0x5f
 800e96a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800e96c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e970:	f043 0303 	orr.w	r3, r3, #3
 800e974:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e978:	e01b      	b.n	800e9b2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800e97a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e97c:	2b40      	cmp	r3, #64	; 0x40
 800e97e:	d909      	bls.n	800e994 <create_name+0x294>
 800e980:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e982:	2b5a      	cmp	r3, #90	; 0x5a
 800e984:	d806      	bhi.n	800e994 <create_name+0x294>
					b |= 2;
 800e986:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e98a:	f043 0302 	orr.w	r3, r3, #2
 800e98e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e992:	e00e      	b.n	800e9b2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800e994:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e996:	2b60      	cmp	r3, #96	; 0x60
 800e998:	d90b      	bls.n	800e9b2 <create_name+0x2b2>
 800e99a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e99c:	2b7a      	cmp	r3, #122	; 0x7a
 800e99e:	d808      	bhi.n	800e9b2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800e9a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e9a4:	f043 0301 	orr.w	r3, r3, #1
 800e9a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e9ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e9ae:	3b20      	subs	r3, #32
 800e9b0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800e9b2:	6a3b      	ldr	r3, [r7, #32]
 800e9b4:	1c5a      	adds	r2, r3, #1
 800e9b6:	623a      	str	r2, [r7, #32]
 800e9b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e9ba:	b2d1      	uxtb	r1, r2
 800e9bc:	687a      	ldr	r2, [r7, #4]
 800e9be:	4413      	add	r3, r2
 800e9c0:	460a      	mov	r2, r1
 800e9c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800e9c6:	e763      	b.n	800e890 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800e9c8:	bf00      	nop
 800e9ca:	e006      	b.n	800e9da <create_name+0x2da>
 800e9cc:	080121fc 	.word	0x080121fc
 800e9d0:	080122c0 	.word	0x080122c0
 800e9d4:	08012208 	.word	0x08012208
			if (si > di) break;			/* No extension */
 800e9d8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e9e0:	2be5      	cmp	r3, #229	; 0xe5
 800e9e2:	d103      	bne.n	800e9ec <create_name+0x2ec>
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2205      	movs	r2, #5
 800e9e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800e9ec:	69fb      	ldr	r3, [r7, #28]
 800e9ee:	2b08      	cmp	r3, #8
 800e9f0:	d104      	bne.n	800e9fc <create_name+0x2fc>
 800e9f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e9f6:	009b      	lsls	r3, r3, #2
 800e9f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800e9fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ea00:	f003 030c 	and.w	r3, r3, #12
 800ea04:	2b0c      	cmp	r3, #12
 800ea06:	d005      	beq.n	800ea14 <create_name+0x314>
 800ea08:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ea0c:	f003 0303 	and.w	r3, r3, #3
 800ea10:	2b03      	cmp	r3, #3
 800ea12:	d105      	bne.n	800ea20 <create_name+0x320>
 800ea14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea18:	f043 0302 	orr.w	r3, r3, #2
 800ea1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800ea20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea24:	f003 0302 	and.w	r3, r3, #2
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d117      	bne.n	800ea5c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800ea2c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ea30:	f003 0303 	and.w	r3, r3, #3
 800ea34:	2b01      	cmp	r3, #1
 800ea36:	d105      	bne.n	800ea44 <create_name+0x344>
 800ea38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea3c:	f043 0310 	orr.w	r3, r3, #16
 800ea40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800ea44:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ea48:	f003 030c 	and.w	r3, r3, #12
 800ea4c:	2b04      	cmp	r3, #4
 800ea4e:	d105      	bne.n	800ea5c <create_name+0x35c>
 800ea50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea54:	f043 0308 	orr.w	r3, r3, #8
 800ea58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ea62:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800ea66:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800ea68:	4618      	mov	r0, r3
 800ea6a:	3728      	adds	r7, #40	; 0x28
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b086      	sub	sp, #24
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
 800ea78:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ea7e:	693b      	ldr	r3, [r7, #16]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ea84:	e002      	b.n	800ea8c <follow_path+0x1c>
 800ea86:	683b      	ldr	r3, [r7, #0]
 800ea88:	3301      	adds	r3, #1
 800ea8a:	603b      	str	r3, [r7, #0]
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	2b2f      	cmp	r3, #47	; 0x2f
 800ea92:	d0f8      	beq.n	800ea86 <follow_path+0x16>
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	781b      	ldrb	r3, [r3, #0]
 800ea98:	2b5c      	cmp	r3, #92	; 0x5c
 800ea9a:	d0f4      	beq.n	800ea86 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ea9c:	693b      	ldr	r3, [r7, #16]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	2b1f      	cmp	r3, #31
 800eaa8:	d80a      	bhi.n	800eac0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2280      	movs	r2, #128	; 0x80
 800eaae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800eab2:	2100      	movs	r1, #0
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f7ff f83f 	bl	800db38 <dir_sdi>
 800eaba:	4603      	mov	r3, r0
 800eabc:	75fb      	strb	r3, [r7, #23]
 800eabe:	e043      	b.n	800eb48 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800eac0:	463b      	mov	r3, r7
 800eac2:	4619      	mov	r1, r3
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f7ff fe1b 	bl	800e700 <create_name>
 800eaca:	4603      	mov	r3, r0
 800eacc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800eace:	7dfb      	ldrb	r3, [r7, #23]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d134      	bne.n	800eb3e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	f7ff fb7c 	bl	800e1d2 <dir_find>
 800eada:	4603      	mov	r3, r0
 800eadc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800eae4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800eae6:	7dfb      	ldrb	r3, [r7, #23]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d00a      	beq.n	800eb02 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800eaec:	7dfb      	ldrb	r3, [r7, #23]
 800eaee:	2b04      	cmp	r3, #4
 800eaf0:	d127      	bne.n	800eb42 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800eaf2:	7afb      	ldrb	r3, [r7, #11]
 800eaf4:	f003 0304 	and.w	r3, r3, #4
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d122      	bne.n	800eb42 <follow_path+0xd2>
 800eafc:	2305      	movs	r3, #5
 800eafe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800eb00:	e01f      	b.n	800eb42 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800eb02:	7afb      	ldrb	r3, [r7, #11]
 800eb04:	f003 0304 	and.w	r3, r3, #4
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d11c      	bne.n	800eb46 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800eb0c:	693b      	ldr	r3, [r7, #16]
 800eb0e:	799b      	ldrb	r3, [r3, #6]
 800eb10:	f003 0310 	and.w	r3, r3, #16
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d102      	bne.n	800eb1e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800eb18:	2305      	movs	r3, #5
 800eb1a:	75fb      	strb	r3, [r7, #23]
 800eb1c:	e014      	b.n	800eb48 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	695b      	ldr	r3, [r3, #20]
 800eb28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb2c:	4413      	add	r3, r2
 800eb2e:	4619      	mov	r1, r3
 800eb30:	68f8      	ldr	r0, [r7, #12]
 800eb32:	f7ff f988 	bl	800de46 <ld_clust>
 800eb36:	4602      	mov	r2, r0
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800eb3c:	e7c0      	b.n	800eac0 <follow_path+0x50>
			if (res != FR_OK) break;
 800eb3e:	bf00      	nop
 800eb40:	e002      	b.n	800eb48 <follow_path+0xd8>
				break;
 800eb42:	bf00      	nop
 800eb44:	e000      	b.n	800eb48 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800eb46:	bf00      	nop
			}
		}
	}

	return res;
 800eb48:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	3718      	adds	r7, #24
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	bd80      	pop	{r7, pc}

0800eb52 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800eb52:	b480      	push	{r7}
 800eb54:	b087      	sub	sp, #28
 800eb56:	af00      	add	r7, sp, #0
 800eb58:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800eb5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eb5e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d031      	beq.n	800ebcc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	617b      	str	r3, [r7, #20]
 800eb6e:	e002      	b.n	800eb76 <get_ldnumber+0x24>
 800eb70:	697b      	ldr	r3, [r7, #20]
 800eb72:	3301      	adds	r3, #1
 800eb74:	617b      	str	r3, [r7, #20]
 800eb76:	697b      	ldr	r3, [r7, #20]
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	2b1f      	cmp	r3, #31
 800eb7c:	d903      	bls.n	800eb86 <get_ldnumber+0x34>
 800eb7e:	697b      	ldr	r3, [r7, #20]
 800eb80:	781b      	ldrb	r3, [r3, #0]
 800eb82:	2b3a      	cmp	r3, #58	; 0x3a
 800eb84:	d1f4      	bne.n	800eb70 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	781b      	ldrb	r3, [r3, #0]
 800eb8a:	2b3a      	cmp	r3, #58	; 0x3a
 800eb8c:	d11c      	bne.n	800ebc8 <get_ldnumber+0x76>
			tp = *path;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	1c5a      	adds	r2, r3, #1
 800eb98:	60fa      	str	r2, [r7, #12]
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	3b30      	subs	r3, #48	; 0x30
 800eb9e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800eba0:	68bb      	ldr	r3, [r7, #8]
 800eba2:	2b09      	cmp	r3, #9
 800eba4:	d80e      	bhi.n	800ebc4 <get_ldnumber+0x72>
 800eba6:	68fa      	ldr	r2, [r7, #12]
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	429a      	cmp	r2, r3
 800ebac:	d10a      	bne.n	800ebc4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ebae:	68bb      	ldr	r3, [r7, #8]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d107      	bne.n	800ebc4 <get_ldnumber+0x72>
					vol = (int)i;
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	3301      	adds	r3, #1
 800ebbc:	617b      	str	r3, [r7, #20]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	697a      	ldr	r2, [r7, #20]
 800ebc2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	e002      	b.n	800ebce <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ebc8:	2300      	movs	r3, #0
 800ebca:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ebcc:	693b      	ldr	r3, [r7, #16]
}
 800ebce:	4618      	mov	r0, r3
 800ebd0:	371c      	adds	r7, #28
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd8:	4770      	bx	lr
	...

0800ebdc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
 800ebe4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2200      	movs	r2, #0
 800ebea:	70da      	strb	r2, [r3, #3]
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ebf2:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ebf4:	6839      	ldr	r1, [r7, #0]
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f7fe fc20 	bl	800d43c <move_window>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d001      	beq.n	800ec06 <check_fs+0x2a>
 800ec02:	2304      	movs	r3, #4
 800ec04:	e038      	b.n	800ec78 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	3334      	adds	r3, #52	; 0x34
 800ec0a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f7fe f964 	bl	800cedc <ld_word>
 800ec14:	4603      	mov	r3, r0
 800ec16:	461a      	mov	r2, r3
 800ec18:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d001      	beq.n	800ec24 <check_fs+0x48>
 800ec20:	2303      	movs	r3, #3
 800ec22:	e029      	b.n	800ec78 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ec2a:	2be9      	cmp	r3, #233	; 0xe9
 800ec2c:	d009      	beq.n	800ec42 <check_fs+0x66>
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ec34:	2beb      	cmp	r3, #235	; 0xeb
 800ec36:	d11e      	bne.n	800ec76 <check_fs+0x9a>
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800ec3e:	2b90      	cmp	r3, #144	; 0x90
 800ec40:	d119      	bne.n	800ec76 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	3334      	adds	r3, #52	; 0x34
 800ec46:	3336      	adds	r3, #54	; 0x36
 800ec48:	4618      	mov	r0, r3
 800ec4a:	f7fe f95f 	bl	800cf0c <ld_dword>
 800ec4e:	4603      	mov	r3, r0
 800ec50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ec54:	4a0a      	ldr	r2, [pc, #40]	; (800ec80 <check_fs+0xa4>)
 800ec56:	4293      	cmp	r3, r2
 800ec58:	d101      	bne.n	800ec5e <check_fs+0x82>
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	e00c      	b.n	800ec78 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	3334      	adds	r3, #52	; 0x34
 800ec62:	3352      	adds	r3, #82	; 0x52
 800ec64:	4618      	mov	r0, r3
 800ec66:	f7fe f951 	bl	800cf0c <ld_dword>
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	4a05      	ldr	r2, [pc, #20]	; (800ec84 <check_fs+0xa8>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d101      	bne.n	800ec76 <check_fs+0x9a>
 800ec72:	2300      	movs	r3, #0
 800ec74:	e000      	b.n	800ec78 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ec76:	2302      	movs	r3, #2
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3708      	adds	r7, #8
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}
 800ec80:	00544146 	.word	0x00544146
 800ec84:	33544146 	.word	0x33544146

0800ec88 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ec88:	b580      	push	{r7, lr}
 800ec8a:	b096      	sub	sp, #88	; 0x58
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	60f8      	str	r0, [r7, #12]
 800ec90:	60b9      	str	r1, [r7, #8]
 800ec92:	4613      	mov	r3, r2
 800ec94:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ec96:	68bb      	ldr	r3, [r7, #8]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ec9c:	68f8      	ldr	r0, [r7, #12]
 800ec9e:	f7ff ff58 	bl	800eb52 <get_ldnumber>
 800eca2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800eca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	da01      	bge.n	800ecae <find_volume+0x26>
 800ecaa:	230b      	movs	r3, #11
 800ecac:	e230      	b.n	800f110 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ecae:	4aa1      	ldr	r2, [pc, #644]	; (800ef34 <find_volume+0x2ac>)
 800ecb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecb6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ecb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d101      	bne.n	800ecc2 <find_volume+0x3a>
 800ecbe:	230c      	movs	r3, #12
 800ecc0:	e226      	b.n	800f110 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ecc2:	68bb      	ldr	r3, [r7, #8]
 800ecc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ecc6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ecc8:	79fb      	ldrb	r3, [r7, #7]
 800ecca:	f023 0301 	bic.w	r3, r3, #1
 800ecce:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ecd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecd2:	781b      	ldrb	r3, [r3, #0]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d01a      	beq.n	800ed0e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ecd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecda:	785b      	ldrb	r3, [r3, #1]
 800ecdc:	4618      	mov	r0, r3
 800ecde:	f7fe f85f 	bl	800cda0 <disk_status>
 800ece2:	4603      	mov	r3, r0
 800ece4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ece8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ecec:	f003 0301 	and.w	r3, r3, #1
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d10c      	bne.n	800ed0e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ecf4:	79fb      	ldrb	r3, [r7, #7]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d007      	beq.n	800ed0a <find_volume+0x82>
 800ecfa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ecfe:	f003 0304 	and.w	r3, r3, #4
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d001      	beq.n	800ed0a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ed06:	230a      	movs	r3, #10
 800ed08:	e202      	b.n	800f110 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	e200      	b.n	800f110 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ed0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed10:	2200      	movs	r2, #0
 800ed12:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ed14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed16:	b2da      	uxtb	r2, r3
 800ed18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed1a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ed1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed1e:	785b      	ldrb	r3, [r3, #1]
 800ed20:	4618      	mov	r0, r3
 800ed22:	f7fe f857 	bl	800cdd4 <disk_initialize>
 800ed26:	4603      	mov	r3, r0
 800ed28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ed2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed30:	f003 0301 	and.w	r3, r3, #1
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d001      	beq.n	800ed3c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ed38:	2303      	movs	r3, #3
 800ed3a:	e1e9      	b.n	800f110 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ed3c:	79fb      	ldrb	r3, [r7, #7]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d007      	beq.n	800ed52 <find_volume+0xca>
 800ed42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed46:	f003 0304 	and.w	r3, r3, #4
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d001      	beq.n	800ed52 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800ed4e:	230a      	movs	r3, #10
 800ed50:	e1de      	b.n	800f110 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ed52:	2300      	movs	r3, #0
 800ed54:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ed56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ed58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ed5a:	f7ff ff3f 	bl	800ebdc <check_fs>
 800ed5e:	4603      	mov	r3, r0
 800ed60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ed64:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ed68:	2b02      	cmp	r3, #2
 800ed6a:	d149      	bne.n	800ee00 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	643b      	str	r3, [r7, #64]	; 0x40
 800ed70:	e01e      	b.n	800edb0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ed72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed74:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ed78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed7a:	011b      	lsls	r3, r3, #4
 800ed7c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ed80:	4413      	add	r3, r2
 800ed82:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ed84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed86:	3304      	adds	r3, #4
 800ed88:	781b      	ldrb	r3, [r3, #0]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d006      	beq.n	800ed9c <find_volume+0x114>
 800ed8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed90:	3308      	adds	r3, #8
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7fe f8ba 	bl	800cf0c <ld_dword>
 800ed98:	4602      	mov	r2, r0
 800ed9a:	e000      	b.n	800ed9e <find_volume+0x116>
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eda0:	009b      	lsls	r3, r3, #2
 800eda2:	3358      	adds	r3, #88	; 0x58
 800eda4:	443b      	add	r3, r7
 800eda6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800edaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edac:	3301      	adds	r3, #1
 800edae:	643b      	str	r3, [r7, #64]	; 0x40
 800edb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edb2:	2b03      	cmp	r3, #3
 800edb4:	d9dd      	bls.n	800ed72 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800edb6:	2300      	movs	r3, #0
 800edb8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800edba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d002      	beq.n	800edc6 <find_volume+0x13e>
 800edc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edc2:	3b01      	subs	r3, #1
 800edc4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800edc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edc8:	009b      	lsls	r3, r3, #2
 800edca:	3358      	adds	r3, #88	; 0x58
 800edcc:	443b      	add	r3, r7
 800edce:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800edd2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800edd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d005      	beq.n	800ede6 <find_volume+0x15e>
 800edda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eddc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800edde:	f7ff fefd 	bl	800ebdc <check_fs>
 800ede2:	4603      	mov	r3, r0
 800ede4:	e000      	b.n	800ede8 <find_volume+0x160>
 800ede6:	2303      	movs	r3, #3
 800ede8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800edec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800edf0:	2b01      	cmp	r3, #1
 800edf2:	d905      	bls.n	800ee00 <find_volume+0x178>
 800edf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edf6:	3301      	adds	r3, #1
 800edf8:	643b      	str	r3, [r7, #64]	; 0x40
 800edfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edfc:	2b03      	cmp	r3, #3
 800edfe:	d9e2      	bls.n	800edc6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ee00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ee04:	2b04      	cmp	r3, #4
 800ee06:	d101      	bne.n	800ee0c <find_volume+0x184>
 800ee08:	2301      	movs	r3, #1
 800ee0a:	e181      	b.n	800f110 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ee0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ee10:	2b01      	cmp	r3, #1
 800ee12:	d901      	bls.n	800ee18 <find_volume+0x190>
 800ee14:	230d      	movs	r3, #13
 800ee16:	e17b      	b.n	800f110 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ee18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee1a:	3334      	adds	r3, #52	; 0x34
 800ee1c:	330b      	adds	r3, #11
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f7fe f85c 	bl	800cedc <ld_word>
 800ee24:	4603      	mov	r3, r0
 800ee26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee2a:	d001      	beq.n	800ee30 <find_volume+0x1a8>
 800ee2c:	230d      	movs	r3, #13
 800ee2e:	e16f      	b.n	800f110 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ee30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee32:	3334      	adds	r3, #52	; 0x34
 800ee34:	3316      	adds	r3, #22
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7fe f850 	bl	800cedc <ld_word>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ee40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d106      	bne.n	800ee54 <find_volume+0x1cc>
 800ee46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee48:	3334      	adds	r3, #52	; 0x34
 800ee4a:	3324      	adds	r3, #36	; 0x24
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f7fe f85d 	bl	800cf0c <ld_dword>
 800ee52:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800ee54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ee58:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ee5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee5c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800ee60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee62:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ee64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee66:	789b      	ldrb	r3, [r3, #2]
 800ee68:	2b01      	cmp	r3, #1
 800ee6a:	d005      	beq.n	800ee78 <find_volume+0x1f0>
 800ee6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee6e:	789b      	ldrb	r3, [r3, #2]
 800ee70:	2b02      	cmp	r3, #2
 800ee72:	d001      	beq.n	800ee78 <find_volume+0x1f0>
 800ee74:	230d      	movs	r3, #13
 800ee76:	e14b      	b.n	800f110 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ee78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee7a:	789b      	ldrb	r3, [r3, #2]
 800ee7c:	461a      	mov	r2, r3
 800ee7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee80:	fb02 f303 	mul.w	r3, r2, r3
 800ee84:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ee86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ee8c:	b29a      	uxth	r2, r3
 800ee8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee90:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ee92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee94:	895b      	ldrh	r3, [r3, #10]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d008      	beq.n	800eeac <find_volume+0x224>
 800ee9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee9c:	895b      	ldrh	r3, [r3, #10]
 800ee9e:	461a      	mov	r2, r3
 800eea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eea2:	895b      	ldrh	r3, [r3, #10]
 800eea4:	3b01      	subs	r3, #1
 800eea6:	4013      	ands	r3, r2
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d001      	beq.n	800eeb0 <find_volume+0x228>
 800eeac:	230d      	movs	r3, #13
 800eeae:	e12f      	b.n	800f110 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800eeb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eeb2:	3334      	adds	r3, #52	; 0x34
 800eeb4:	3311      	adds	r3, #17
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	f7fe f810 	bl	800cedc <ld_word>
 800eebc:	4603      	mov	r3, r0
 800eebe:	461a      	mov	r2, r3
 800eec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eec2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800eec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eec6:	891b      	ldrh	r3, [r3, #8]
 800eec8:	f003 030f 	and.w	r3, r3, #15
 800eecc:	b29b      	uxth	r3, r3
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d001      	beq.n	800eed6 <find_volume+0x24e>
 800eed2:	230d      	movs	r3, #13
 800eed4:	e11c      	b.n	800f110 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800eed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eed8:	3334      	adds	r3, #52	; 0x34
 800eeda:	3313      	adds	r3, #19
 800eedc:	4618      	mov	r0, r3
 800eede:	f7fd fffd 	bl	800cedc <ld_word>
 800eee2:	4603      	mov	r3, r0
 800eee4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800eee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d106      	bne.n	800eefa <find_volume+0x272>
 800eeec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eeee:	3334      	adds	r3, #52	; 0x34
 800eef0:	3320      	adds	r3, #32
 800eef2:	4618      	mov	r0, r3
 800eef4:	f7fe f80a 	bl	800cf0c <ld_dword>
 800eef8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800eefa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eefc:	3334      	adds	r3, #52	; 0x34
 800eefe:	330e      	adds	r3, #14
 800ef00:	4618      	mov	r0, r3
 800ef02:	f7fd ffeb 	bl	800cedc <ld_word>
 800ef06:	4603      	mov	r3, r0
 800ef08:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ef0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d101      	bne.n	800ef14 <find_volume+0x28c>
 800ef10:	230d      	movs	r3, #13
 800ef12:	e0fd      	b.n	800f110 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ef14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ef16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef18:	4413      	add	r3, r2
 800ef1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef1c:	8912      	ldrh	r2, [r2, #8]
 800ef1e:	0912      	lsrs	r2, r2, #4
 800ef20:	b292      	uxth	r2, r2
 800ef22:	4413      	add	r3, r2
 800ef24:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ef26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ef28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef2a:	429a      	cmp	r2, r3
 800ef2c:	d204      	bcs.n	800ef38 <find_volume+0x2b0>
 800ef2e:	230d      	movs	r3, #13
 800ef30:	e0ee      	b.n	800f110 <find_volume+0x488>
 800ef32:	bf00      	nop
 800ef34:	2000298c 	.word	0x2000298c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ef38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ef3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef3c:	1ad3      	subs	r3, r2, r3
 800ef3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef40:	8952      	ldrh	r2, [r2, #10]
 800ef42:	fbb3 f3f2 	udiv	r3, r3, r2
 800ef46:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ef48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d101      	bne.n	800ef52 <find_volume+0x2ca>
 800ef4e:	230d      	movs	r3, #13
 800ef50:	e0de      	b.n	800f110 <find_volume+0x488>
		fmt = FS_FAT32;
 800ef52:	2303      	movs	r3, #3
 800ef54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ef58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef5a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	d802      	bhi.n	800ef68 <find_volume+0x2e0>
 800ef62:	2302      	movs	r3, #2
 800ef64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ef68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef6a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	d802      	bhi.n	800ef78 <find_volume+0x2f0>
 800ef72:	2301      	movs	r3, #1
 800ef74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ef78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef7a:	1c9a      	adds	r2, r3, #2
 800ef7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef7e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800ef80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ef84:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ef86:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ef88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef8a:	441a      	add	r2, r3
 800ef8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef8e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800ef90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ef92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef94:	441a      	add	r2, r3
 800ef96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef98:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800ef9a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ef9e:	2b03      	cmp	r3, #3
 800efa0:	d11e      	bne.n	800efe0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800efa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efa4:	3334      	adds	r3, #52	; 0x34
 800efa6:	332a      	adds	r3, #42	; 0x2a
 800efa8:	4618      	mov	r0, r3
 800efaa:	f7fd ff97 	bl	800cedc <ld_word>
 800efae:	4603      	mov	r3, r0
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d001      	beq.n	800efb8 <find_volume+0x330>
 800efb4:	230d      	movs	r3, #13
 800efb6:	e0ab      	b.n	800f110 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800efb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efba:	891b      	ldrh	r3, [r3, #8]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d001      	beq.n	800efc4 <find_volume+0x33c>
 800efc0:	230d      	movs	r3, #13
 800efc2:	e0a5      	b.n	800f110 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800efc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efc6:	3334      	adds	r3, #52	; 0x34
 800efc8:	332c      	adds	r3, #44	; 0x2c
 800efca:	4618      	mov	r0, r3
 800efcc:	f7fd ff9e 	bl	800cf0c <ld_dword>
 800efd0:	4602      	mov	r2, r0
 800efd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efd4:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800efd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efd8:	699b      	ldr	r3, [r3, #24]
 800efda:	009b      	lsls	r3, r3, #2
 800efdc:	647b      	str	r3, [r7, #68]	; 0x44
 800efde:	e01f      	b.n	800f020 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800efe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efe2:	891b      	ldrh	r3, [r3, #8]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d101      	bne.n	800efec <find_volume+0x364>
 800efe8:	230d      	movs	r3, #13
 800efea:	e091      	b.n	800f110 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800efec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eff2:	441a      	add	r2, r3
 800eff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eff6:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800eff8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800effc:	2b02      	cmp	r3, #2
 800effe:	d103      	bne.n	800f008 <find_volume+0x380>
 800f000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f002:	699b      	ldr	r3, [r3, #24]
 800f004:	005b      	lsls	r3, r3, #1
 800f006:	e00a      	b.n	800f01e <find_volume+0x396>
 800f008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f00a:	699a      	ldr	r2, [r3, #24]
 800f00c:	4613      	mov	r3, r2
 800f00e:	005b      	lsls	r3, r3, #1
 800f010:	4413      	add	r3, r2
 800f012:	085a      	lsrs	r2, r3, #1
 800f014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f016:	699b      	ldr	r3, [r3, #24]
 800f018:	f003 0301 	and.w	r3, r3, #1
 800f01c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f01e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f022:	69da      	ldr	r2, [r3, #28]
 800f024:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f026:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800f02a:	0a5b      	lsrs	r3, r3, #9
 800f02c:	429a      	cmp	r2, r3
 800f02e:	d201      	bcs.n	800f034 <find_volume+0x3ac>
 800f030:	230d      	movs	r3, #13
 800f032:	e06d      	b.n	800f110 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f03a:	615a      	str	r2, [r3, #20]
 800f03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f03e:	695a      	ldr	r2, [r3, #20]
 800f040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f042:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800f044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f046:	2280      	movs	r2, #128	; 0x80
 800f048:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f04a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f04e:	2b03      	cmp	r3, #3
 800f050:	d149      	bne.n	800f0e6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f054:	3334      	adds	r3, #52	; 0x34
 800f056:	3330      	adds	r3, #48	; 0x30
 800f058:	4618      	mov	r0, r3
 800f05a:	f7fd ff3f 	bl	800cedc <ld_word>
 800f05e:	4603      	mov	r3, r0
 800f060:	2b01      	cmp	r3, #1
 800f062:	d140      	bne.n	800f0e6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f064:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f066:	3301      	adds	r3, #1
 800f068:	4619      	mov	r1, r3
 800f06a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f06c:	f7fe f9e6 	bl	800d43c <move_window>
 800f070:	4603      	mov	r3, r0
 800f072:	2b00      	cmp	r3, #0
 800f074:	d137      	bne.n	800f0e6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800f076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f078:	2200      	movs	r2, #0
 800f07a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f07e:	3334      	adds	r3, #52	; 0x34
 800f080:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f084:	4618      	mov	r0, r3
 800f086:	f7fd ff29 	bl	800cedc <ld_word>
 800f08a:	4603      	mov	r3, r0
 800f08c:	461a      	mov	r2, r3
 800f08e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f092:	429a      	cmp	r2, r3
 800f094:	d127      	bne.n	800f0e6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f098:	3334      	adds	r3, #52	; 0x34
 800f09a:	4618      	mov	r0, r3
 800f09c:	f7fd ff36 	bl	800cf0c <ld_dword>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	4a1d      	ldr	r2, [pc, #116]	; (800f118 <find_volume+0x490>)
 800f0a4:	4293      	cmp	r3, r2
 800f0a6:	d11e      	bne.n	800f0e6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0aa:	3334      	adds	r3, #52	; 0x34
 800f0ac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7fd ff2b 	bl	800cf0c <ld_dword>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	4a18      	ldr	r2, [pc, #96]	; (800f11c <find_volume+0x494>)
 800f0ba:	4293      	cmp	r3, r2
 800f0bc:	d113      	bne.n	800f0e6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f0be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0c0:	3334      	adds	r3, #52	; 0x34
 800f0c2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	f7fd ff20 	bl	800cf0c <ld_dword>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0d0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f0d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0d4:	3334      	adds	r3, #52	; 0x34
 800f0d6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800f0da:	4618      	mov	r0, r3
 800f0dc:	f7fd ff16 	bl	800cf0c <ld_dword>
 800f0e0:	4602      	mov	r2, r0
 800f0e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0e4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f0e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0e8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800f0ec:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f0ee:	4b0c      	ldr	r3, [pc, #48]	; (800f120 <find_volume+0x498>)
 800f0f0:	881b      	ldrh	r3, [r3, #0]
 800f0f2:	3301      	adds	r3, #1
 800f0f4:	b29a      	uxth	r2, r3
 800f0f6:	4b0a      	ldr	r3, [pc, #40]	; (800f120 <find_volume+0x498>)
 800f0f8:	801a      	strh	r2, [r3, #0]
 800f0fa:	4b09      	ldr	r3, [pc, #36]	; (800f120 <find_volume+0x498>)
 800f0fc:	881a      	ldrh	r2, [r3, #0]
 800f0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f100:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800f102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f104:	4a07      	ldr	r2, [pc, #28]	; (800f124 <find_volume+0x49c>)
 800f106:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f108:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f10a:	f7fe f92f 	bl	800d36c <clear_lock>
#endif
	return FR_OK;
 800f10e:	2300      	movs	r3, #0
}
 800f110:	4618      	mov	r0, r3
 800f112:	3758      	adds	r7, #88	; 0x58
 800f114:	46bd      	mov	sp, r7
 800f116:	bd80      	pop	{r7, pc}
 800f118:	41615252 	.word	0x41615252
 800f11c:	61417272 	.word	0x61417272
 800f120:	20002990 	.word	0x20002990
 800f124:	200029b4 	.word	0x200029b4

0800f128 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
 800f130:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f132:	2309      	movs	r3, #9
 800f134:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d01c      	beq.n	800f176 <validate+0x4e>
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d018      	beq.n	800f176 <validate+0x4e>
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	781b      	ldrb	r3, [r3, #0]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d013      	beq.n	800f176 <validate+0x4e>
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	889a      	ldrh	r2, [r3, #4]
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	88db      	ldrh	r3, [r3, #6]
 800f158:	429a      	cmp	r2, r3
 800f15a:	d10c      	bne.n	800f176 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	785b      	ldrb	r3, [r3, #1]
 800f162:	4618      	mov	r0, r3
 800f164:	f7fd fe1c 	bl	800cda0 <disk_status>
 800f168:	4603      	mov	r3, r0
 800f16a:	f003 0301 	and.w	r3, r3, #1
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d101      	bne.n	800f176 <validate+0x4e>
			res = FR_OK;
 800f172:	2300      	movs	r3, #0
 800f174:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f176:	7bfb      	ldrb	r3, [r7, #15]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d102      	bne.n	800f182 <validate+0x5a>
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	e000      	b.n	800f184 <validate+0x5c>
 800f182:	2300      	movs	r3, #0
 800f184:	683a      	ldr	r2, [r7, #0]
 800f186:	6013      	str	r3, [r2, #0]
	return res;
 800f188:	7bfb      	ldrb	r3, [r7, #15]
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3710      	adds	r7, #16
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}
	...

0800f194 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b088      	sub	sp, #32
 800f198:	af00      	add	r7, sp, #0
 800f19a:	60f8      	str	r0, [r7, #12]
 800f19c:	60b9      	str	r1, [r7, #8]
 800f19e:	4613      	mov	r3, r2
 800f1a0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f1a6:	f107 0310 	add.w	r3, r7, #16
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f7ff fcd1 	bl	800eb52 <get_ldnumber>
 800f1b0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f1b2:	69fb      	ldr	r3, [r7, #28]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	da01      	bge.n	800f1bc <f_mount+0x28>
 800f1b8:	230b      	movs	r3, #11
 800f1ba:	e02b      	b.n	800f214 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f1bc:	4a17      	ldr	r2, [pc, #92]	; (800f21c <f_mount+0x88>)
 800f1be:	69fb      	ldr	r3, [r7, #28]
 800f1c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f1c4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f1c6:	69bb      	ldr	r3, [r7, #24]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d005      	beq.n	800f1d8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f1cc:	69b8      	ldr	r0, [r7, #24]
 800f1ce:	f7fe f8cd 	bl	800d36c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f1d2:	69bb      	ldr	r3, [r7, #24]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d002      	beq.n	800f1e4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	2200      	movs	r2, #0
 800f1e2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f1e4:	68fa      	ldr	r2, [r7, #12]
 800f1e6:	490d      	ldr	r1, [pc, #52]	; (800f21c <f_mount+0x88>)
 800f1e8:	69fb      	ldr	r3, [r7, #28]
 800f1ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d002      	beq.n	800f1fa <f_mount+0x66>
 800f1f4:	79fb      	ldrb	r3, [r7, #7]
 800f1f6:	2b01      	cmp	r3, #1
 800f1f8:	d001      	beq.n	800f1fe <f_mount+0x6a>
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	e00a      	b.n	800f214 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f1fe:	f107 010c 	add.w	r1, r7, #12
 800f202:	f107 0308 	add.w	r3, r7, #8
 800f206:	2200      	movs	r2, #0
 800f208:	4618      	mov	r0, r3
 800f20a:	f7ff fd3d 	bl	800ec88 <find_volume>
 800f20e:	4603      	mov	r3, r0
 800f210:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f212:	7dfb      	ldrb	r3, [r7, #23]
}
 800f214:	4618      	mov	r0, r3
 800f216:	3720      	adds	r7, #32
 800f218:	46bd      	mov	sp, r7
 800f21a:	bd80      	pop	{r7, pc}
 800f21c:	2000298c 	.word	0x2000298c

0800f220 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b09a      	sub	sp, #104	; 0x68
 800f224:	af00      	add	r7, sp, #0
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	60b9      	str	r1, [r7, #8]
 800f22a:	4613      	mov	r3, r2
 800f22c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	2b00      	cmp	r3, #0
 800f232:	d101      	bne.n	800f238 <f_open+0x18>
 800f234:	2309      	movs	r3, #9
 800f236:	e1ad      	b.n	800f594 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f238:	79fb      	ldrb	r3, [r7, #7]
 800f23a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f23e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800f240:	79fa      	ldrb	r2, [r7, #7]
 800f242:	f107 0114 	add.w	r1, r7, #20
 800f246:	f107 0308 	add.w	r3, r7, #8
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7ff fd1c 	bl	800ec88 <find_volume>
 800f250:	4603      	mov	r3, r0
 800f252:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800f256:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	f040 8191 	bne.w	800f582 <f_open+0x362>
		dj.obj.fs = fs;
 800f260:	697b      	ldr	r3, [r7, #20]
 800f262:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f264:	68ba      	ldr	r2, [r7, #8]
 800f266:	f107 0318 	add.w	r3, r7, #24
 800f26a:	4611      	mov	r1, r2
 800f26c:	4618      	mov	r0, r3
 800f26e:	f7ff fbff 	bl	800ea70 <follow_path>
 800f272:	4603      	mov	r3, r0
 800f274:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f278:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d11a      	bne.n	800f2b6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f280:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800f284:	b25b      	sxtb	r3, r3
 800f286:	2b00      	cmp	r3, #0
 800f288:	da03      	bge.n	800f292 <f_open+0x72>
				res = FR_INVALID_NAME;
 800f28a:	2306      	movs	r3, #6
 800f28c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f290:	e011      	b.n	800f2b6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f292:	79fb      	ldrb	r3, [r7, #7]
 800f294:	f023 0301 	bic.w	r3, r3, #1
 800f298:	2b00      	cmp	r3, #0
 800f29a:	bf14      	ite	ne
 800f29c:	2301      	movne	r3, #1
 800f29e:	2300      	moveq	r3, #0
 800f2a0:	b2db      	uxtb	r3, r3
 800f2a2:	461a      	mov	r2, r3
 800f2a4:	f107 0318 	add.w	r3, r7, #24
 800f2a8:	4611      	mov	r1, r2
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f7fd ff16 	bl	800d0dc <chk_lock>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f2b6:	79fb      	ldrb	r3, [r7, #7]
 800f2b8:	f003 031c 	and.w	r3, r3, #28
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d07f      	beq.n	800f3c0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800f2c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d017      	beq.n	800f2f8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f2c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f2cc:	2b04      	cmp	r3, #4
 800f2ce:	d10e      	bne.n	800f2ee <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f2d0:	f7fd ff60 	bl	800d194 <enq_lock>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d006      	beq.n	800f2e8 <f_open+0xc8>
 800f2da:	f107 0318 	add.w	r3, r7, #24
 800f2de:	4618      	mov	r0, r3
 800f2e0:	f7ff f838 	bl	800e354 <dir_register>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	e000      	b.n	800f2ea <f_open+0xca>
 800f2e8:	2312      	movs	r3, #18
 800f2ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f2ee:	79fb      	ldrb	r3, [r7, #7]
 800f2f0:	f043 0308 	orr.w	r3, r3, #8
 800f2f4:	71fb      	strb	r3, [r7, #7]
 800f2f6:	e010      	b.n	800f31a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f2f8:	7fbb      	ldrb	r3, [r7, #30]
 800f2fa:	f003 0311 	and.w	r3, r3, #17
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d003      	beq.n	800f30a <f_open+0xea>
					res = FR_DENIED;
 800f302:	2307      	movs	r3, #7
 800f304:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f308:	e007      	b.n	800f31a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f30a:	79fb      	ldrb	r3, [r7, #7]
 800f30c:	f003 0304 	and.w	r3, r3, #4
 800f310:	2b00      	cmp	r3, #0
 800f312:	d002      	beq.n	800f31a <f_open+0xfa>
 800f314:	2308      	movs	r3, #8
 800f316:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f31a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d168      	bne.n	800f3f4 <f_open+0x1d4>
 800f322:	79fb      	ldrb	r3, [r7, #7]
 800f324:	f003 0308 	and.w	r3, r3, #8
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d063      	beq.n	800f3f4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800f32c:	f7fb fb0a 	bl	800a944 <get_fattime>
 800f330:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f334:	330e      	adds	r3, #14
 800f336:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f338:	4618      	mov	r0, r3
 800f33a:	f7fd fe25 	bl	800cf88 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f340:	3316      	adds	r3, #22
 800f342:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f344:	4618      	mov	r0, r3
 800f346:	f7fd fe1f 	bl	800cf88 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f34c:	330b      	adds	r3, #11
 800f34e:	2220      	movs	r2, #32
 800f350:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f352:	697b      	ldr	r3, [r7, #20]
 800f354:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f356:	4611      	mov	r1, r2
 800f358:	4618      	mov	r0, r3
 800f35a:	f7fe fd74 	bl	800de46 <ld_clust>
 800f35e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f364:	2200      	movs	r2, #0
 800f366:	4618      	mov	r0, r3
 800f368:	f7fe fd8c 	bl	800de84 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f36c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f36e:	331c      	adds	r3, #28
 800f370:	2100      	movs	r1, #0
 800f372:	4618      	mov	r0, r3
 800f374:	f7fd fe08 	bl	800cf88 <st_dword>
					fs->wflag = 1;
 800f378:	697b      	ldr	r3, [r7, #20]
 800f37a:	2201      	movs	r2, #1
 800f37c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f37e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f380:	2b00      	cmp	r3, #0
 800f382:	d037      	beq.n	800f3f4 <f_open+0x1d4>
						dw = fs->winsect;
 800f384:	697b      	ldr	r3, [r7, #20]
 800f386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f388:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800f38a:	f107 0318 	add.w	r3, r7, #24
 800f38e:	2200      	movs	r2, #0
 800f390:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f392:	4618      	mov	r0, r3
 800f394:	f7fe fa9f 	bl	800d8d6 <remove_chain>
 800f398:	4603      	mov	r3, r0
 800f39a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800f39e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d126      	bne.n	800f3f4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800f3a6:	697b      	ldr	r3, [r7, #20]
 800f3a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f7fe f846 	bl	800d43c <move_window>
 800f3b0:	4603      	mov	r3, r0
 800f3b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f3b6:	697b      	ldr	r3, [r7, #20]
 800f3b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f3ba:	3a01      	subs	r2, #1
 800f3bc:	611a      	str	r2, [r3, #16]
 800f3be:	e019      	b.n	800f3f4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f3c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d115      	bne.n	800f3f4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f3c8:	7fbb      	ldrb	r3, [r7, #30]
 800f3ca:	f003 0310 	and.w	r3, r3, #16
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d003      	beq.n	800f3da <f_open+0x1ba>
					res = FR_NO_FILE;
 800f3d2:	2304      	movs	r3, #4
 800f3d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f3d8:	e00c      	b.n	800f3f4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f3da:	79fb      	ldrb	r3, [r7, #7]
 800f3dc:	f003 0302 	and.w	r3, r3, #2
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d007      	beq.n	800f3f4 <f_open+0x1d4>
 800f3e4:	7fbb      	ldrb	r3, [r7, #30]
 800f3e6:	f003 0301 	and.w	r3, r3, #1
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d002      	beq.n	800f3f4 <f_open+0x1d4>
						res = FR_DENIED;
 800f3ee:	2307      	movs	r3, #7
 800f3f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800f3f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d128      	bne.n	800f44e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f3fc:	79fb      	ldrb	r3, [r7, #7]
 800f3fe:	f003 0308 	and.w	r3, r3, #8
 800f402:	2b00      	cmp	r3, #0
 800f404:	d003      	beq.n	800f40e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800f406:	79fb      	ldrb	r3, [r7, #7]
 800f408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f40c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f40e:	697b      	ldr	r3, [r7, #20]
 800f410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800f416:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f41c:	79fb      	ldrb	r3, [r7, #7]
 800f41e:	f023 0301 	bic.w	r3, r3, #1
 800f422:	2b00      	cmp	r3, #0
 800f424:	bf14      	ite	ne
 800f426:	2301      	movne	r3, #1
 800f428:	2300      	moveq	r3, #0
 800f42a:	b2db      	uxtb	r3, r3
 800f42c:	461a      	mov	r2, r3
 800f42e:	f107 0318 	add.w	r3, r7, #24
 800f432:	4611      	mov	r1, r2
 800f434:	4618      	mov	r0, r3
 800f436:	f7fd fecf 	bl	800d1d8 <inc_lock>
 800f43a:	4602      	mov	r2, r0
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	691b      	ldr	r3, [r3, #16]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d102      	bne.n	800f44e <f_open+0x22e>
 800f448:	2302      	movs	r3, #2
 800f44a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f44e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f452:	2b00      	cmp	r3, #0
 800f454:	f040 8095 	bne.w	800f582 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f458:	697b      	ldr	r3, [r7, #20]
 800f45a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f45c:	4611      	mov	r1, r2
 800f45e:	4618      	mov	r0, r3
 800f460:	f7fe fcf1 	bl	800de46 <ld_clust>
 800f464:	4602      	mov	r2, r0
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f46a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f46c:	331c      	adds	r3, #28
 800f46e:	4618      	mov	r0, r3
 800f470:	f7fd fd4c 	bl	800cf0c <ld_dword>
 800f474:	4602      	mov	r2, r0
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	2200      	movs	r2, #0
 800f47e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f480:	697a      	ldr	r2, [r7, #20]
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	88da      	ldrh	r2, [r3, #6]
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	79fa      	ldrb	r2, [r7, #7]
 800f492:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	2200      	movs	r2, #0
 800f498:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	2200      	movs	r2, #0
 800f49e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	3330      	adds	r3, #48	; 0x30
 800f4aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f4ae:	2100      	movs	r1, #0
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f7fd fdb6 	bl	800d022 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f4b6:	79fb      	ldrb	r3, [r7, #7]
 800f4b8:	f003 0320 	and.w	r3, r3, #32
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d060      	beq.n	800f582 <f_open+0x362>
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	68db      	ldr	r3, [r3, #12]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d05c      	beq.n	800f582 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	68da      	ldr	r2, [r3, #12]
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	895b      	ldrh	r3, [r3, #10]
 800f4d4:	025b      	lsls	r3, r3, #9
 800f4d6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	689b      	ldr	r3, [r3, #8]
 800f4dc:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	68db      	ldr	r3, [r3, #12]
 800f4e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f4e4:	e016      	b.n	800f514 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f7fe f861 	bl	800d5b2 <get_fat>
 800f4f0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800f4f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f4f4:	2b01      	cmp	r3, #1
 800f4f6:	d802      	bhi.n	800f4fe <f_open+0x2de>
 800f4f8:	2302      	movs	r3, #2
 800f4fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f4fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f500:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f504:	d102      	bne.n	800f50c <f_open+0x2ec>
 800f506:	2301      	movs	r3, #1
 800f508:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f50c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f50e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f510:	1ad3      	subs	r3, r2, r3
 800f512:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f514:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d103      	bne.n	800f524 <f_open+0x304>
 800f51c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f51e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f520:	429a      	cmp	r2, r3
 800f522:	d8e0      	bhi.n	800f4e6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f528:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f52a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d127      	bne.n	800f582 <f_open+0x362>
 800f532:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d022      	beq.n	800f582 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f53c:	697b      	ldr	r3, [r7, #20]
 800f53e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f540:	4618      	mov	r0, r3
 800f542:	f7fe f817 	bl	800d574 <clust2sect>
 800f546:	64f8      	str	r0, [r7, #76]	; 0x4c
 800f548:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d103      	bne.n	800f556 <f_open+0x336>
						res = FR_INT_ERR;
 800f54e:	2302      	movs	r3, #2
 800f550:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f554:	e015      	b.n	800f582 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f558:	0a5a      	lsrs	r2, r3, #9
 800f55a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f55c:	441a      	add	r2, r3
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	7858      	ldrb	r0, [r3, #1]
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	6a1a      	ldr	r2, [r3, #32]
 800f570:	2301      	movs	r3, #1
 800f572:	f7fd fc55 	bl	800ce20 <disk_read>
 800f576:	4603      	mov	r3, r0
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d002      	beq.n	800f582 <f_open+0x362>
 800f57c:	2301      	movs	r3, #1
 800f57e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f582:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f586:	2b00      	cmp	r3, #0
 800f588:	d002      	beq.n	800f590 <f_open+0x370>
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	2200      	movs	r2, #0
 800f58e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f590:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800f594:	4618      	mov	r0, r3
 800f596:	3768      	adds	r7, #104	; 0x68
 800f598:	46bd      	mov	sp, r7
 800f59a:	bd80      	pop	{r7, pc}

0800f59c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	b08c      	sub	sp, #48	; 0x30
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	60f8      	str	r0, [r7, #12]
 800f5a4:	60b9      	str	r1, [r7, #8]
 800f5a6:	607a      	str	r2, [r7, #4]
 800f5a8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f5aa:	68bb      	ldr	r3, [r7, #8]
 800f5ac:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	f107 0210 	add.w	r2, r7, #16
 800f5ba:	4611      	mov	r1, r2
 800f5bc:	4618      	mov	r0, r3
 800f5be:	f7ff fdb3 	bl	800f128 <validate>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f5c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d107      	bne.n	800f5e0 <f_write+0x44>
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	7d5b      	ldrb	r3, [r3, #21]
 800f5d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800f5d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d002      	beq.n	800f5e6 <f_write+0x4a>
 800f5e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f5e4:	e14b      	b.n	800f87e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	7d1b      	ldrb	r3, [r3, #20]
 800f5ea:	f003 0302 	and.w	r3, r3, #2
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d101      	bne.n	800f5f6 <f_write+0x5a>
 800f5f2:	2307      	movs	r3, #7
 800f5f4:	e143      	b.n	800f87e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	699a      	ldr	r2, [r3, #24]
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	441a      	add	r2, r3
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	699b      	ldr	r3, [r3, #24]
 800f602:	429a      	cmp	r2, r3
 800f604:	f080 812d 	bcs.w	800f862 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	699b      	ldr	r3, [r3, #24]
 800f60c:	43db      	mvns	r3, r3
 800f60e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f610:	e127      	b.n	800f862 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	699b      	ldr	r3, [r3, #24]
 800f616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	f040 80e3 	bne.w	800f7e6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	699b      	ldr	r3, [r3, #24]
 800f624:	0a5b      	lsrs	r3, r3, #9
 800f626:	693a      	ldr	r2, [r7, #16]
 800f628:	8952      	ldrh	r2, [r2, #10]
 800f62a:	3a01      	subs	r2, #1
 800f62c:	4013      	ands	r3, r2
 800f62e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f630:	69bb      	ldr	r3, [r7, #24]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d143      	bne.n	800f6be <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	699b      	ldr	r3, [r3, #24]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d10c      	bne.n	800f658 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	689b      	ldr	r3, [r3, #8]
 800f642:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f646:	2b00      	cmp	r3, #0
 800f648:	d11a      	bne.n	800f680 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2100      	movs	r1, #0
 800f64e:	4618      	mov	r0, r3
 800f650:	f7fe f9a6 	bl	800d9a0 <create_chain>
 800f654:	62b8      	str	r0, [r7, #40]	; 0x28
 800f656:	e013      	b.n	800f680 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d007      	beq.n	800f670 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	699b      	ldr	r3, [r3, #24]
 800f664:	4619      	mov	r1, r3
 800f666:	68f8      	ldr	r0, [r7, #12]
 800f668:	f7fe fa32 	bl	800dad0 <clmt_clust>
 800f66c:	62b8      	str	r0, [r7, #40]	; 0x28
 800f66e:	e007      	b.n	800f680 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f670:	68fa      	ldr	r2, [r7, #12]
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	69db      	ldr	r3, [r3, #28]
 800f676:	4619      	mov	r1, r3
 800f678:	4610      	mov	r0, r2
 800f67a:	f7fe f991 	bl	800d9a0 <create_chain>
 800f67e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f682:	2b00      	cmp	r3, #0
 800f684:	f000 80f2 	beq.w	800f86c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f68a:	2b01      	cmp	r3, #1
 800f68c:	d104      	bne.n	800f698 <f_write+0xfc>
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	2202      	movs	r2, #2
 800f692:	755a      	strb	r2, [r3, #21]
 800f694:	2302      	movs	r3, #2
 800f696:	e0f2      	b.n	800f87e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f69a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f69e:	d104      	bne.n	800f6aa <f_write+0x10e>
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	2201      	movs	r2, #1
 800f6a4:	755a      	strb	r2, [r3, #21]
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	e0e9      	b.n	800f87e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f6ae:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	689b      	ldr	r3, [r3, #8]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d102      	bne.n	800f6be <f_write+0x122>
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f6bc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	7d1b      	ldrb	r3, [r3, #20]
 800f6c2:	b25b      	sxtb	r3, r3
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	da18      	bge.n	800f6fa <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f6c8:	693b      	ldr	r3, [r7, #16]
 800f6ca:	7858      	ldrb	r0, [r3, #1]
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	6a1a      	ldr	r2, [r3, #32]
 800f6d6:	2301      	movs	r3, #1
 800f6d8:	f7fd fbc2 	bl	800ce60 <disk_write>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d004      	beq.n	800f6ec <f_write+0x150>
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	2201      	movs	r2, #1
 800f6e6:	755a      	strb	r2, [r3, #21]
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	e0c8      	b.n	800f87e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	7d1b      	ldrb	r3, [r3, #20]
 800f6f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f6f4:	b2da      	uxtb	r2, r3
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f6fa:	693a      	ldr	r2, [r7, #16]
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	69db      	ldr	r3, [r3, #28]
 800f700:	4619      	mov	r1, r3
 800f702:	4610      	mov	r0, r2
 800f704:	f7fd ff36 	bl	800d574 <clust2sect>
 800f708:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f70a:	697b      	ldr	r3, [r7, #20]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d104      	bne.n	800f71a <f_write+0x17e>
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	2202      	movs	r2, #2
 800f714:	755a      	strb	r2, [r3, #21]
 800f716:	2302      	movs	r3, #2
 800f718:	e0b1      	b.n	800f87e <f_write+0x2e2>
			sect += csect;
 800f71a:	697a      	ldr	r2, [r7, #20]
 800f71c:	69bb      	ldr	r3, [r7, #24]
 800f71e:	4413      	add	r3, r2
 800f720:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	0a5b      	lsrs	r3, r3, #9
 800f726:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f728:	6a3b      	ldr	r3, [r7, #32]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d03c      	beq.n	800f7a8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f72e:	69ba      	ldr	r2, [r7, #24]
 800f730:	6a3b      	ldr	r3, [r7, #32]
 800f732:	4413      	add	r3, r2
 800f734:	693a      	ldr	r2, [r7, #16]
 800f736:	8952      	ldrh	r2, [r2, #10]
 800f738:	4293      	cmp	r3, r2
 800f73a:	d905      	bls.n	800f748 <f_write+0x1ac>
					cc = fs->csize - csect;
 800f73c:	693b      	ldr	r3, [r7, #16]
 800f73e:	895b      	ldrh	r3, [r3, #10]
 800f740:	461a      	mov	r2, r3
 800f742:	69bb      	ldr	r3, [r7, #24]
 800f744:	1ad3      	subs	r3, r2, r3
 800f746:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f748:	693b      	ldr	r3, [r7, #16]
 800f74a:	7858      	ldrb	r0, [r3, #1]
 800f74c:	6a3b      	ldr	r3, [r7, #32]
 800f74e:	697a      	ldr	r2, [r7, #20]
 800f750:	69f9      	ldr	r1, [r7, #28]
 800f752:	f7fd fb85 	bl	800ce60 <disk_write>
 800f756:	4603      	mov	r3, r0
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d004      	beq.n	800f766 <f_write+0x1ca>
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	2201      	movs	r2, #1
 800f760:	755a      	strb	r2, [r3, #21]
 800f762:	2301      	movs	r3, #1
 800f764:	e08b      	b.n	800f87e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	6a1a      	ldr	r2, [r3, #32]
 800f76a:	697b      	ldr	r3, [r7, #20]
 800f76c:	1ad3      	subs	r3, r2, r3
 800f76e:	6a3a      	ldr	r2, [r7, #32]
 800f770:	429a      	cmp	r2, r3
 800f772:	d915      	bls.n	800f7a0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	6a1a      	ldr	r2, [r3, #32]
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	1ad3      	subs	r3, r2, r3
 800f782:	025b      	lsls	r3, r3, #9
 800f784:	69fa      	ldr	r2, [r7, #28]
 800f786:	4413      	add	r3, r2
 800f788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f78c:	4619      	mov	r1, r3
 800f78e:	f7fd fc27 	bl	800cfe0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	7d1b      	ldrb	r3, [r3, #20]
 800f796:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f79a:	b2da      	uxtb	r2, r3
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f7a0:	6a3b      	ldr	r3, [r7, #32]
 800f7a2:	025b      	lsls	r3, r3, #9
 800f7a4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800f7a6:	e03f      	b.n	800f828 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	6a1b      	ldr	r3, [r3, #32]
 800f7ac:	697a      	ldr	r2, [r7, #20]
 800f7ae:	429a      	cmp	r2, r3
 800f7b0:	d016      	beq.n	800f7e0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	699a      	ldr	r2, [r3, #24]
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f7ba:	429a      	cmp	r2, r3
 800f7bc:	d210      	bcs.n	800f7e0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f7be:	693b      	ldr	r3, [r7, #16]
 800f7c0:	7858      	ldrb	r0, [r3, #1]
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	697a      	ldr	r2, [r7, #20]
 800f7cc:	f7fd fb28 	bl	800ce20 <disk_read>
 800f7d0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d004      	beq.n	800f7e0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	2201      	movs	r2, #1
 800f7da:	755a      	strb	r2, [r3, #21]
 800f7dc:	2301      	movs	r3, #1
 800f7de:	e04e      	b.n	800f87e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	697a      	ldr	r2, [r7, #20]
 800f7e4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	699b      	ldr	r3, [r3, #24]
 800f7ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f7ee:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f7f2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f7f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	429a      	cmp	r2, r3
 800f7fa:	d901      	bls.n	800f800 <f_write+0x264>
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	699b      	ldr	r3, [r3, #24]
 800f80a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f80e:	4413      	add	r3, r2
 800f810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f812:	69f9      	ldr	r1, [r7, #28]
 800f814:	4618      	mov	r0, r3
 800f816:	f7fd fbe3 	bl	800cfe0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	7d1b      	ldrb	r3, [r3, #20]
 800f81e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f822:	b2da      	uxtb	r2, r3
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f828:	69fa      	ldr	r2, [r7, #28]
 800f82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f82c:	4413      	add	r3, r2
 800f82e:	61fb      	str	r3, [r7, #28]
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	699a      	ldr	r2, [r3, #24]
 800f834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f836:	441a      	add	r2, r3
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	619a      	str	r2, [r3, #24]
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	68da      	ldr	r2, [r3, #12]
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	699b      	ldr	r3, [r3, #24]
 800f844:	429a      	cmp	r2, r3
 800f846:	bf38      	it	cc
 800f848:	461a      	movcc	r2, r3
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	60da      	str	r2, [r3, #12]
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	681a      	ldr	r2, [r3, #0]
 800f852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f854:	441a      	add	r2, r3
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	601a      	str	r2, [r3, #0]
 800f85a:	687a      	ldr	r2, [r7, #4]
 800f85c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f85e:	1ad3      	subs	r3, r2, r3
 800f860:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2b00      	cmp	r3, #0
 800f866:	f47f aed4 	bne.w	800f612 <f_write+0x76>
 800f86a:	e000      	b.n	800f86e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f86c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	7d1b      	ldrb	r3, [r3, #20]
 800f872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f876:	b2da      	uxtb	r2, r3
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f87c:	2300      	movs	r3, #0
}
 800f87e:	4618      	mov	r0, r3
 800f880:	3730      	adds	r7, #48	; 0x30
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}

0800f886 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f886:	b580      	push	{r7, lr}
 800f888:	b086      	sub	sp, #24
 800f88a:	af00      	add	r7, sp, #0
 800f88c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f107 0208 	add.w	r2, r7, #8
 800f894:	4611      	mov	r1, r2
 800f896:	4618      	mov	r0, r3
 800f898:	f7ff fc46 	bl	800f128 <validate>
 800f89c:	4603      	mov	r3, r0
 800f89e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f8a0:	7dfb      	ldrb	r3, [r7, #23]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d168      	bne.n	800f978 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	7d1b      	ldrb	r3, [r3, #20]
 800f8aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d062      	beq.n	800f978 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	7d1b      	ldrb	r3, [r3, #20]
 800f8b6:	b25b      	sxtb	r3, r3
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	da15      	bge.n	800f8e8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f8bc:	68bb      	ldr	r3, [r7, #8]
 800f8be:	7858      	ldrb	r0, [r3, #1]
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6a1a      	ldr	r2, [r3, #32]
 800f8ca:	2301      	movs	r3, #1
 800f8cc:	f7fd fac8 	bl	800ce60 <disk_write>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d001      	beq.n	800f8da <f_sync+0x54>
 800f8d6:	2301      	movs	r3, #1
 800f8d8:	e04f      	b.n	800f97a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	7d1b      	ldrb	r3, [r3, #20]
 800f8de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f8e2:	b2da      	uxtb	r2, r3
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f8e8:	f7fb f82c 	bl	800a944 <get_fattime>
 800f8ec:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f8ee:	68ba      	ldr	r2, [r7, #8]
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	4610      	mov	r0, r2
 800f8f8:	f7fd fda0 	bl	800d43c <move_window>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f900:	7dfb      	ldrb	r3, [r7, #23]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d138      	bne.n	800f978 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f90a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	330b      	adds	r3, #11
 800f910:	781a      	ldrb	r2, [r3, #0]
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	330b      	adds	r3, #11
 800f916:	f042 0220 	orr.w	r2, r2, #32
 800f91a:	b2d2      	uxtb	r2, r2
 800f91c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	6818      	ldr	r0, [r3, #0]
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	689b      	ldr	r3, [r3, #8]
 800f926:	461a      	mov	r2, r3
 800f928:	68f9      	ldr	r1, [r7, #12]
 800f92a:	f7fe faab 	bl	800de84 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	f103 021c 	add.w	r2, r3, #28
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	68db      	ldr	r3, [r3, #12]
 800f938:	4619      	mov	r1, r3
 800f93a:	4610      	mov	r0, r2
 800f93c:	f7fd fb24 	bl	800cf88 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	3316      	adds	r3, #22
 800f944:	6939      	ldr	r1, [r7, #16]
 800f946:	4618      	mov	r0, r3
 800f948:	f7fd fb1e 	bl	800cf88 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	3312      	adds	r3, #18
 800f950:	2100      	movs	r1, #0
 800f952:	4618      	mov	r0, r3
 800f954:	f7fd fafd 	bl	800cf52 <st_word>
					fs->wflag = 1;
 800f958:	68bb      	ldr	r3, [r7, #8]
 800f95a:	2201      	movs	r2, #1
 800f95c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f95e:	68bb      	ldr	r3, [r7, #8]
 800f960:	4618      	mov	r0, r3
 800f962:	f7fd fd99 	bl	800d498 <sync_fs>
 800f966:	4603      	mov	r3, r0
 800f968:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	7d1b      	ldrb	r3, [r3, #20]
 800f96e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f972:	b2da      	uxtb	r2, r3
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f978:	7dfb      	ldrb	r3, [r7, #23]
}
 800f97a:	4618      	mov	r0, r3
 800f97c:	3718      	adds	r7, #24
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd80      	pop	{r7, pc}

0800f982 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f982:	b580      	push	{r7, lr}
 800f984:	b084      	sub	sp, #16
 800f986:	af00      	add	r7, sp, #0
 800f988:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f98a:	6878      	ldr	r0, [r7, #4]
 800f98c:	f7ff ff7b 	bl	800f886 <f_sync>
 800f990:	4603      	mov	r3, r0
 800f992:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f994:	7bfb      	ldrb	r3, [r7, #15]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d118      	bne.n	800f9cc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	f107 0208 	add.w	r2, r7, #8
 800f9a0:	4611      	mov	r1, r2
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f7ff fbc0 	bl	800f128 <validate>
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f9ac:	7bfb      	ldrb	r3, [r7, #15]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d10c      	bne.n	800f9cc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	691b      	ldr	r3, [r3, #16]
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	f7fd fc9c 	bl	800d2f4 <dec_lock>
 800f9bc:	4603      	mov	r3, r0
 800f9be:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f9c0:	7bfb      	ldrb	r3, [r7, #15]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d102      	bne.n	800f9cc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f9cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	3710      	adds	r7, #16
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}

0800f9d6 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800f9d6:	b580      	push	{r7, lr}
 800f9d8:	b090      	sub	sp, #64	; 0x40
 800f9da:	af00      	add	r7, sp, #0
 800f9dc:	6078      	str	r0, [r7, #4]
 800f9de:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800f9e0:	f107 0108 	add.w	r1, r7, #8
 800f9e4:	1d3b      	adds	r3, r7, #4
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f7ff f94d 	bl	800ec88 <find_volume>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 800f9f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d11f      	bne.n	800fa3c <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f9fc:	687a      	ldr	r2, [r7, #4]
 800f9fe:	f107 0308 	add.w	r3, r7, #8
 800fa02:	4611      	mov	r1, r2
 800fa04:	4618      	mov	r0, r3
 800fa06:	f7ff f833 	bl	800ea70 <follow_path>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800fa10:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d111      	bne.n	800fa3c <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800fa18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fa1c:	b25b      	sxtb	r3, r3
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	da03      	bge.n	800fa2a <f_stat+0x54>
				res = FR_INVALID_NAME;
 800fa22:	2306      	movs	r3, #6
 800fa24:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800fa28:	e008      	b.n	800fa3c <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d005      	beq.n	800fa3c <f_stat+0x66>
 800fa30:	f107 0308 	add.w	r3, r7, #8
 800fa34:	6839      	ldr	r1, [r7, #0]
 800fa36:	4618      	mov	r0, r3
 800fa38:	f7fe fd84 	bl	800e544 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800fa3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	3740      	adds	r7, #64	; 0x40
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bd80      	pop	{r7, pc}

0800fa48 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b098      	sub	sp, #96	; 0x60
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800fa50:	f107 010c 	add.w	r1, r7, #12
 800fa54:	1d3b      	adds	r3, r7, #4
 800fa56:	2202      	movs	r2, #2
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f7ff f915 	bl	800ec88 <find_volume>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 800fa68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	f040 80ec 	bne.w	800fc4a <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800fa72:	687a      	ldr	r2, [r7, #4]
 800fa74:	f107 0310 	add.w	r3, r7, #16
 800fa78:	4611      	mov	r1, r2
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	f7fe fff8 	bl	800ea70 <follow_path>
 800fa80:	4603      	mov	r3, r0
 800fa82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800fa86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d102      	bne.n	800fa94 <f_mkdir+0x4c>
 800fa8e:	2308      	movs	r3, #8
 800fa90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800fa94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fa98:	2b04      	cmp	r3, #4
 800fa9a:	f040 80d6 	bne.w	800fc4a <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800fa9e:	f107 0310 	add.w	r3, r7, #16
 800faa2:	2100      	movs	r1, #0
 800faa4:	4618      	mov	r0, r3
 800faa6:	f7fd ff7b 	bl	800d9a0 <create_chain>
 800faaa:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	895b      	ldrh	r3, [r3, #10]
 800fab0:	025b      	lsls	r3, r3, #9
 800fab2:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 800fab4:	2300      	movs	r3, #0
 800fab6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800faba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d102      	bne.n	800fac6 <f_mkdir+0x7e>
 800fac0:	2307      	movs	r3, #7
 800fac2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 800fac6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fac8:	2b01      	cmp	r3, #1
 800faca:	d102      	bne.n	800fad2 <f_mkdir+0x8a>
 800facc:	2302      	movs	r3, #2
 800face:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fad4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fad8:	d102      	bne.n	800fae0 <f_mkdir+0x98>
 800fada:	2301      	movs	r3, #1
 800fadc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800fae0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d106      	bne.n	800faf6 <f_mkdir+0xae>
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	4618      	mov	r0, r3
 800faec:	f7fd fc62 	bl	800d3b4 <sync_window>
 800faf0:	4603      	mov	r3, r0
 800faf2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 800faf6:	f7fa ff25 	bl	800a944 <get_fattime>
 800fafa:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 800fafc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d16a      	bne.n	800fbda <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f7fd fd33 	bl	800d574 <clust2sect>
 800fb0e:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	3334      	adds	r3, #52	; 0x34
 800fb14:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 800fb16:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fb1a:	2100      	movs	r1, #0
 800fb1c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800fb1e:	f7fd fa80 	bl	800d022 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800fb22:	220b      	movs	r2, #11
 800fb24:	2120      	movs	r1, #32
 800fb26:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800fb28:	f7fd fa7b 	bl	800d022 <mem_set>
					dir[DIR_Name] = '.';
 800fb2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb2e:	222e      	movs	r2, #46	; 0x2e
 800fb30:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800fb32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb34:	330b      	adds	r3, #11
 800fb36:	2210      	movs	r2, #16
 800fb38:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800fb3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb3c:	3316      	adds	r3, #22
 800fb3e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fb40:	4618      	mov	r0, r3
 800fb42:	f7fd fa21 	bl	800cf88 <st_dword>
					st_clust(fs, dir, dcl);
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fb4a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	f7fe f999 	bl	800de84 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800fb52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb54:	3320      	adds	r3, #32
 800fb56:	2220      	movs	r2, #32
 800fb58:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	f7fd fa40 	bl	800cfe0 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800fb60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb62:	3321      	adds	r3, #33	; 0x21
 800fb64:	222e      	movs	r2, #46	; 0x2e
 800fb66:	701a      	strb	r2, [r3, #0]
 800fb68:	69bb      	ldr	r3, [r7, #24]
 800fb6a:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	781b      	ldrb	r3, [r3, #0]
 800fb70:	2b03      	cmp	r3, #3
 800fb72:	d106      	bne.n	800fb82 <f_mkdir+0x13a>
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fb7a:	429a      	cmp	r2, r3
 800fb7c:	d101      	bne.n	800fb82 <f_mkdir+0x13a>
 800fb7e:	2300      	movs	r3, #0
 800fb80:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 800fb82:	68f8      	ldr	r0, [r7, #12]
 800fb84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb86:	3320      	adds	r3, #32
 800fb88:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fb8a:	4619      	mov	r1, r3
 800fb8c:	f7fe f97a 	bl	800de84 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	895b      	ldrh	r3, [r3, #10]
 800fb94:	65bb      	str	r3, [r7, #88]	; 0x58
 800fb96:	e01b      	b.n	800fbd0 <f_mkdir+0x188>
					fs->winsect = dsc++;
 800fb98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb9a:	1c5a      	adds	r2, r3, #1
 800fb9c:	657a      	str	r2, [r7, #84]	; 0x54
 800fb9e:	68fa      	ldr	r2, [r7, #12]
 800fba0:	6313      	str	r3, [r2, #48]	; 0x30
					fs->wflag = 1;
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	2201      	movs	r2, #1
 800fba6:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	4618      	mov	r0, r3
 800fbac:	f7fd fc02 	bl	800d3b4 <sync_window>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 800fbb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d10c      	bne.n	800fbd8 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 800fbbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fbc2:	2100      	movs	r1, #0
 800fbc4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800fbc6:	f7fd fa2c 	bl	800d022 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800fbca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fbcc:	3b01      	subs	r3, #1
 800fbce:	65bb      	str	r3, [r7, #88]	; 0x58
 800fbd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d1e0      	bne.n	800fb98 <f_mkdir+0x150>
 800fbd6:	e000      	b.n	800fbda <f_mkdir+0x192>
					if (res != FR_OK) break;
 800fbd8:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800fbda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d107      	bne.n	800fbf2 <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800fbe2:	f107 0310 	add.w	r3, r7, #16
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f7fe fbb4 	bl	800e354 <dir_register>
 800fbec:	4603      	mov	r3, r0
 800fbee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 800fbf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d120      	bne.n	800fc3c <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800fbfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbfc:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800fbfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc00:	3316      	adds	r3, #22
 800fc02:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fc04:	4618      	mov	r0, r3
 800fc06:	f7fd f9bf 	bl	800cf88 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fc0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fc10:	4618      	mov	r0, r3
 800fc12:	f7fe f937 	bl	800de84 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800fc16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc18:	330b      	adds	r3, #11
 800fc1a:	2210      	movs	r2, #16
 800fc1c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	2201      	movs	r2, #1
 800fc22:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800fc24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d10e      	bne.n	800fc4a <f_mkdir+0x202>
					res = sync_fs(fs);
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	4618      	mov	r0, r3
 800fc30:	f7fd fc32 	bl	800d498 <sync_fs>
 800fc34:	4603      	mov	r3, r0
 800fc36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fc3a:	e006      	b.n	800fc4a <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800fc3c:	f107 0310 	add.w	r3, r7, #16
 800fc40:	2200      	movs	r2, #0
 800fc42:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fc44:	4618      	mov	r0, r3
 800fc46:	f7fd fe46 	bl	800d8d6 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800fc4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3760      	adds	r7, #96	; 0x60
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}
	...

0800fc58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fc58:	b480      	push	{r7}
 800fc5a:	b087      	sub	sp, #28
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	60f8      	str	r0, [r7, #12]
 800fc60:	60b9      	str	r1, [r7, #8]
 800fc62:	4613      	mov	r3, r2
 800fc64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fc66:	2301      	movs	r3, #1
 800fc68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800fc6e:	4b1f      	ldr	r3, [pc, #124]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fc70:	7a5b      	ldrb	r3, [r3, #9]
 800fc72:	b2db      	uxtb	r3, r3
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d131      	bne.n	800fcdc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fc78:	4b1c      	ldr	r3, [pc, #112]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fc7a:	7a5b      	ldrb	r3, [r3, #9]
 800fc7c:	b2db      	uxtb	r3, r3
 800fc7e:	461a      	mov	r2, r3
 800fc80:	4b1a      	ldr	r3, [pc, #104]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fc82:	2100      	movs	r1, #0
 800fc84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fc86:	4b19      	ldr	r3, [pc, #100]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fc88:	7a5b      	ldrb	r3, [r3, #9]
 800fc8a:	b2db      	uxtb	r3, r3
 800fc8c:	4a17      	ldr	r2, [pc, #92]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fc8e:	009b      	lsls	r3, r3, #2
 800fc90:	4413      	add	r3, r2
 800fc92:	68fa      	ldr	r2, [r7, #12]
 800fc94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800fc96:	4b15      	ldr	r3, [pc, #84]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fc98:	7a5b      	ldrb	r3, [r3, #9]
 800fc9a:	b2db      	uxtb	r3, r3
 800fc9c:	461a      	mov	r2, r3
 800fc9e:	4b13      	ldr	r3, [pc, #76]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fca0:	4413      	add	r3, r2
 800fca2:	79fa      	ldrb	r2, [r7, #7]
 800fca4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fca6:	4b11      	ldr	r3, [pc, #68]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fca8:	7a5b      	ldrb	r3, [r3, #9]
 800fcaa:	b2db      	uxtb	r3, r3
 800fcac:	1c5a      	adds	r2, r3, #1
 800fcae:	b2d1      	uxtb	r1, r2
 800fcb0:	4a0e      	ldr	r2, [pc, #56]	; (800fcec <FATFS_LinkDriverEx+0x94>)
 800fcb2:	7251      	strb	r1, [r2, #9]
 800fcb4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800fcb6:	7dbb      	ldrb	r3, [r7, #22]
 800fcb8:	3330      	adds	r3, #48	; 0x30
 800fcba:	b2da      	uxtb	r2, r3
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800fcc0:	68bb      	ldr	r3, [r7, #8]
 800fcc2:	3301      	adds	r3, #1
 800fcc4:	223a      	movs	r2, #58	; 0x3a
 800fcc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	3302      	adds	r3, #2
 800fccc:	222f      	movs	r2, #47	; 0x2f
 800fcce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	3303      	adds	r3, #3
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fcd8:	2300      	movs	r3, #0
 800fcda:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800fcdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcde:	4618      	mov	r0, r3
 800fce0:	371c      	adds	r7, #28
 800fce2:	46bd      	mov	sp, r7
 800fce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce8:	4770      	bx	lr
 800fcea:	bf00      	nop
 800fcec:	20002bb4 	.word	0x20002bb4

0800fcf0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b082      	sub	sp, #8
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	6078      	str	r0, [r7, #4]
 800fcf8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fcfa:	2200      	movs	r2, #0
 800fcfc:	6839      	ldr	r1, [r7, #0]
 800fcfe:	6878      	ldr	r0, [r7, #4]
 800fd00:	f7ff ffaa 	bl	800fc58 <FATFS_LinkDriverEx>
 800fd04:	4603      	mov	r3, r0
}
 800fd06:	4618      	mov	r0, r3
 800fd08:	3708      	adds	r7, #8
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	bd80      	pop	{r7, pc}
	...

0800fd10 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800fd10:	b480      	push	{r7}
 800fd12:	b085      	sub	sp, #20
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	4603      	mov	r3, r0
 800fd18:	6039      	str	r1, [r7, #0]
 800fd1a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800fd1c:	88fb      	ldrh	r3, [r7, #6]
 800fd1e:	2b7f      	cmp	r3, #127	; 0x7f
 800fd20:	d802      	bhi.n	800fd28 <ff_convert+0x18>
		c = chr;
 800fd22:	88fb      	ldrh	r3, [r7, #6]
 800fd24:	81fb      	strh	r3, [r7, #14]
 800fd26:	e025      	b.n	800fd74 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800fd28:	683b      	ldr	r3, [r7, #0]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d00b      	beq.n	800fd46 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800fd2e:	88fb      	ldrh	r3, [r7, #6]
 800fd30:	2bff      	cmp	r3, #255	; 0xff
 800fd32:	d805      	bhi.n	800fd40 <ff_convert+0x30>
 800fd34:	88fb      	ldrh	r3, [r7, #6]
 800fd36:	3b80      	subs	r3, #128	; 0x80
 800fd38:	4a12      	ldr	r2, [pc, #72]	; (800fd84 <ff_convert+0x74>)
 800fd3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd3e:	e000      	b.n	800fd42 <ff_convert+0x32>
 800fd40:	2300      	movs	r3, #0
 800fd42:	81fb      	strh	r3, [r7, #14]
 800fd44:	e016      	b.n	800fd74 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800fd46:	2300      	movs	r3, #0
 800fd48:	81fb      	strh	r3, [r7, #14]
 800fd4a:	e009      	b.n	800fd60 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800fd4c:	89fb      	ldrh	r3, [r7, #14]
 800fd4e:	4a0d      	ldr	r2, [pc, #52]	; (800fd84 <ff_convert+0x74>)
 800fd50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd54:	88fa      	ldrh	r2, [r7, #6]
 800fd56:	429a      	cmp	r2, r3
 800fd58:	d006      	beq.n	800fd68 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800fd5a:	89fb      	ldrh	r3, [r7, #14]
 800fd5c:	3301      	adds	r3, #1
 800fd5e:	81fb      	strh	r3, [r7, #14]
 800fd60:	89fb      	ldrh	r3, [r7, #14]
 800fd62:	2b7f      	cmp	r3, #127	; 0x7f
 800fd64:	d9f2      	bls.n	800fd4c <ff_convert+0x3c>
 800fd66:	e000      	b.n	800fd6a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800fd68:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800fd6a:	89fb      	ldrh	r3, [r7, #14]
 800fd6c:	3380      	adds	r3, #128	; 0x80
 800fd6e:	b29b      	uxth	r3, r3
 800fd70:	b2db      	uxtb	r3, r3
 800fd72:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800fd74:	89fb      	ldrh	r3, [r7, #14]
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3714      	adds	r7, #20
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd80:	4770      	bx	lr
 800fd82:	bf00      	nop
 800fd84:	08012350 	.word	0x08012350

0800fd88 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800fd88:	b480      	push	{r7}
 800fd8a:	b087      	sub	sp, #28
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	4603      	mov	r3, r0
 800fd90:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800fd92:	88fb      	ldrh	r3, [r7, #6]
 800fd94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fd98:	d201      	bcs.n	800fd9e <ff_wtoupper+0x16>
 800fd9a:	4b3e      	ldr	r3, [pc, #248]	; (800fe94 <ff_wtoupper+0x10c>)
 800fd9c:	e000      	b.n	800fda0 <ff_wtoupper+0x18>
 800fd9e:	4b3e      	ldr	r3, [pc, #248]	; (800fe98 <ff_wtoupper+0x110>)
 800fda0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800fda2:	697b      	ldr	r3, [r7, #20]
 800fda4:	1c9a      	adds	r2, r3, #2
 800fda6:	617a      	str	r2, [r7, #20]
 800fda8:	881b      	ldrh	r3, [r3, #0]
 800fdaa:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800fdac:	8a7b      	ldrh	r3, [r7, #18]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d068      	beq.n	800fe84 <ff_wtoupper+0xfc>
 800fdb2:	88fa      	ldrh	r2, [r7, #6]
 800fdb4:	8a7b      	ldrh	r3, [r7, #18]
 800fdb6:	429a      	cmp	r2, r3
 800fdb8:	d364      	bcc.n	800fe84 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800fdba:	697b      	ldr	r3, [r7, #20]
 800fdbc:	1c9a      	adds	r2, r3, #2
 800fdbe:	617a      	str	r2, [r7, #20]
 800fdc0:	881b      	ldrh	r3, [r3, #0]
 800fdc2:	823b      	strh	r3, [r7, #16]
 800fdc4:	8a3b      	ldrh	r3, [r7, #16]
 800fdc6:	0a1b      	lsrs	r3, r3, #8
 800fdc8:	81fb      	strh	r3, [r7, #14]
 800fdca:	8a3b      	ldrh	r3, [r7, #16]
 800fdcc:	b2db      	uxtb	r3, r3
 800fdce:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800fdd0:	88fa      	ldrh	r2, [r7, #6]
 800fdd2:	8a79      	ldrh	r1, [r7, #18]
 800fdd4:	8a3b      	ldrh	r3, [r7, #16]
 800fdd6:	440b      	add	r3, r1
 800fdd8:	429a      	cmp	r2, r3
 800fdda:	da49      	bge.n	800fe70 <ff_wtoupper+0xe8>
			switch (cmd) {
 800fddc:	89fb      	ldrh	r3, [r7, #14]
 800fdde:	2b08      	cmp	r3, #8
 800fde0:	d84f      	bhi.n	800fe82 <ff_wtoupper+0xfa>
 800fde2:	a201      	add	r2, pc, #4	; (adr r2, 800fde8 <ff_wtoupper+0x60>)
 800fde4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fde8:	0800fe0d 	.word	0x0800fe0d
 800fdec:	0800fe1f 	.word	0x0800fe1f
 800fdf0:	0800fe35 	.word	0x0800fe35
 800fdf4:	0800fe3d 	.word	0x0800fe3d
 800fdf8:	0800fe45 	.word	0x0800fe45
 800fdfc:	0800fe4d 	.word	0x0800fe4d
 800fe00:	0800fe55 	.word	0x0800fe55
 800fe04:	0800fe5d 	.word	0x0800fe5d
 800fe08:	0800fe65 	.word	0x0800fe65
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800fe0c:	88fa      	ldrh	r2, [r7, #6]
 800fe0e:	8a7b      	ldrh	r3, [r7, #18]
 800fe10:	1ad3      	subs	r3, r2, r3
 800fe12:	005b      	lsls	r3, r3, #1
 800fe14:	697a      	ldr	r2, [r7, #20]
 800fe16:	4413      	add	r3, r2
 800fe18:	881b      	ldrh	r3, [r3, #0]
 800fe1a:	80fb      	strh	r3, [r7, #6]
 800fe1c:	e027      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800fe1e:	88fa      	ldrh	r2, [r7, #6]
 800fe20:	8a7b      	ldrh	r3, [r7, #18]
 800fe22:	1ad3      	subs	r3, r2, r3
 800fe24:	b29b      	uxth	r3, r3
 800fe26:	f003 0301 	and.w	r3, r3, #1
 800fe2a:	b29b      	uxth	r3, r3
 800fe2c:	88fa      	ldrh	r2, [r7, #6]
 800fe2e:	1ad3      	subs	r3, r2, r3
 800fe30:	80fb      	strh	r3, [r7, #6]
 800fe32:	e01c      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800fe34:	88fb      	ldrh	r3, [r7, #6]
 800fe36:	3b10      	subs	r3, #16
 800fe38:	80fb      	strh	r3, [r7, #6]
 800fe3a:	e018      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800fe3c:	88fb      	ldrh	r3, [r7, #6]
 800fe3e:	3b20      	subs	r3, #32
 800fe40:	80fb      	strh	r3, [r7, #6]
 800fe42:	e014      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800fe44:	88fb      	ldrh	r3, [r7, #6]
 800fe46:	3b30      	subs	r3, #48	; 0x30
 800fe48:	80fb      	strh	r3, [r7, #6]
 800fe4a:	e010      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800fe4c:	88fb      	ldrh	r3, [r7, #6]
 800fe4e:	3b1a      	subs	r3, #26
 800fe50:	80fb      	strh	r3, [r7, #6]
 800fe52:	e00c      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800fe54:	88fb      	ldrh	r3, [r7, #6]
 800fe56:	3308      	adds	r3, #8
 800fe58:	80fb      	strh	r3, [r7, #6]
 800fe5a:	e008      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800fe5c:	88fb      	ldrh	r3, [r7, #6]
 800fe5e:	3b50      	subs	r3, #80	; 0x50
 800fe60:	80fb      	strh	r3, [r7, #6]
 800fe62:	e004      	b.n	800fe6e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800fe64:	88fb      	ldrh	r3, [r7, #6]
 800fe66:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800fe6a:	80fb      	strh	r3, [r7, #6]
 800fe6c:	bf00      	nop
			}
			break;
 800fe6e:	e008      	b.n	800fe82 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800fe70:	89fb      	ldrh	r3, [r7, #14]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d195      	bne.n	800fda2 <ff_wtoupper+0x1a>
 800fe76:	8a3b      	ldrh	r3, [r7, #16]
 800fe78:	005b      	lsls	r3, r3, #1
 800fe7a:	697a      	ldr	r2, [r7, #20]
 800fe7c:	4413      	add	r3, r2
 800fe7e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800fe80:	e78f      	b.n	800fda2 <ff_wtoupper+0x1a>
			break;
 800fe82:	bf00      	nop
	}

	return chr;
 800fe84:	88fb      	ldrh	r3, [r7, #6]
}
 800fe86:	4618      	mov	r0, r3
 800fe88:	371c      	adds	r7, #28
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe90:	4770      	bx	lr
 800fe92:	bf00      	nop
 800fe94:	08012450 	.word	0x08012450
 800fe98:	08012644 	.word	0x08012644

0800fe9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800fea0:	2200      	movs	r2, #0
 800fea2:	4912      	ldr	r1, [pc, #72]	; (800feec <MX_USB_DEVICE_Init+0x50>)
 800fea4:	4812      	ldr	r0, [pc, #72]	; (800fef0 <MX_USB_DEVICE_Init+0x54>)
 800fea6:	f7fb fc5f 	bl	800b768 <USBD_Init>
 800feaa:	4603      	mov	r3, r0
 800feac:	2b00      	cmp	r3, #0
 800feae:	d001      	beq.n	800feb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800feb0:	f7f1 fa4a 	bl	8001348 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800feb4:	490f      	ldr	r1, [pc, #60]	; (800fef4 <MX_USB_DEVICE_Init+0x58>)
 800feb6:	480e      	ldr	r0, [pc, #56]	; (800fef0 <MX_USB_DEVICE_Init+0x54>)
 800feb8:	f7fb fc86 	bl	800b7c8 <USBD_RegisterClass>
 800febc:	4603      	mov	r3, r0
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d001      	beq.n	800fec6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fec2:	f7f1 fa41 	bl	8001348 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800fec6:	490c      	ldr	r1, [pc, #48]	; (800fef8 <MX_USB_DEVICE_Init+0x5c>)
 800fec8:	4809      	ldr	r0, [pc, #36]	; (800fef0 <MX_USB_DEVICE_Init+0x54>)
 800feca:	f7fb fb7d 	bl	800b5c8 <USBD_CDC_RegisterInterface>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d001      	beq.n	800fed8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fed4:	f7f1 fa38 	bl	8001348 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800fed8:	4805      	ldr	r0, [pc, #20]	; (800fef0 <MX_USB_DEVICE_Init+0x54>)
 800feda:	f7fb fcab 	bl	800b834 <USBD_Start>
 800fede:	4603      	mov	r3, r0
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d001      	beq.n	800fee8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fee4:	f7f1 fa30 	bl	8001348 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fee8:	bf00      	nop
 800feea:	bd80      	pop	{r7, pc}
 800feec:	200000b0 	.word	0x200000b0
 800fef0:	20002bc0 	.word	0x20002bc0
 800fef4:	2000001c 	.word	0x2000001c
 800fef8:	2000009c 	.word	0x2000009c

0800fefc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ff00:	2200      	movs	r2, #0
 800ff02:	4905      	ldr	r1, [pc, #20]	; (800ff18 <CDC_Init_FS+0x1c>)
 800ff04:	4805      	ldr	r0, [pc, #20]	; (800ff1c <CDC_Init_FS+0x20>)
 800ff06:	f7fb fb79 	bl	800b5fc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ff0a:	4905      	ldr	r1, [pc, #20]	; (800ff20 <CDC_Init_FS+0x24>)
 800ff0c:	4803      	ldr	r0, [pc, #12]	; (800ff1c <CDC_Init_FS+0x20>)
 800ff0e:	f7fb fb97 	bl	800b640 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ff12:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ff14:	4618      	mov	r0, r3
 800ff16:	bd80      	pop	{r7, pc}
 800ff18:	2000369c 	.word	0x2000369c
 800ff1c:	20002bc0 	.word	0x20002bc0
 800ff20:	20002e9c 	.word	0x20002e9c

0800ff24 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ff24:	b480      	push	{r7}
 800ff26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ff28:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff32:	4770      	bx	lr

0800ff34 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ff34:	b480      	push	{r7}
 800ff36:	b083      	sub	sp, #12
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	4603      	mov	r3, r0
 800ff3c:	6039      	str	r1, [r7, #0]
 800ff3e:	71fb      	strb	r3, [r7, #7]
 800ff40:	4613      	mov	r3, r2
 800ff42:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ff44:	79fb      	ldrb	r3, [r7, #7]
 800ff46:	2b23      	cmp	r3, #35	; 0x23
 800ff48:	d84a      	bhi.n	800ffe0 <CDC_Control_FS+0xac>
 800ff4a:	a201      	add	r2, pc, #4	; (adr r2, 800ff50 <CDC_Control_FS+0x1c>)
 800ff4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff50:	0800ffe1 	.word	0x0800ffe1
 800ff54:	0800ffe1 	.word	0x0800ffe1
 800ff58:	0800ffe1 	.word	0x0800ffe1
 800ff5c:	0800ffe1 	.word	0x0800ffe1
 800ff60:	0800ffe1 	.word	0x0800ffe1
 800ff64:	0800ffe1 	.word	0x0800ffe1
 800ff68:	0800ffe1 	.word	0x0800ffe1
 800ff6c:	0800ffe1 	.word	0x0800ffe1
 800ff70:	0800ffe1 	.word	0x0800ffe1
 800ff74:	0800ffe1 	.word	0x0800ffe1
 800ff78:	0800ffe1 	.word	0x0800ffe1
 800ff7c:	0800ffe1 	.word	0x0800ffe1
 800ff80:	0800ffe1 	.word	0x0800ffe1
 800ff84:	0800ffe1 	.word	0x0800ffe1
 800ff88:	0800ffe1 	.word	0x0800ffe1
 800ff8c:	0800ffe1 	.word	0x0800ffe1
 800ff90:	0800ffe1 	.word	0x0800ffe1
 800ff94:	0800ffe1 	.word	0x0800ffe1
 800ff98:	0800ffe1 	.word	0x0800ffe1
 800ff9c:	0800ffe1 	.word	0x0800ffe1
 800ffa0:	0800ffe1 	.word	0x0800ffe1
 800ffa4:	0800ffe1 	.word	0x0800ffe1
 800ffa8:	0800ffe1 	.word	0x0800ffe1
 800ffac:	0800ffe1 	.word	0x0800ffe1
 800ffb0:	0800ffe1 	.word	0x0800ffe1
 800ffb4:	0800ffe1 	.word	0x0800ffe1
 800ffb8:	0800ffe1 	.word	0x0800ffe1
 800ffbc:	0800ffe1 	.word	0x0800ffe1
 800ffc0:	0800ffe1 	.word	0x0800ffe1
 800ffc4:	0800ffe1 	.word	0x0800ffe1
 800ffc8:	0800ffe1 	.word	0x0800ffe1
 800ffcc:	0800ffe1 	.word	0x0800ffe1
 800ffd0:	0800ffe1 	.word	0x0800ffe1
 800ffd4:	0800ffe1 	.word	0x0800ffe1
 800ffd8:	0800ffe1 	.word	0x0800ffe1
 800ffdc:	0800ffe1 	.word	0x0800ffe1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ffe0:	bf00      	nop
  }

  return (USBD_OK);
 800ffe2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	370c      	adds	r7, #12
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffee:	4770      	bx	lr

0800fff0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b082      	sub	sp, #8
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	6078      	str	r0, [r7, #4]
 800fff8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fffa:	6879      	ldr	r1, [r7, #4]
 800fffc:	4805      	ldr	r0, [pc, #20]	; (8010014 <CDC_Receive_FS+0x24>)
 800fffe:	f7fb fb1f 	bl	800b640 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010002:	4804      	ldr	r0, [pc, #16]	; (8010014 <CDC_Receive_FS+0x24>)
 8010004:	f7fb fb7a 	bl	800b6fc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8010008:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801000a:	4618      	mov	r0, r3
 801000c:	3708      	adds	r7, #8
 801000e:	46bd      	mov	sp, r7
 8010010:	bd80      	pop	{r7, pc}
 8010012:	bf00      	nop
 8010014:	20002bc0 	.word	0x20002bc0

08010018 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b084      	sub	sp, #16
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
 8010020:	460b      	mov	r3, r1
 8010022:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010024:	2300      	movs	r3, #0
 8010026:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010028:	4b0d      	ldr	r3, [pc, #52]	; (8010060 <CDC_Transmit_FS+0x48>)
 801002a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801002e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010036:	2b00      	cmp	r3, #0
 8010038:	d001      	beq.n	801003e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801003a:	2301      	movs	r3, #1
 801003c:	e00b      	b.n	8010056 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801003e:	887b      	ldrh	r3, [r7, #2]
 8010040:	461a      	mov	r2, r3
 8010042:	6879      	ldr	r1, [r7, #4]
 8010044:	4806      	ldr	r0, [pc, #24]	; (8010060 <CDC_Transmit_FS+0x48>)
 8010046:	f7fb fad9 	bl	800b5fc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801004a:	4805      	ldr	r0, [pc, #20]	; (8010060 <CDC_Transmit_FS+0x48>)
 801004c:	f7fb fb16 	bl	800b67c <USBD_CDC_TransmitPacket>
 8010050:	4603      	mov	r3, r0
 8010052:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010054:	7bfb      	ldrb	r3, [r7, #15]
}
 8010056:	4618      	mov	r0, r3
 8010058:	3710      	adds	r7, #16
 801005a:	46bd      	mov	sp, r7
 801005c:	bd80      	pop	{r7, pc}
 801005e:	bf00      	nop
 8010060:	20002bc0 	.word	0x20002bc0

08010064 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010064:	b480      	push	{r7}
 8010066:	b087      	sub	sp, #28
 8010068:	af00      	add	r7, sp, #0
 801006a:	60f8      	str	r0, [r7, #12]
 801006c:	60b9      	str	r1, [r7, #8]
 801006e:	4613      	mov	r3, r2
 8010070:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010072:	2300      	movs	r3, #0
 8010074:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010076:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801007a:	4618      	mov	r0, r3
 801007c:	371c      	adds	r7, #28
 801007e:	46bd      	mov	sp, r7
 8010080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010084:	4770      	bx	lr
	...

08010088 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010088:	b480      	push	{r7}
 801008a:	b083      	sub	sp, #12
 801008c:	af00      	add	r7, sp, #0
 801008e:	4603      	mov	r3, r0
 8010090:	6039      	str	r1, [r7, #0]
 8010092:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	2212      	movs	r2, #18
 8010098:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801009a:	4b03      	ldr	r3, [pc, #12]	; (80100a8 <USBD_FS_DeviceDescriptor+0x20>)
}
 801009c:	4618      	mov	r0, r3
 801009e:	370c      	adds	r7, #12
 80100a0:	46bd      	mov	sp, r7
 80100a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a6:	4770      	bx	lr
 80100a8:	200000d0 	.word	0x200000d0

080100ac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100ac:	b480      	push	{r7}
 80100ae:	b083      	sub	sp, #12
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	4603      	mov	r3, r0
 80100b4:	6039      	str	r1, [r7, #0]
 80100b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80100b8:	683b      	ldr	r3, [r7, #0]
 80100ba:	2204      	movs	r2, #4
 80100bc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80100be:	4b03      	ldr	r3, [pc, #12]	; (80100cc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80100c0:	4618      	mov	r0, r3
 80100c2:	370c      	adds	r7, #12
 80100c4:	46bd      	mov	sp, r7
 80100c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ca:	4770      	bx	lr
 80100cc:	200000f0 	.word	0x200000f0

080100d0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b082      	sub	sp, #8
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	4603      	mov	r3, r0
 80100d8:	6039      	str	r1, [r7, #0]
 80100da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80100dc:	79fb      	ldrb	r3, [r7, #7]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d105      	bne.n	80100ee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80100e2:	683a      	ldr	r2, [r7, #0]
 80100e4:	4907      	ldr	r1, [pc, #28]	; (8010104 <USBD_FS_ProductStrDescriptor+0x34>)
 80100e6:	4808      	ldr	r0, [pc, #32]	; (8010108 <USBD_FS_ProductStrDescriptor+0x38>)
 80100e8:	f7fc fd7a 	bl	800cbe0 <USBD_GetString>
 80100ec:	e004      	b.n	80100f8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80100ee:	683a      	ldr	r2, [r7, #0]
 80100f0:	4904      	ldr	r1, [pc, #16]	; (8010104 <USBD_FS_ProductStrDescriptor+0x34>)
 80100f2:	4805      	ldr	r0, [pc, #20]	; (8010108 <USBD_FS_ProductStrDescriptor+0x38>)
 80100f4:	f7fc fd74 	bl	800cbe0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80100f8:	4b02      	ldr	r3, [pc, #8]	; (8010104 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80100fa:	4618      	mov	r0, r3
 80100fc:	3708      	adds	r7, #8
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
 8010102:	bf00      	nop
 8010104:	20003e9c 	.word	0x20003e9c
 8010108:	08012244 	.word	0x08012244

0801010c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801010c:	b580      	push	{r7, lr}
 801010e:	b082      	sub	sp, #8
 8010110:	af00      	add	r7, sp, #0
 8010112:	4603      	mov	r3, r0
 8010114:	6039      	str	r1, [r7, #0]
 8010116:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010118:	683a      	ldr	r2, [r7, #0]
 801011a:	4904      	ldr	r1, [pc, #16]	; (801012c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801011c:	4804      	ldr	r0, [pc, #16]	; (8010130 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801011e:	f7fc fd5f 	bl	800cbe0 <USBD_GetString>
  return USBD_StrDesc;
 8010122:	4b02      	ldr	r3, [pc, #8]	; (801012c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010124:	4618      	mov	r0, r3
 8010126:	3708      	adds	r7, #8
 8010128:	46bd      	mov	sp, r7
 801012a:	bd80      	pop	{r7, pc}
 801012c:	20003e9c 	.word	0x20003e9c
 8010130:	0801225c 	.word	0x0801225c

08010134 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b082      	sub	sp, #8
 8010138:	af00      	add	r7, sp, #0
 801013a:	4603      	mov	r3, r0
 801013c:	6039      	str	r1, [r7, #0]
 801013e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	221a      	movs	r2, #26
 8010144:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010146:	f000 f855 	bl	80101f4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801014a:	4b02      	ldr	r3, [pc, #8]	; (8010154 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801014c:	4618      	mov	r0, r3
 801014e:	3708      	adds	r7, #8
 8010150:	46bd      	mov	sp, r7
 8010152:	bd80      	pop	{r7, pc}
 8010154:	200000f4 	.word	0x200000f4

08010158 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b082      	sub	sp, #8
 801015c:	af00      	add	r7, sp, #0
 801015e:	4603      	mov	r3, r0
 8010160:	6039      	str	r1, [r7, #0]
 8010162:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010164:	79fb      	ldrb	r3, [r7, #7]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d105      	bne.n	8010176 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801016a:	683a      	ldr	r2, [r7, #0]
 801016c:	4907      	ldr	r1, [pc, #28]	; (801018c <USBD_FS_ConfigStrDescriptor+0x34>)
 801016e:	4808      	ldr	r0, [pc, #32]	; (8010190 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010170:	f7fc fd36 	bl	800cbe0 <USBD_GetString>
 8010174:	e004      	b.n	8010180 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010176:	683a      	ldr	r2, [r7, #0]
 8010178:	4904      	ldr	r1, [pc, #16]	; (801018c <USBD_FS_ConfigStrDescriptor+0x34>)
 801017a:	4805      	ldr	r0, [pc, #20]	; (8010190 <USBD_FS_ConfigStrDescriptor+0x38>)
 801017c:	f7fc fd30 	bl	800cbe0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010180:	4b02      	ldr	r3, [pc, #8]	; (801018c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010182:	4618      	mov	r0, r3
 8010184:	3708      	adds	r7, #8
 8010186:	46bd      	mov	sp, r7
 8010188:	bd80      	pop	{r7, pc}
 801018a:	bf00      	nop
 801018c:	20003e9c 	.word	0x20003e9c
 8010190:	08012270 	.word	0x08012270

08010194 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b082      	sub	sp, #8
 8010198:	af00      	add	r7, sp, #0
 801019a:	4603      	mov	r3, r0
 801019c:	6039      	str	r1, [r7, #0]
 801019e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80101a0:	79fb      	ldrb	r3, [r7, #7]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d105      	bne.n	80101b2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80101a6:	683a      	ldr	r2, [r7, #0]
 80101a8:	4907      	ldr	r1, [pc, #28]	; (80101c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80101aa:	4808      	ldr	r0, [pc, #32]	; (80101cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80101ac:	f7fc fd18 	bl	800cbe0 <USBD_GetString>
 80101b0:	e004      	b.n	80101bc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80101b2:	683a      	ldr	r2, [r7, #0]
 80101b4:	4904      	ldr	r1, [pc, #16]	; (80101c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80101b6:	4805      	ldr	r0, [pc, #20]	; (80101cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80101b8:	f7fc fd12 	bl	800cbe0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80101bc:	4b02      	ldr	r3, [pc, #8]	; (80101c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80101be:	4618      	mov	r0, r3
 80101c0:	3708      	adds	r7, #8
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	20003e9c 	.word	0x20003e9c
 80101cc:	0801227c 	.word	0x0801227c

080101d0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101d0:	b480      	push	{r7}
 80101d2:	b083      	sub	sp, #12
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	4603      	mov	r3, r0
 80101d8:	6039      	str	r1, [r7, #0]
 80101da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80101dc:	683b      	ldr	r3, [r7, #0]
 80101de:	220c      	movs	r2, #12
 80101e0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80101e2:	4b03      	ldr	r3, [pc, #12]	; (80101f0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80101e4:	4618      	mov	r0, r3
 80101e6:	370c      	adds	r7, #12
 80101e8:	46bd      	mov	sp, r7
 80101ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ee:	4770      	bx	lr
 80101f0:	200000e4 	.word	0x200000e4

080101f4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b084      	sub	sp, #16
 80101f8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80101fa:	4b0f      	ldr	r3, [pc, #60]	; (8010238 <Get_SerialNum+0x44>)
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010200:	4b0e      	ldr	r3, [pc, #56]	; (801023c <Get_SerialNum+0x48>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010206:	4b0e      	ldr	r3, [pc, #56]	; (8010240 <Get_SerialNum+0x4c>)
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801020c:	68fa      	ldr	r2, [r7, #12]
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	4413      	add	r3, r2
 8010212:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d009      	beq.n	801022e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801021a:	2208      	movs	r2, #8
 801021c:	4909      	ldr	r1, [pc, #36]	; (8010244 <Get_SerialNum+0x50>)
 801021e:	68f8      	ldr	r0, [r7, #12]
 8010220:	f000 f814 	bl	801024c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010224:	2204      	movs	r2, #4
 8010226:	4908      	ldr	r1, [pc, #32]	; (8010248 <Get_SerialNum+0x54>)
 8010228:	68b8      	ldr	r0, [r7, #8]
 801022a:	f000 f80f 	bl	801024c <IntToUnicode>
  }
}
 801022e:	bf00      	nop
 8010230:	3710      	adds	r7, #16
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}
 8010236:	bf00      	nop
 8010238:	1ff0f420 	.word	0x1ff0f420
 801023c:	1ff0f424 	.word	0x1ff0f424
 8010240:	1ff0f428 	.word	0x1ff0f428
 8010244:	200000f6 	.word	0x200000f6
 8010248:	20000106 	.word	0x20000106

0801024c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801024c:	b480      	push	{r7}
 801024e:	b087      	sub	sp, #28
 8010250:	af00      	add	r7, sp, #0
 8010252:	60f8      	str	r0, [r7, #12]
 8010254:	60b9      	str	r1, [r7, #8]
 8010256:	4613      	mov	r3, r2
 8010258:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801025a:	2300      	movs	r3, #0
 801025c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801025e:	2300      	movs	r3, #0
 8010260:	75fb      	strb	r3, [r7, #23]
 8010262:	e027      	b.n	80102b4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	0f1b      	lsrs	r3, r3, #28
 8010268:	2b09      	cmp	r3, #9
 801026a:	d80b      	bhi.n	8010284 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	0f1b      	lsrs	r3, r3, #28
 8010270:	b2da      	uxtb	r2, r3
 8010272:	7dfb      	ldrb	r3, [r7, #23]
 8010274:	005b      	lsls	r3, r3, #1
 8010276:	4619      	mov	r1, r3
 8010278:	68bb      	ldr	r3, [r7, #8]
 801027a:	440b      	add	r3, r1
 801027c:	3230      	adds	r2, #48	; 0x30
 801027e:	b2d2      	uxtb	r2, r2
 8010280:	701a      	strb	r2, [r3, #0]
 8010282:	e00a      	b.n	801029a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	0f1b      	lsrs	r3, r3, #28
 8010288:	b2da      	uxtb	r2, r3
 801028a:	7dfb      	ldrb	r3, [r7, #23]
 801028c:	005b      	lsls	r3, r3, #1
 801028e:	4619      	mov	r1, r3
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	440b      	add	r3, r1
 8010294:	3237      	adds	r2, #55	; 0x37
 8010296:	b2d2      	uxtb	r2, r2
 8010298:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	011b      	lsls	r3, r3, #4
 801029e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80102a0:	7dfb      	ldrb	r3, [r7, #23]
 80102a2:	005b      	lsls	r3, r3, #1
 80102a4:	3301      	adds	r3, #1
 80102a6:	68ba      	ldr	r2, [r7, #8]
 80102a8:	4413      	add	r3, r2
 80102aa:	2200      	movs	r2, #0
 80102ac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80102ae:	7dfb      	ldrb	r3, [r7, #23]
 80102b0:	3301      	adds	r3, #1
 80102b2:	75fb      	strb	r3, [r7, #23]
 80102b4:	7dfa      	ldrb	r2, [r7, #23]
 80102b6:	79fb      	ldrb	r3, [r7, #7]
 80102b8:	429a      	cmp	r2, r3
 80102ba:	d3d3      	bcc.n	8010264 <IntToUnicode+0x18>
  }
}
 80102bc:	bf00      	nop
 80102be:	bf00      	nop
 80102c0:	371c      	adds	r7, #28
 80102c2:	46bd      	mov	sp, r7
 80102c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c8:	4770      	bx	lr
	...

080102cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b0ae      	sub	sp, #184	; 0xb8
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80102d4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80102d8:	2200      	movs	r2, #0
 80102da:	601a      	str	r2, [r3, #0]
 80102dc:	605a      	str	r2, [r3, #4]
 80102de:	609a      	str	r2, [r3, #8]
 80102e0:	60da      	str	r2, [r3, #12]
 80102e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80102e4:	f107 0314 	add.w	r3, r7, #20
 80102e8:	2290      	movs	r2, #144	; 0x90
 80102ea:	2100      	movs	r1, #0
 80102ec:	4618      	mov	r0, r3
 80102ee:	f000 fd8a 	bl	8010e06 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80102fa:	d151      	bne.n	80103a0 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80102fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010300:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8010302:	2300      	movs	r3, #0
 8010304:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010308:	f107 0314 	add.w	r3, r7, #20
 801030c:	4618      	mov	r0, r3
 801030e:	f7f5 ff4b 	bl	80061a8 <HAL_RCCEx_PeriphCLKConfig>
 8010312:	4603      	mov	r3, r0
 8010314:	2b00      	cmp	r3, #0
 8010316:	d001      	beq.n	801031c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8010318:	f7f1 f816 	bl	8001348 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801031c:	4b22      	ldr	r3, [pc, #136]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 801031e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010320:	4a21      	ldr	r2, [pc, #132]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 8010322:	f043 0301 	orr.w	r3, r3, #1
 8010326:	6313      	str	r3, [r2, #48]	; 0x30
 8010328:	4b1f      	ldr	r3, [pc, #124]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 801032a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801032c:	f003 0301 	and.w	r3, r3, #1
 8010330:	613b      	str	r3, [r7, #16]
 8010332:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010334:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010338:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801033c:	2302      	movs	r3, #2
 801033e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010342:	2300      	movs	r3, #0
 8010344:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010348:	2303      	movs	r3, #3
 801034a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801034e:	230a      	movs	r3, #10
 8010350:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010354:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8010358:	4619      	mov	r1, r3
 801035a:	4814      	ldr	r0, [pc, #80]	; (80103ac <HAL_PCD_MspInit+0xe0>)
 801035c:	f7f3 f818 	bl	8003390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010360:	4b11      	ldr	r3, [pc, #68]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 8010362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010364:	4a10      	ldr	r2, [pc, #64]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 8010366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801036a:	6353      	str	r3, [r2, #52]	; 0x34
 801036c:	4b0e      	ldr	r3, [pc, #56]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 801036e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010374:	60fb      	str	r3, [r7, #12]
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	4b0b      	ldr	r3, [pc, #44]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 801037a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801037c:	4a0a      	ldr	r2, [pc, #40]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 801037e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010382:	6453      	str	r3, [r2, #68]	; 0x44
 8010384:	4b08      	ldr	r3, [pc, #32]	; (80103a8 <HAL_PCD_MspInit+0xdc>)
 8010386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010388:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801038c:	60bb      	str	r3, [r7, #8]
 801038e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010390:	2200      	movs	r2, #0
 8010392:	2100      	movs	r1, #0
 8010394:	2043      	movs	r0, #67	; 0x43
 8010396:	f7f2 fc1e 	bl	8002bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801039a:	2043      	movs	r0, #67	; 0x43
 801039c:	f7f2 fc37 	bl	8002c0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80103a0:	bf00      	nop
 80103a2:	37b8      	adds	r7, #184	; 0xb8
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}
 80103a8:	40023800 	.word	0x40023800
 80103ac:	40020000 	.word	0x40020000

080103b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b082      	sub	sp, #8
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80103c4:	4619      	mov	r1, r3
 80103c6:	4610      	mov	r0, r2
 80103c8:	f7fb fa81 	bl	800b8ce <USBD_LL_SetupStage>
}
 80103cc:	bf00      	nop
 80103ce:	3708      	adds	r7, #8
 80103d0:	46bd      	mov	sp, r7
 80103d2:	bd80      	pop	{r7, pc}

080103d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103d4:	b580      	push	{r7, lr}
 80103d6:	b082      	sub	sp, #8
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
 80103dc:	460b      	mov	r3, r1
 80103de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 80103e6:	78fa      	ldrb	r2, [r7, #3]
 80103e8:	6879      	ldr	r1, [r7, #4]
 80103ea:	4613      	mov	r3, r2
 80103ec:	00db      	lsls	r3, r3, #3
 80103ee:	4413      	add	r3, r2
 80103f0:	009b      	lsls	r3, r3, #2
 80103f2:	440b      	add	r3, r1
 80103f4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80103f8:	681a      	ldr	r2, [r3, #0]
 80103fa:	78fb      	ldrb	r3, [r7, #3]
 80103fc:	4619      	mov	r1, r3
 80103fe:	f7fb fabb 	bl	800b978 <USBD_LL_DataOutStage>
}
 8010402:	bf00      	nop
 8010404:	3708      	adds	r7, #8
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}

0801040a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801040a:	b580      	push	{r7, lr}
 801040c:	b082      	sub	sp, #8
 801040e:	af00      	add	r7, sp, #0
 8010410:	6078      	str	r0, [r7, #4]
 8010412:	460b      	mov	r3, r1
 8010414:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 801041c:	78fa      	ldrb	r2, [r7, #3]
 801041e:	6879      	ldr	r1, [r7, #4]
 8010420:	4613      	mov	r3, r2
 8010422:	00db      	lsls	r3, r3, #3
 8010424:	4413      	add	r3, r2
 8010426:	009b      	lsls	r3, r3, #2
 8010428:	440b      	add	r3, r1
 801042a:	334c      	adds	r3, #76	; 0x4c
 801042c:	681a      	ldr	r2, [r3, #0]
 801042e:	78fb      	ldrb	r3, [r7, #3]
 8010430:	4619      	mov	r1, r3
 8010432:	f7fb fb54 	bl	800bade <USBD_LL_DataInStage>
}
 8010436:	bf00      	nop
 8010438:	3708      	adds	r7, #8
 801043a:	46bd      	mov	sp, r7
 801043c:	bd80      	pop	{r7, pc}

0801043e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801043e:	b580      	push	{r7, lr}
 8010440:	b082      	sub	sp, #8
 8010442:	af00      	add	r7, sp, #0
 8010444:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801044c:	4618      	mov	r0, r3
 801044e:	f7fb fc88 	bl	800bd62 <USBD_LL_SOF>
}
 8010452:	bf00      	nop
 8010454:	3708      	adds	r7, #8
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}

0801045a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801045a:	b580      	push	{r7, lr}
 801045c:	b084      	sub	sp, #16
 801045e:	af00      	add	r7, sp, #0
 8010460:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010462:	2301      	movs	r3, #1
 8010464:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	68db      	ldr	r3, [r3, #12]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d102      	bne.n	8010474 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801046e:	2300      	movs	r3, #0
 8010470:	73fb      	strb	r3, [r7, #15]
 8010472:	e008      	b.n	8010486 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	68db      	ldr	r3, [r3, #12]
 8010478:	2b02      	cmp	r3, #2
 801047a:	d102      	bne.n	8010482 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801047c:	2301      	movs	r3, #1
 801047e:	73fb      	strb	r3, [r7, #15]
 8010480:	e001      	b.n	8010486 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010482:	f7f0 ff61 	bl	8001348 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801048c:	7bfa      	ldrb	r2, [r7, #15]
 801048e:	4611      	mov	r1, r2
 8010490:	4618      	mov	r0, r3
 8010492:	f7fb fc28 	bl	800bce6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801049c:	4618      	mov	r0, r3
 801049e:	f7fb fbd0 	bl	800bc42 <USBD_LL_Reset>
}
 80104a2:	bf00      	nop
 80104a4:	3710      	adds	r7, #16
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}
	...

080104ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104ac:	b580      	push	{r7, lr}
 80104ae:	b082      	sub	sp, #8
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7fb fc23 	bl	800bd06 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	687a      	ldr	r2, [r7, #4]
 80104cc:	6812      	ldr	r2, [r2, #0]
 80104ce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80104d2:	f043 0301 	orr.w	r3, r3, #1
 80104d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	6a1b      	ldr	r3, [r3, #32]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d005      	beq.n	80104ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80104e0:	4b04      	ldr	r3, [pc, #16]	; (80104f4 <HAL_PCD_SuspendCallback+0x48>)
 80104e2:	691b      	ldr	r3, [r3, #16]
 80104e4:	4a03      	ldr	r2, [pc, #12]	; (80104f4 <HAL_PCD_SuspendCallback+0x48>)
 80104e6:	f043 0306 	orr.w	r3, r3, #6
 80104ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80104ec:	bf00      	nop
 80104ee:	3708      	adds	r7, #8
 80104f0:	46bd      	mov	sp, r7
 80104f2:	bd80      	pop	{r7, pc}
 80104f4:	e000ed00 	.word	0xe000ed00

080104f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b082      	sub	sp, #8
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010506:	4618      	mov	r0, r3
 8010508:	f7fb fc13 	bl	800bd32 <USBD_LL_Resume>
}
 801050c:	bf00      	nop
 801050e:	3708      	adds	r7, #8
 8010510:	46bd      	mov	sp, r7
 8010512:	bd80      	pop	{r7, pc}

08010514 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010514:	b580      	push	{r7, lr}
 8010516:	b082      	sub	sp, #8
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
 801051c:	460b      	mov	r3, r1
 801051e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010526:	78fa      	ldrb	r2, [r7, #3]
 8010528:	4611      	mov	r1, r2
 801052a:	4618      	mov	r0, r3
 801052c:	f7fb fc6b 	bl	800be06 <USBD_LL_IsoOUTIncomplete>
}
 8010530:	bf00      	nop
 8010532:	3708      	adds	r7, #8
 8010534:	46bd      	mov	sp, r7
 8010536:	bd80      	pop	{r7, pc}

08010538 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b082      	sub	sp, #8
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
 8010540:	460b      	mov	r3, r1
 8010542:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801054a:	78fa      	ldrb	r2, [r7, #3]
 801054c:	4611      	mov	r1, r2
 801054e:	4618      	mov	r0, r3
 8010550:	f7fb fc27 	bl	800bda2 <USBD_LL_IsoINIncomplete>
}
 8010554:	bf00      	nop
 8010556:	3708      	adds	r7, #8
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}

0801055c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b082      	sub	sp, #8
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801056a:	4618      	mov	r0, r3
 801056c:	f7fb fc7d 	bl	800be6a <USBD_LL_DevConnected>
}
 8010570:	bf00      	nop
 8010572:	3708      	adds	r7, #8
 8010574:	46bd      	mov	sp, r7
 8010576:	bd80      	pop	{r7, pc}

08010578 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b082      	sub	sp, #8
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010586:	4618      	mov	r0, r3
 8010588:	f7fb fc7a 	bl	800be80 <USBD_LL_DevDisconnected>
}
 801058c:	bf00      	nop
 801058e:	3708      	adds	r7, #8
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}

08010594 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b082      	sub	sp, #8
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	781b      	ldrb	r3, [r3, #0]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d13c      	bne.n	801061e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80105a4:	4a20      	ldr	r2, [pc, #128]	; (8010628 <USBD_LL_Init+0x94>)
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	4a1e      	ldr	r2, [pc, #120]	; (8010628 <USBD_LL_Init+0x94>)
 80105b0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80105b4:	4b1c      	ldr	r3, [pc, #112]	; (8010628 <USBD_LL_Init+0x94>)
 80105b6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80105ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80105bc:	4b1a      	ldr	r3, [pc, #104]	; (8010628 <USBD_LL_Init+0x94>)
 80105be:	2206      	movs	r2, #6
 80105c0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80105c2:	4b19      	ldr	r3, [pc, #100]	; (8010628 <USBD_LL_Init+0x94>)
 80105c4:	2202      	movs	r2, #2
 80105c6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80105c8:	4b17      	ldr	r3, [pc, #92]	; (8010628 <USBD_LL_Init+0x94>)
 80105ca:	2200      	movs	r2, #0
 80105cc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80105ce:	4b16      	ldr	r3, [pc, #88]	; (8010628 <USBD_LL_Init+0x94>)
 80105d0:	2202      	movs	r2, #2
 80105d2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80105d4:	4b14      	ldr	r3, [pc, #80]	; (8010628 <USBD_LL_Init+0x94>)
 80105d6:	2200      	movs	r2, #0
 80105d8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80105da:	4b13      	ldr	r3, [pc, #76]	; (8010628 <USBD_LL_Init+0x94>)
 80105dc:	2200      	movs	r2, #0
 80105de:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80105e0:	4b11      	ldr	r3, [pc, #68]	; (8010628 <USBD_LL_Init+0x94>)
 80105e2:	2200      	movs	r2, #0
 80105e4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80105e6:	4b10      	ldr	r3, [pc, #64]	; (8010628 <USBD_LL_Init+0x94>)
 80105e8:	2200      	movs	r2, #0
 80105ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80105ec:	4b0e      	ldr	r3, [pc, #56]	; (8010628 <USBD_LL_Init+0x94>)
 80105ee:	2200      	movs	r2, #0
 80105f0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80105f2:	480d      	ldr	r0, [pc, #52]	; (8010628 <USBD_LL_Init+0x94>)
 80105f4:	f7f3 fe4b 	bl	800428e <HAL_PCD_Init>
 80105f8:	4603      	mov	r3, r0
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d001      	beq.n	8010602 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80105fe:	f7f0 fea3 	bl	8001348 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010602:	2180      	movs	r1, #128	; 0x80
 8010604:	4808      	ldr	r0, [pc, #32]	; (8010628 <USBD_LL_Init+0x94>)
 8010606:	f7f5 f8c6 	bl	8005796 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801060a:	2240      	movs	r2, #64	; 0x40
 801060c:	2100      	movs	r1, #0
 801060e:	4806      	ldr	r0, [pc, #24]	; (8010628 <USBD_LL_Init+0x94>)
 8010610:	f7f5 f87a 	bl	8005708 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010614:	2280      	movs	r2, #128	; 0x80
 8010616:	2101      	movs	r1, #1
 8010618:	4803      	ldr	r0, [pc, #12]	; (8010628 <USBD_LL_Init+0x94>)
 801061a:	f7f5 f875 	bl	8005708 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801061e:	2300      	movs	r3, #0
}
 8010620:	4618      	mov	r0, r3
 8010622:	3708      	adds	r7, #8
 8010624:	46bd      	mov	sp, r7
 8010626:	bd80      	pop	{r7, pc}
 8010628:	2000409c 	.word	0x2000409c

0801062c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801062c:	b580      	push	{r7, lr}
 801062e:	b084      	sub	sp, #16
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010634:	2300      	movs	r3, #0
 8010636:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010638:	2300      	movs	r3, #0
 801063a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010642:	4618      	mov	r0, r3
 8010644:	f7f3 ff47 	bl	80044d6 <HAL_PCD_Start>
 8010648:	4603      	mov	r3, r0
 801064a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801064c:	7bfb      	ldrb	r3, [r7, #15]
 801064e:	4618      	mov	r0, r3
 8010650:	f000 f97e 	bl	8010950 <USBD_Get_USB_Status>
 8010654:	4603      	mov	r3, r0
 8010656:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010658:	7bbb      	ldrb	r3, [r7, #14]
}
 801065a:	4618      	mov	r0, r3
 801065c:	3710      	adds	r7, #16
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}

08010662 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010662:	b580      	push	{r7, lr}
 8010664:	b084      	sub	sp, #16
 8010666:	af00      	add	r7, sp, #0
 8010668:	6078      	str	r0, [r7, #4]
 801066a:	4608      	mov	r0, r1
 801066c:	4611      	mov	r1, r2
 801066e:	461a      	mov	r2, r3
 8010670:	4603      	mov	r3, r0
 8010672:	70fb      	strb	r3, [r7, #3]
 8010674:	460b      	mov	r3, r1
 8010676:	70bb      	strb	r3, [r7, #2]
 8010678:	4613      	mov	r3, r2
 801067a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801067c:	2300      	movs	r3, #0
 801067e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010680:	2300      	movs	r3, #0
 8010682:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801068a:	78bb      	ldrb	r3, [r7, #2]
 801068c:	883a      	ldrh	r2, [r7, #0]
 801068e:	78f9      	ldrb	r1, [r7, #3]
 8010690:	f7f4 fc34 	bl	8004efc <HAL_PCD_EP_Open>
 8010694:	4603      	mov	r3, r0
 8010696:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010698:	7bfb      	ldrb	r3, [r7, #15]
 801069a:	4618      	mov	r0, r3
 801069c:	f000 f958 	bl	8010950 <USBD_Get_USB_Status>
 80106a0:	4603      	mov	r3, r0
 80106a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3710      	adds	r7, #16
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}

080106ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106ae:	b580      	push	{r7, lr}
 80106b0:	b084      	sub	sp, #16
 80106b2:	af00      	add	r7, sp, #0
 80106b4:	6078      	str	r0, [r7, #4]
 80106b6:	460b      	mov	r3, r1
 80106b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106ba:	2300      	movs	r3, #0
 80106bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106be:	2300      	movs	r3, #0
 80106c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80106c8:	78fa      	ldrb	r2, [r7, #3]
 80106ca:	4611      	mov	r1, r2
 80106cc:	4618      	mov	r0, r3
 80106ce:	f7f4 fc7d 	bl	8004fcc <HAL_PCD_EP_Close>
 80106d2:	4603      	mov	r3, r0
 80106d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106d6:	7bfb      	ldrb	r3, [r7, #15]
 80106d8:	4618      	mov	r0, r3
 80106da:	f000 f939 	bl	8010950 <USBD_Get_USB_Status>
 80106de:	4603      	mov	r3, r0
 80106e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80106e4:	4618      	mov	r0, r3
 80106e6:	3710      	adds	r7, #16
 80106e8:	46bd      	mov	sp, r7
 80106ea:	bd80      	pop	{r7, pc}

080106ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b084      	sub	sp, #16
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
 80106f4:	460b      	mov	r3, r1
 80106f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106f8:	2300      	movs	r3, #0
 80106fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106fc:	2300      	movs	r3, #0
 80106fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010706:	78fa      	ldrb	r2, [r7, #3]
 8010708:	4611      	mov	r1, r2
 801070a:	4618      	mov	r0, r3
 801070c:	f7f4 fd55 	bl	80051ba <HAL_PCD_EP_SetStall>
 8010710:	4603      	mov	r3, r0
 8010712:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010714:	7bfb      	ldrb	r3, [r7, #15]
 8010716:	4618      	mov	r0, r3
 8010718:	f000 f91a 	bl	8010950 <USBD_Get_USB_Status>
 801071c:	4603      	mov	r3, r0
 801071e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010720:	7bbb      	ldrb	r3, [r7, #14]
}
 8010722:	4618      	mov	r0, r3
 8010724:	3710      	adds	r7, #16
 8010726:	46bd      	mov	sp, r7
 8010728:	bd80      	pop	{r7, pc}

0801072a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801072a:	b580      	push	{r7, lr}
 801072c:	b084      	sub	sp, #16
 801072e:	af00      	add	r7, sp, #0
 8010730:	6078      	str	r0, [r7, #4]
 8010732:	460b      	mov	r3, r1
 8010734:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010736:	2300      	movs	r3, #0
 8010738:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801073a:	2300      	movs	r3, #0
 801073c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010744:	78fa      	ldrb	r2, [r7, #3]
 8010746:	4611      	mov	r1, r2
 8010748:	4618      	mov	r0, r3
 801074a:	f7f4 fd9a 	bl	8005282 <HAL_PCD_EP_ClrStall>
 801074e:	4603      	mov	r3, r0
 8010750:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010752:	7bfb      	ldrb	r3, [r7, #15]
 8010754:	4618      	mov	r0, r3
 8010756:	f000 f8fb 	bl	8010950 <USBD_Get_USB_Status>
 801075a:	4603      	mov	r3, r0
 801075c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801075e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010760:	4618      	mov	r0, r3
 8010762:	3710      	adds	r7, #16
 8010764:	46bd      	mov	sp, r7
 8010766:	bd80      	pop	{r7, pc}

08010768 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010768:	b480      	push	{r7}
 801076a:	b085      	sub	sp, #20
 801076c:	af00      	add	r7, sp, #0
 801076e:	6078      	str	r0, [r7, #4]
 8010770:	460b      	mov	r3, r1
 8010772:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801077a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801077c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010780:	2b00      	cmp	r3, #0
 8010782:	da0b      	bge.n	801079c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010784:	78fb      	ldrb	r3, [r7, #3]
 8010786:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801078a:	68f9      	ldr	r1, [r7, #12]
 801078c:	4613      	mov	r3, r2
 801078e:	00db      	lsls	r3, r3, #3
 8010790:	4413      	add	r3, r2
 8010792:	009b      	lsls	r3, r3, #2
 8010794:	440b      	add	r3, r1
 8010796:	333e      	adds	r3, #62	; 0x3e
 8010798:	781b      	ldrb	r3, [r3, #0]
 801079a:	e00b      	b.n	80107b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801079c:	78fb      	ldrb	r3, [r7, #3]
 801079e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80107a2:	68f9      	ldr	r1, [r7, #12]
 80107a4:	4613      	mov	r3, r2
 80107a6:	00db      	lsls	r3, r3, #3
 80107a8:	4413      	add	r3, r2
 80107aa:	009b      	lsls	r3, r3, #2
 80107ac:	440b      	add	r3, r1
 80107ae:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80107b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	3714      	adds	r7, #20
 80107b8:	46bd      	mov	sp, r7
 80107ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107be:	4770      	bx	lr

080107c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80107c0:	b580      	push	{r7, lr}
 80107c2:	b084      	sub	sp, #16
 80107c4:	af00      	add	r7, sp, #0
 80107c6:	6078      	str	r0, [r7, #4]
 80107c8:	460b      	mov	r3, r1
 80107ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107cc:	2300      	movs	r3, #0
 80107ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107d0:	2300      	movs	r3, #0
 80107d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80107da:	78fa      	ldrb	r2, [r7, #3]
 80107dc:	4611      	mov	r1, r2
 80107de:	4618      	mov	r0, r3
 80107e0:	f7f4 fb67 	bl	8004eb2 <HAL_PCD_SetAddress>
 80107e4:	4603      	mov	r3, r0
 80107e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107e8:	7bfb      	ldrb	r3, [r7, #15]
 80107ea:	4618      	mov	r0, r3
 80107ec:	f000 f8b0 	bl	8010950 <USBD_Get_USB_Status>
 80107f0:	4603      	mov	r3, r0
 80107f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3710      	adds	r7, #16
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}

080107fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80107fe:	b580      	push	{r7, lr}
 8010800:	b086      	sub	sp, #24
 8010802:	af00      	add	r7, sp, #0
 8010804:	60f8      	str	r0, [r7, #12]
 8010806:	607a      	str	r2, [r7, #4]
 8010808:	603b      	str	r3, [r7, #0]
 801080a:	460b      	mov	r3, r1
 801080c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801080e:	2300      	movs	r3, #0
 8010810:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010812:	2300      	movs	r3, #0
 8010814:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801081c:	7af9      	ldrb	r1, [r7, #11]
 801081e:	683b      	ldr	r3, [r7, #0]
 8010820:	687a      	ldr	r2, [r7, #4]
 8010822:	f7f4 fc80 	bl	8005126 <HAL_PCD_EP_Transmit>
 8010826:	4603      	mov	r3, r0
 8010828:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801082a:	7dfb      	ldrb	r3, [r7, #23]
 801082c:	4618      	mov	r0, r3
 801082e:	f000 f88f 	bl	8010950 <USBD_Get_USB_Status>
 8010832:	4603      	mov	r3, r0
 8010834:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010836:	7dbb      	ldrb	r3, [r7, #22]
}
 8010838:	4618      	mov	r0, r3
 801083a:	3718      	adds	r7, #24
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}

08010840 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010840:	b580      	push	{r7, lr}
 8010842:	b086      	sub	sp, #24
 8010844:	af00      	add	r7, sp, #0
 8010846:	60f8      	str	r0, [r7, #12]
 8010848:	607a      	str	r2, [r7, #4]
 801084a:	603b      	str	r3, [r7, #0]
 801084c:	460b      	mov	r3, r1
 801084e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010850:	2300      	movs	r3, #0
 8010852:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010854:	2300      	movs	r3, #0
 8010856:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801085e:	7af9      	ldrb	r1, [r7, #11]
 8010860:	683b      	ldr	r3, [r7, #0]
 8010862:	687a      	ldr	r2, [r7, #4]
 8010864:	f7f4 fbfc 	bl	8005060 <HAL_PCD_EP_Receive>
 8010868:	4603      	mov	r3, r0
 801086a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801086c:	7dfb      	ldrb	r3, [r7, #23]
 801086e:	4618      	mov	r0, r3
 8010870:	f000 f86e 	bl	8010950 <USBD_Get_USB_Status>
 8010874:	4603      	mov	r3, r0
 8010876:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010878:	7dbb      	ldrb	r3, [r7, #22]
}
 801087a:	4618      	mov	r0, r3
 801087c:	3718      	adds	r7, #24
 801087e:	46bd      	mov	sp, r7
 8010880:	bd80      	pop	{r7, pc}

08010882 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010882:	b580      	push	{r7, lr}
 8010884:	b082      	sub	sp, #8
 8010886:	af00      	add	r7, sp, #0
 8010888:	6078      	str	r0, [r7, #4]
 801088a:	460b      	mov	r3, r1
 801088c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010894:	78fa      	ldrb	r2, [r7, #3]
 8010896:	4611      	mov	r1, r2
 8010898:	4618      	mov	r0, r3
 801089a:	f7f4 fc2c 	bl	80050f6 <HAL_PCD_EP_GetRxCount>
 801089e:	4603      	mov	r3, r0
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	3708      	adds	r7, #8
 80108a4:	46bd      	mov	sp, r7
 80108a6:	bd80      	pop	{r7, pc}

080108a8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b082      	sub	sp, #8
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
 80108b0:	460b      	mov	r3, r1
 80108b2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80108b4:	78fb      	ldrb	r3, [r7, #3]
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d002      	beq.n	80108c0 <HAL_PCDEx_LPM_Callback+0x18>
 80108ba:	2b01      	cmp	r3, #1
 80108bc:	d01f      	beq.n	80108fe <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80108be:	e03b      	b.n	8010938 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	6a1b      	ldr	r3, [r3, #32]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d007      	beq.n	80108d8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80108c8:	f000 f83c 	bl	8010944 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108cc:	4b1c      	ldr	r3, [pc, #112]	; (8010940 <HAL_PCDEx_LPM_Callback+0x98>)
 80108ce:	691b      	ldr	r3, [r3, #16]
 80108d0:	4a1b      	ldr	r2, [pc, #108]	; (8010940 <HAL_PCDEx_LPM_Callback+0x98>)
 80108d2:	f023 0306 	bic.w	r3, r3, #6
 80108d6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	687a      	ldr	r2, [r7, #4]
 80108e4:	6812      	ldr	r2, [r2, #0]
 80108e6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80108ea:	f023 0301 	bic.w	r3, r3, #1
 80108ee:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80108f6:	4618      	mov	r0, r3
 80108f8:	f7fb fa1b 	bl	800bd32 <USBD_LL_Resume>
    break;
 80108fc:	e01c      	b.n	8010938 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	687a      	ldr	r2, [r7, #4]
 801090a:	6812      	ldr	r2, [r2, #0]
 801090c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010910:	f043 0301 	orr.w	r3, r3, #1
 8010914:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801091c:	4618      	mov	r0, r3
 801091e:	f7fb f9f2 	bl	800bd06 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	6a1b      	ldr	r3, [r3, #32]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d005      	beq.n	8010936 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801092a:	4b05      	ldr	r3, [pc, #20]	; (8010940 <HAL_PCDEx_LPM_Callback+0x98>)
 801092c:	691b      	ldr	r3, [r3, #16]
 801092e:	4a04      	ldr	r2, [pc, #16]	; (8010940 <HAL_PCDEx_LPM_Callback+0x98>)
 8010930:	f043 0306 	orr.w	r3, r3, #6
 8010934:	6113      	str	r3, [r2, #16]
    break;
 8010936:	bf00      	nop
}
 8010938:	bf00      	nop
 801093a:	3708      	adds	r7, #8
 801093c:	46bd      	mov	sp, r7
 801093e:	bd80      	pop	{r7, pc}
 8010940:	e000ed00 	.word	0xe000ed00

08010944 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010944:	b580      	push	{r7, lr}
 8010946:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010948:	f7f0 f842 	bl	80009d0 <SystemClock_Config>
}
 801094c:	bf00      	nop
 801094e:	bd80      	pop	{r7, pc}

08010950 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010950:	b480      	push	{r7}
 8010952:	b085      	sub	sp, #20
 8010954:	af00      	add	r7, sp, #0
 8010956:	4603      	mov	r3, r0
 8010958:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801095a:	2300      	movs	r3, #0
 801095c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801095e:	79fb      	ldrb	r3, [r7, #7]
 8010960:	2b03      	cmp	r3, #3
 8010962:	d817      	bhi.n	8010994 <USBD_Get_USB_Status+0x44>
 8010964:	a201      	add	r2, pc, #4	; (adr r2, 801096c <USBD_Get_USB_Status+0x1c>)
 8010966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801096a:	bf00      	nop
 801096c:	0801097d 	.word	0x0801097d
 8010970:	08010983 	.word	0x08010983
 8010974:	08010989 	.word	0x08010989
 8010978:	0801098f 	.word	0x0801098f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801097c:	2300      	movs	r3, #0
 801097e:	73fb      	strb	r3, [r7, #15]
    break;
 8010980:	e00b      	b.n	801099a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010982:	2303      	movs	r3, #3
 8010984:	73fb      	strb	r3, [r7, #15]
    break;
 8010986:	e008      	b.n	801099a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010988:	2301      	movs	r3, #1
 801098a:	73fb      	strb	r3, [r7, #15]
    break;
 801098c:	e005      	b.n	801099a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801098e:	2303      	movs	r3, #3
 8010990:	73fb      	strb	r3, [r7, #15]
    break;
 8010992:	e002      	b.n	801099a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010994:	2303      	movs	r3, #3
 8010996:	73fb      	strb	r3, [r7, #15]
    break;
 8010998:	bf00      	nop
  }
  return usb_status;
 801099a:	7bfb      	ldrb	r3, [r7, #15]
}
 801099c:	4618      	mov	r0, r3
 801099e:	3714      	adds	r7, #20
 80109a0:	46bd      	mov	sp, r7
 80109a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a6:	4770      	bx	lr

080109a8 <malloc>:
 80109a8:	4b02      	ldr	r3, [pc, #8]	; (80109b4 <malloc+0xc>)
 80109aa:	4601      	mov	r1, r0
 80109ac:	6818      	ldr	r0, [r3, #0]
 80109ae:	f000 b82b 	b.w	8010a08 <_malloc_r>
 80109b2:	bf00      	nop
 80109b4:	20000168 	.word	0x20000168

080109b8 <free>:
 80109b8:	4b02      	ldr	r3, [pc, #8]	; (80109c4 <free+0xc>)
 80109ba:	4601      	mov	r1, r0
 80109bc:	6818      	ldr	r0, [r3, #0]
 80109be:	f000 ba69 	b.w	8010e94 <_free_r>
 80109c2:	bf00      	nop
 80109c4:	20000168 	.word	0x20000168

080109c8 <sbrk_aligned>:
 80109c8:	b570      	push	{r4, r5, r6, lr}
 80109ca:	4e0e      	ldr	r6, [pc, #56]	; (8010a04 <sbrk_aligned+0x3c>)
 80109cc:	460c      	mov	r4, r1
 80109ce:	6831      	ldr	r1, [r6, #0]
 80109d0:	4605      	mov	r5, r0
 80109d2:	b911      	cbnz	r1, 80109da <sbrk_aligned+0x12>
 80109d4:	f000 fa20 	bl	8010e18 <_sbrk_r>
 80109d8:	6030      	str	r0, [r6, #0]
 80109da:	4621      	mov	r1, r4
 80109dc:	4628      	mov	r0, r5
 80109de:	f000 fa1b 	bl	8010e18 <_sbrk_r>
 80109e2:	1c43      	adds	r3, r0, #1
 80109e4:	d00a      	beq.n	80109fc <sbrk_aligned+0x34>
 80109e6:	1cc4      	adds	r4, r0, #3
 80109e8:	f024 0403 	bic.w	r4, r4, #3
 80109ec:	42a0      	cmp	r0, r4
 80109ee:	d007      	beq.n	8010a00 <sbrk_aligned+0x38>
 80109f0:	1a21      	subs	r1, r4, r0
 80109f2:	4628      	mov	r0, r5
 80109f4:	f000 fa10 	bl	8010e18 <_sbrk_r>
 80109f8:	3001      	adds	r0, #1
 80109fa:	d101      	bne.n	8010a00 <sbrk_aligned+0x38>
 80109fc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8010a00:	4620      	mov	r0, r4
 8010a02:	bd70      	pop	{r4, r5, r6, pc}
 8010a04:	200045a8 	.word	0x200045a8

08010a08 <_malloc_r>:
 8010a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a0c:	1ccd      	adds	r5, r1, #3
 8010a0e:	f025 0503 	bic.w	r5, r5, #3
 8010a12:	3508      	adds	r5, #8
 8010a14:	2d0c      	cmp	r5, #12
 8010a16:	bf38      	it	cc
 8010a18:	250c      	movcc	r5, #12
 8010a1a:	2d00      	cmp	r5, #0
 8010a1c:	4607      	mov	r7, r0
 8010a1e:	db01      	blt.n	8010a24 <_malloc_r+0x1c>
 8010a20:	42a9      	cmp	r1, r5
 8010a22:	d905      	bls.n	8010a30 <_malloc_r+0x28>
 8010a24:	230c      	movs	r3, #12
 8010a26:	603b      	str	r3, [r7, #0]
 8010a28:	2600      	movs	r6, #0
 8010a2a:	4630      	mov	r0, r6
 8010a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8010b04 <_malloc_r+0xfc>
 8010a34:	f000 f89c 	bl	8010b70 <__malloc_lock>
 8010a38:	f8d8 3000 	ldr.w	r3, [r8]
 8010a3c:	461c      	mov	r4, r3
 8010a3e:	bb5c      	cbnz	r4, 8010a98 <_malloc_r+0x90>
 8010a40:	4629      	mov	r1, r5
 8010a42:	4638      	mov	r0, r7
 8010a44:	f7ff ffc0 	bl	80109c8 <sbrk_aligned>
 8010a48:	1c43      	adds	r3, r0, #1
 8010a4a:	4604      	mov	r4, r0
 8010a4c:	d155      	bne.n	8010afa <_malloc_r+0xf2>
 8010a4e:	f8d8 4000 	ldr.w	r4, [r8]
 8010a52:	4626      	mov	r6, r4
 8010a54:	2e00      	cmp	r6, #0
 8010a56:	d145      	bne.n	8010ae4 <_malloc_r+0xdc>
 8010a58:	2c00      	cmp	r4, #0
 8010a5a:	d048      	beq.n	8010aee <_malloc_r+0xe6>
 8010a5c:	6823      	ldr	r3, [r4, #0]
 8010a5e:	4631      	mov	r1, r6
 8010a60:	4638      	mov	r0, r7
 8010a62:	eb04 0903 	add.w	r9, r4, r3
 8010a66:	f000 f9d7 	bl	8010e18 <_sbrk_r>
 8010a6a:	4581      	cmp	r9, r0
 8010a6c:	d13f      	bne.n	8010aee <_malloc_r+0xe6>
 8010a6e:	6821      	ldr	r1, [r4, #0]
 8010a70:	1a6d      	subs	r5, r5, r1
 8010a72:	4629      	mov	r1, r5
 8010a74:	4638      	mov	r0, r7
 8010a76:	f7ff ffa7 	bl	80109c8 <sbrk_aligned>
 8010a7a:	3001      	adds	r0, #1
 8010a7c:	d037      	beq.n	8010aee <_malloc_r+0xe6>
 8010a7e:	6823      	ldr	r3, [r4, #0]
 8010a80:	442b      	add	r3, r5
 8010a82:	6023      	str	r3, [r4, #0]
 8010a84:	f8d8 3000 	ldr.w	r3, [r8]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d038      	beq.n	8010afe <_malloc_r+0xf6>
 8010a8c:	685a      	ldr	r2, [r3, #4]
 8010a8e:	42a2      	cmp	r2, r4
 8010a90:	d12b      	bne.n	8010aea <_malloc_r+0xe2>
 8010a92:	2200      	movs	r2, #0
 8010a94:	605a      	str	r2, [r3, #4]
 8010a96:	e00f      	b.n	8010ab8 <_malloc_r+0xb0>
 8010a98:	6822      	ldr	r2, [r4, #0]
 8010a9a:	1b52      	subs	r2, r2, r5
 8010a9c:	d41f      	bmi.n	8010ade <_malloc_r+0xd6>
 8010a9e:	2a0b      	cmp	r2, #11
 8010aa0:	d917      	bls.n	8010ad2 <_malloc_r+0xca>
 8010aa2:	1961      	adds	r1, r4, r5
 8010aa4:	42a3      	cmp	r3, r4
 8010aa6:	6025      	str	r5, [r4, #0]
 8010aa8:	bf18      	it	ne
 8010aaa:	6059      	strne	r1, [r3, #4]
 8010aac:	6863      	ldr	r3, [r4, #4]
 8010aae:	bf08      	it	eq
 8010ab0:	f8c8 1000 	streq.w	r1, [r8]
 8010ab4:	5162      	str	r2, [r4, r5]
 8010ab6:	604b      	str	r3, [r1, #4]
 8010ab8:	4638      	mov	r0, r7
 8010aba:	f104 060b 	add.w	r6, r4, #11
 8010abe:	f000 f85d 	bl	8010b7c <__malloc_unlock>
 8010ac2:	f026 0607 	bic.w	r6, r6, #7
 8010ac6:	1d23      	adds	r3, r4, #4
 8010ac8:	1af2      	subs	r2, r6, r3
 8010aca:	d0ae      	beq.n	8010a2a <_malloc_r+0x22>
 8010acc:	1b9b      	subs	r3, r3, r6
 8010ace:	50a3      	str	r3, [r4, r2]
 8010ad0:	e7ab      	b.n	8010a2a <_malloc_r+0x22>
 8010ad2:	42a3      	cmp	r3, r4
 8010ad4:	6862      	ldr	r2, [r4, #4]
 8010ad6:	d1dd      	bne.n	8010a94 <_malloc_r+0x8c>
 8010ad8:	f8c8 2000 	str.w	r2, [r8]
 8010adc:	e7ec      	b.n	8010ab8 <_malloc_r+0xb0>
 8010ade:	4623      	mov	r3, r4
 8010ae0:	6864      	ldr	r4, [r4, #4]
 8010ae2:	e7ac      	b.n	8010a3e <_malloc_r+0x36>
 8010ae4:	4634      	mov	r4, r6
 8010ae6:	6876      	ldr	r6, [r6, #4]
 8010ae8:	e7b4      	b.n	8010a54 <_malloc_r+0x4c>
 8010aea:	4613      	mov	r3, r2
 8010aec:	e7cc      	b.n	8010a88 <_malloc_r+0x80>
 8010aee:	230c      	movs	r3, #12
 8010af0:	603b      	str	r3, [r7, #0]
 8010af2:	4638      	mov	r0, r7
 8010af4:	f000 f842 	bl	8010b7c <__malloc_unlock>
 8010af8:	e797      	b.n	8010a2a <_malloc_r+0x22>
 8010afa:	6025      	str	r5, [r4, #0]
 8010afc:	e7dc      	b.n	8010ab8 <_malloc_r+0xb0>
 8010afe:	605b      	str	r3, [r3, #4]
 8010b00:	deff      	udf	#255	; 0xff
 8010b02:	bf00      	nop
 8010b04:	200045a4 	.word	0x200045a4

08010b08 <sniprintf>:
 8010b08:	b40c      	push	{r2, r3}
 8010b0a:	b530      	push	{r4, r5, lr}
 8010b0c:	4b17      	ldr	r3, [pc, #92]	; (8010b6c <sniprintf+0x64>)
 8010b0e:	1e0c      	subs	r4, r1, #0
 8010b10:	681d      	ldr	r5, [r3, #0]
 8010b12:	b09d      	sub	sp, #116	; 0x74
 8010b14:	da08      	bge.n	8010b28 <sniprintf+0x20>
 8010b16:	238b      	movs	r3, #139	; 0x8b
 8010b18:	602b      	str	r3, [r5, #0]
 8010b1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010b1e:	b01d      	add	sp, #116	; 0x74
 8010b20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010b24:	b002      	add	sp, #8
 8010b26:	4770      	bx	lr
 8010b28:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010b2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010b30:	bf14      	ite	ne
 8010b32:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8010b36:	4623      	moveq	r3, r4
 8010b38:	9304      	str	r3, [sp, #16]
 8010b3a:	9307      	str	r3, [sp, #28]
 8010b3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010b40:	9002      	str	r0, [sp, #8]
 8010b42:	9006      	str	r0, [sp, #24]
 8010b44:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010b48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010b4a:	ab21      	add	r3, sp, #132	; 0x84
 8010b4c:	a902      	add	r1, sp, #8
 8010b4e:	4628      	mov	r0, r5
 8010b50:	9301      	str	r3, [sp, #4]
 8010b52:	f000 fa45 	bl	8010fe0 <_svfiprintf_r>
 8010b56:	1c43      	adds	r3, r0, #1
 8010b58:	bfbc      	itt	lt
 8010b5a:	238b      	movlt	r3, #139	; 0x8b
 8010b5c:	602b      	strlt	r3, [r5, #0]
 8010b5e:	2c00      	cmp	r4, #0
 8010b60:	d0dd      	beq.n	8010b1e <sniprintf+0x16>
 8010b62:	9b02      	ldr	r3, [sp, #8]
 8010b64:	2200      	movs	r2, #0
 8010b66:	701a      	strb	r2, [r3, #0]
 8010b68:	e7d9      	b.n	8010b1e <sniprintf+0x16>
 8010b6a:	bf00      	nop
 8010b6c:	20000168 	.word	0x20000168

08010b70 <__malloc_lock>:
 8010b70:	4801      	ldr	r0, [pc, #4]	; (8010b78 <__malloc_lock+0x8>)
 8010b72:	f000 b98c 	b.w	8010e8e <__retarget_lock_acquire_recursive>
 8010b76:	bf00      	nop
 8010b78:	200046e8 	.word	0x200046e8

08010b7c <__malloc_unlock>:
 8010b7c:	4801      	ldr	r0, [pc, #4]	; (8010b84 <__malloc_unlock+0x8>)
 8010b7e:	f000 b987 	b.w	8010e90 <__retarget_lock_release_recursive>
 8010b82:	bf00      	nop
 8010b84:	200046e8 	.word	0x200046e8

08010b88 <std>:
 8010b88:	2300      	movs	r3, #0
 8010b8a:	b510      	push	{r4, lr}
 8010b8c:	4604      	mov	r4, r0
 8010b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8010b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010b96:	6083      	str	r3, [r0, #8]
 8010b98:	8181      	strh	r1, [r0, #12]
 8010b9a:	6643      	str	r3, [r0, #100]	; 0x64
 8010b9c:	81c2      	strh	r2, [r0, #14]
 8010b9e:	6183      	str	r3, [r0, #24]
 8010ba0:	4619      	mov	r1, r3
 8010ba2:	2208      	movs	r2, #8
 8010ba4:	305c      	adds	r0, #92	; 0x5c
 8010ba6:	f000 f92e 	bl	8010e06 <memset>
 8010baa:	4b0d      	ldr	r3, [pc, #52]	; (8010be0 <std+0x58>)
 8010bac:	6263      	str	r3, [r4, #36]	; 0x24
 8010bae:	4b0d      	ldr	r3, [pc, #52]	; (8010be4 <std+0x5c>)
 8010bb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8010bb2:	4b0d      	ldr	r3, [pc, #52]	; (8010be8 <std+0x60>)
 8010bb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010bb6:	4b0d      	ldr	r3, [pc, #52]	; (8010bec <std+0x64>)
 8010bb8:	6323      	str	r3, [r4, #48]	; 0x30
 8010bba:	4b0d      	ldr	r3, [pc, #52]	; (8010bf0 <std+0x68>)
 8010bbc:	6224      	str	r4, [r4, #32]
 8010bbe:	429c      	cmp	r4, r3
 8010bc0:	d006      	beq.n	8010bd0 <std+0x48>
 8010bc2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8010bc6:	4294      	cmp	r4, r2
 8010bc8:	d002      	beq.n	8010bd0 <std+0x48>
 8010bca:	33d0      	adds	r3, #208	; 0xd0
 8010bcc:	429c      	cmp	r4, r3
 8010bce:	d105      	bne.n	8010bdc <std+0x54>
 8010bd0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bd8:	f000 b958 	b.w	8010e8c <__retarget_lock_init_recursive>
 8010bdc:	bd10      	pop	{r4, pc}
 8010bde:	bf00      	nop
 8010be0:	080118e1 	.word	0x080118e1
 8010be4:	08011903 	.word	0x08011903
 8010be8:	0801193b 	.word	0x0801193b
 8010bec:	0801195f 	.word	0x0801195f
 8010bf0:	200045ac 	.word	0x200045ac

08010bf4 <stdio_exit_handler>:
 8010bf4:	4a02      	ldr	r2, [pc, #8]	; (8010c00 <stdio_exit_handler+0xc>)
 8010bf6:	4903      	ldr	r1, [pc, #12]	; (8010c04 <stdio_exit_handler+0x10>)
 8010bf8:	4803      	ldr	r0, [pc, #12]	; (8010c08 <stdio_exit_handler+0x14>)
 8010bfa:	f000 b869 	b.w	8010cd0 <_fwalk_sglue>
 8010bfe:	bf00      	nop
 8010c00:	20000110 	.word	0x20000110
 8010c04:	08011891 	.word	0x08011891
 8010c08:	2000011c 	.word	0x2000011c

08010c0c <cleanup_stdio>:
 8010c0c:	6841      	ldr	r1, [r0, #4]
 8010c0e:	4b0c      	ldr	r3, [pc, #48]	; (8010c40 <cleanup_stdio+0x34>)
 8010c10:	4299      	cmp	r1, r3
 8010c12:	b510      	push	{r4, lr}
 8010c14:	4604      	mov	r4, r0
 8010c16:	d001      	beq.n	8010c1c <cleanup_stdio+0x10>
 8010c18:	f000 fe3a 	bl	8011890 <_fflush_r>
 8010c1c:	68a1      	ldr	r1, [r4, #8]
 8010c1e:	4b09      	ldr	r3, [pc, #36]	; (8010c44 <cleanup_stdio+0x38>)
 8010c20:	4299      	cmp	r1, r3
 8010c22:	d002      	beq.n	8010c2a <cleanup_stdio+0x1e>
 8010c24:	4620      	mov	r0, r4
 8010c26:	f000 fe33 	bl	8011890 <_fflush_r>
 8010c2a:	68e1      	ldr	r1, [r4, #12]
 8010c2c:	4b06      	ldr	r3, [pc, #24]	; (8010c48 <cleanup_stdio+0x3c>)
 8010c2e:	4299      	cmp	r1, r3
 8010c30:	d004      	beq.n	8010c3c <cleanup_stdio+0x30>
 8010c32:	4620      	mov	r0, r4
 8010c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c38:	f000 be2a 	b.w	8011890 <_fflush_r>
 8010c3c:	bd10      	pop	{r4, pc}
 8010c3e:	bf00      	nop
 8010c40:	200045ac 	.word	0x200045ac
 8010c44:	20004614 	.word	0x20004614
 8010c48:	2000467c 	.word	0x2000467c

08010c4c <global_stdio_init.part.0>:
 8010c4c:	b510      	push	{r4, lr}
 8010c4e:	4b0b      	ldr	r3, [pc, #44]	; (8010c7c <global_stdio_init.part.0+0x30>)
 8010c50:	4c0b      	ldr	r4, [pc, #44]	; (8010c80 <global_stdio_init.part.0+0x34>)
 8010c52:	4a0c      	ldr	r2, [pc, #48]	; (8010c84 <global_stdio_init.part.0+0x38>)
 8010c54:	601a      	str	r2, [r3, #0]
 8010c56:	4620      	mov	r0, r4
 8010c58:	2200      	movs	r2, #0
 8010c5a:	2104      	movs	r1, #4
 8010c5c:	f7ff ff94 	bl	8010b88 <std>
 8010c60:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8010c64:	2201      	movs	r2, #1
 8010c66:	2109      	movs	r1, #9
 8010c68:	f7ff ff8e 	bl	8010b88 <std>
 8010c6c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8010c70:	2202      	movs	r2, #2
 8010c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c76:	2112      	movs	r1, #18
 8010c78:	f7ff bf86 	b.w	8010b88 <std>
 8010c7c:	200046e4 	.word	0x200046e4
 8010c80:	200045ac 	.word	0x200045ac
 8010c84:	08010bf5 	.word	0x08010bf5

08010c88 <__sfp_lock_acquire>:
 8010c88:	4801      	ldr	r0, [pc, #4]	; (8010c90 <__sfp_lock_acquire+0x8>)
 8010c8a:	f000 b900 	b.w	8010e8e <__retarget_lock_acquire_recursive>
 8010c8e:	bf00      	nop
 8010c90:	200046e9 	.word	0x200046e9

08010c94 <__sfp_lock_release>:
 8010c94:	4801      	ldr	r0, [pc, #4]	; (8010c9c <__sfp_lock_release+0x8>)
 8010c96:	f000 b8fb 	b.w	8010e90 <__retarget_lock_release_recursive>
 8010c9a:	bf00      	nop
 8010c9c:	200046e9 	.word	0x200046e9

08010ca0 <__sinit>:
 8010ca0:	b510      	push	{r4, lr}
 8010ca2:	4604      	mov	r4, r0
 8010ca4:	f7ff fff0 	bl	8010c88 <__sfp_lock_acquire>
 8010ca8:	6a23      	ldr	r3, [r4, #32]
 8010caa:	b11b      	cbz	r3, 8010cb4 <__sinit+0x14>
 8010cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010cb0:	f7ff bff0 	b.w	8010c94 <__sfp_lock_release>
 8010cb4:	4b04      	ldr	r3, [pc, #16]	; (8010cc8 <__sinit+0x28>)
 8010cb6:	6223      	str	r3, [r4, #32]
 8010cb8:	4b04      	ldr	r3, [pc, #16]	; (8010ccc <__sinit+0x2c>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d1f5      	bne.n	8010cac <__sinit+0xc>
 8010cc0:	f7ff ffc4 	bl	8010c4c <global_stdio_init.part.0>
 8010cc4:	e7f2      	b.n	8010cac <__sinit+0xc>
 8010cc6:	bf00      	nop
 8010cc8:	08010c0d 	.word	0x08010c0d
 8010ccc:	200046e4 	.word	0x200046e4

08010cd0 <_fwalk_sglue>:
 8010cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010cd4:	4607      	mov	r7, r0
 8010cd6:	4688      	mov	r8, r1
 8010cd8:	4614      	mov	r4, r2
 8010cda:	2600      	movs	r6, #0
 8010cdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010ce0:	f1b9 0901 	subs.w	r9, r9, #1
 8010ce4:	d505      	bpl.n	8010cf2 <_fwalk_sglue+0x22>
 8010ce6:	6824      	ldr	r4, [r4, #0]
 8010ce8:	2c00      	cmp	r4, #0
 8010cea:	d1f7      	bne.n	8010cdc <_fwalk_sglue+0xc>
 8010cec:	4630      	mov	r0, r6
 8010cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cf2:	89ab      	ldrh	r3, [r5, #12]
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d907      	bls.n	8010d08 <_fwalk_sglue+0x38>
 8010cf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010cfc:	3301      	adds	r3, #1
 8010cfe:	d003      	beq.n	8010d08 <_fwalk_sglue+0x38>
 8010d00:	4629      	mov	r1, r5
 8010d02:	4638      	mov	r0, r7
 8010d04:	47c0      	blx	r8
 8010d06:	4306      	orrs	r6, r0
 8010d08:	3568      	adds	r5, #104	; 0x68
 8010d0a:	e7e9      	b.n	8010ce0 <_fwalk_sglue+0x10>

08010d0c <iprintf>:
 8010d0c:	b40f      	push	{r0, r1, r2, r3}
 8010d0e:	b507      	push	{r0, r1, r2, lr}
 8010d10:	4906      	ldr	r1, [pc, #24]	; (8010d2c <iprintf+0x20>)
 8010d12:	ab04      	add	r3, sp, #16
 8010d14:	6808      	ldr	r0, [r1, #0]
 8010d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d1a:	6881      	ldr	r1, [r0, #8]
 8010d1c:	9301      	str	r3, [sp, #4]
 8010d1e:	f000 fa87 	bl	8011230 <_vfiprintf_r>
 8010d22:	b003      	add	sp, #12
 8010d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d28:	b004      	add	sp, #16
 8010d2a:	4770      	bx	lr
 8010d2c:	20000168 	.word	0x20000168

08010d30 <_puts_r>:
 8010d30:	6a03      	ldr	r3, [r0, #32]
 8010d32:	b570      	push	{r4, r5, r6, lr}
 8010d34:	6884      	ldr	r4, [r0, #8]
 8010d36:	4605      	mov	r5, r0
 8010d38:	460e      	mov	r6, r1
 8010d3a:	b90b      	cbnz	r3, 8010d40 <_puts_r+0x10>
 8010d3c:	f7ff ffb0 	bl	8010ca0 <__sinit>
 8010d40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010d42:	07db      	lsls	r3, r3, #31
 8010d44:	d405      	bmi.n	8010d52 <_puts_r+0x22>
 8010d46:	89a3      	ldrh	r3, [r4, #12]
 8010d48:	0598      	lsls	r0, r3, #22
 8010d4a:	d402      	bmi.n	8010d52 <_puts_r+0x22>
 8010d4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d4e:	f000 f89e 	bl	8010e8e <__retarget_lock_acquire_recursive>
 8010d52:	89a3      	ldrh	r3, [r4, #12]
 8010d54:	0719      	lsls	r1, r3, #28
 8010d56:	d513      	bpl.n	8010d80 <_puts_r+0x50>
 8010d58:	6923      	ldr	r3, [r4, #16]
 8010d5a:	b18b      	cbz	r3, 8010d80 <_puts_r+0x50>
 8010d5c:	3e01      	subs	r6, #1
 8010d5e:	68a3      	ldr	r3, [r4, #8]
 8010d60:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010d64:	3b01      	subs	r3, #1
 8010d66:	60a3      	str	r3, [r4, #8]
 8010d68:	b9e9      	cbnz	r1, 8010da6 <_puts_r+0x76>
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	da2e      	bge.n	8010dcc <_puts_r+0x9c>
 8010d6e:	4622      	mov	r2, r4
 8010d70:	210a      	movs	r1, #10
 8010d72:	4628      	mov	r0, r5
 8010d74:	f000 fe26 	bl	80119c4 <__swbuf_r>
 8010d78:	3001      	adds	r0, #1
 8010d7a:	d007      	beq.n	8010d8c <_puts_r+0x5c>
 8010d7c:	250a      	movs	r5, #10
 8010d7e:	e007      	b.n	8010d90 <_puts_r+0x60>
 8010d80:	4621      	mov	r1, r4
 8010d82:	4628      	mov	r0, r5
 8010d84:	f000 fe5c 	bl	8011a40 <__swsetup_r>
 8010d88:	2800      	cmp	r0, #0
 8010d8a:	d0e7      	beq.n	8010d5c <_puts_r+0x2c>
 8010d8c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8010d90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010d92:	07da      	lsls	r2, r3, #31
 8010d94:	d405      	bmi.n	8010da2 <_puts_r+0x72>
 8010d96:	89a3      	ldrh	r3, [r4, #12]
 8010d98:	059b      	lsls	r3, r3, #22
 8010d9a:	d402      	bmi.n	8010da2 <_puts_r+0x72>
 8010d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d9e:	f000 f877 	bl	8010e90 <__retarget_lock_release_recursive>
 8010da2:	4628      	mov	r0, r5
 8010da4:	bd70      	pop	{r4, r5, r6, pc}
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	da04      	bge.n	8010db4 <_puts_r+0x84>
 8010daa:	69a2      	ldr	r2, [r4, #24]
 8010dac:	429a      	cmp	r2, r3
 8010dae:	dc06      	bgt.n	8010dbe <_puts_r+0x8e>
 8010db0:	290a      	cmp	r1, #10
 8010db2:	d004      	beq.n	8010dbe <_puts_r+0x8e>
 8010db4:	6823      	ldr	r3, [r4, #0]
 8010db6:	1c5a      	adds	r2, r3, #1
 8010db8:	6022      	str	r2, [r4, #0]
 8010dba:	7019      	strb	r1, [r3, #0]
 8010dbc:	e7cf      	b.n	8010d5e <_puts_r+0x2e>
 8010dbe:	4622      	mov	r2, r4
 8010dc0:	4628      	mov	r0, r5
 8010dc2:	f000 fdff 	bl	80119c4 <__swbuf_r>
 8010dc6:	3001      	adds	r0, #1
 8010dc8:	d1c9      	bne.n	8010d5e <_puts_r+0x2e>
 8010dca:	e7df      	b.n	8010d8c <_puts_r+0x5c>
 8010dcc:	6823      	ldr	r3, [r4, #0]
 8010dce:	250a      	movs	r5, #10
 8010dd0:	1c5a      	adds	r2, r3, #1
 8010dd2:	6022      	str	r2, [r4, #0]
 8010dd4:	701d      	strb	r5, [r3, #0]
 8010dd6:	e7db      	b.n	8010d90 <_puts_r+0x60>

08010dd8 <puts>:
 8010dd8:	4b02      	ldr	r3, [pc, #8]	; (8010de4 <puts+0xc>)
 8010dda:	4601      	mov	r1, r0
 8010ddc:	6818      	ldr	r0, [r3, #0]
 8010dde:	f7ff bfa7 	b.w	8010d30 <_puts_r>
 8010de2:	bf00      	nop
 8010de4:	20000168 	.word	0x20000168

08010de8 <strcat>:
 8010de8:	b510      	push	{r4, lr}
 8010dea:	4602      	mov	r2, r0
 8010dec:	7814      	ldrb	r4, [r2, #0]
 8010dee:	4613      	mov	r3, r2
 8010df0:	3201      	adds	r2, #1
 8010df2:	2c00      	cmp	r4, #0
 8010df4:	d1fa      	bne.n	8010dec <strcat+0x4>
 8010df6:	3b01      	subs	r3, #1
 8010df8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010dfc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e00:	2a00      	cmp	r2, #0
 8010e02:	d1f9      	bne.n	8010df8 <strcat+0x10>
 8010e04:	bd10      	pop	{r4, pc}

08010e06 <memset>:
 8010e06:	4402      	add	r2, r0
 8010e08:	4603      	mov	r3, r0
 8010e0a:	4293      	cmp	r3, r2
 8010e0c:	d100      	bne.n	8010e10 <memset+0xa>
 8010e0e:	4770      	bx	lr
 8010e10:	f803 1b01 	strb.w	r1, [r3], #1
 8010e14:	e7f9      	b.n	8010e0a <memset+0x4>
	...

08010e18 <_sbrk_r>:
 8010e18:	b538      	push	{r3, r4, r5, lr}
 8010e1a:	4d06      	ldr	r5, [pc, #24]	; (8010e34 <_sbrk_r+0x1c>)
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	4604      	mov	r4, r0
 8010e20:	4608      	mov	r0, r1
 8010e22:	602b      	str	r3, [r5, #0]
 8010e24:	f7f0 fdee 	bl	8001a04 <_sbrk>
 8010e28:	1c43      	adds	r3, r0, #1
 8010e2a:	d102      	bne.n	8010e32 <_sbrk_r+0x1a>
 8010e2c:	682b      	ldr	r3, [r5, #0]
 8010e2e:	b103      	cbz	r3, 8010e32 <_sbrk_r+0x1a>
 8010e30:	6023      	str	r3, [r4, #0]
 8010e32:	bd38      	pop	{r3, r4, r5, pc}
 8010e34:	200046ec 	.word	0x200046ec

08010e38 <__errno>:
 8010e38:	4b01      	ldr	r3, [pc, #4]	; (8010e40 <__errno+0x8>)
 8010e3a:	6818      	ldr	r0, [r3, #0]
 8010e3c:	4770      	bx	lr
 8010e3e:	bf00      	nop
 8010e40:	20000168 	.word	0x20000168

08010e44 <__libc_init_array>:
 8010e44:	b570      	push	{r4, r5, r6, lr}
 8010e46:	4d0d      	ldr	r5, [pc, #52]	; (8010e7c <__libc_init_array+0x38>)
 8010e48:	4c0d      	ldr	r4, [pc, #52]	; (8010e80 <__libc_init_array+0x3c>)
 8010e4a:	1b64      	subs	r4, r4, r5
 8010e4c:	10a4      	asrs	r4, r4, #2
 8010e4e:	2600      	movs	r6, #0
 8010e50:	42a6      	cmp	r6, r4
 8010e52:	d109      	bne.n	8010e68 <__libc_init_array+0x24>
 8010e54:	4d0b      	ldr	r5, [pc, #44]	; (8010e84 <__libc_init_array+0x40>)
 8010e56:	4c0c      	ldr	r4, [pc, #48]	; (8010e88 <__libc_init_array+0x44>)
 8010e58:	f000 ff44 	bl	8011ce4 <_init>
 8010e5c:	1b64      	subs	r4, r4, r5
 8010e5e:	10a4      	asrs	r4, r4, #2
 8010e60:	2600      	movs	r6, #0
 8010e62:	42a6      	cmp	r6, r4
 8010e64:	d105      	bne.n	8010e72 <__libc_init_array+0x2e>
 8010e66:	bd70      	pop	{r4, r5, r6, pc}
 8010e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8010e6c:	4798      	blx	r3
 8010e6e:	3601      	adds	r6, #1
 8010e70:	e7ee      	b.n	8010e50 <__libc_init_array+0xc>
 8010e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8010e76:	4798      	blx	r3
 8010e78:	3601      	adds	r6, #1
 8010e7a:	e7f2      	b.n	8010e62 <__libc_init_array+0x1e>
 8010e7c:	0801273c 	.word	0x0801273c
 8010e80:	0801273c 	.word	0x0801273c
 8010e84:	0801273c 	.word	0x0801273c
 8010e88:	08012740 	.word	0x08012740

08010e8c <__retarget_lock_init_recursive>:
 8010e8c:	4770      	bx	lr

08010e8e <__retarget_lock_acquire_recursive>:
 8010e8e:	4770      	bx	lr

08010e90 <__retarget_lock_release_recursive>:
 8010e90:	4770      	bx	lr
	...

08010e94 <_free_r>:
 8010e94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010e96:	2900      	cmp	r1, #0
 8010e98:	d044      	beq.n	8010f24 <_free_r+0x90>
 8010e9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e9e:	9001      	str	r0, [sp, #4]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	f1a1 0404 	sub.w	r4, r1, #4
 8010ea6:	bfb8      	it	lt
 8010ea8:	18e4      	addlt	r4, r4, r3
 8010eaa:	f7ff fe61 	bl	8010b70 <__malloc_lock>
 8010eae:	4a1e      	ldr	r2, [pc, #120]	; (8010f28 <_free_r+0x94>)
 8010eb0:	9801      	ldr	r0, [sp, #4]
 8010eb2:	6813      	ldr	r3, [r2, #0]
 8010eb4:	b933      	cbnz	r3, 8010ec4 <_free_r+0x30>
 8010eb6:	6063      	str	r3, [r4, #4]
 8010eb8:	6014      	str	r4, [r2, #0]
 8010eba:	b003      	add	sp, #12
 8010ebc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010ec0:	f7ff be5c 	b.w	8010b7c <__malloc_unlock>
 8010ec4:	42a3      	cmp	r3, r4
 8010ec6:	d908      	bls.n	8010eda <_free_r+0x46>
 8010ec8:	6825      	ldr	r5, [r4, #0]
 8010eca:	1961      	adds	r1, r4, r5
 8010ecc:	428b      	cmp	r3, r1
 8010ece:	bf01      	itttt	eq
 8010ed0:	6819      	ldreq	r1, [r3, #0]
 8010ed2:	685b      	ldreq	r3, [r3, #4]
 8010ed4:	1949      	addeq	r1, r1, r5
 8010ed6:	6021      	streq	r1, [r4, #0]
 8010ed8:	e7ed      	b.n	8010eb6 <_free_r+0x22>
 8010eda:	461a      	mov	r2, r3
 8010edc:	685b      	ldr	r3, [r3, #4]
 8010ede:	b10b      	cbz	r3, 8010ee4 <_free_r+0x50>
 8010ee0:	42a3      	cmp	r3, r4
 8010ee2:	d9fa      	bls.n	8010eda <_free_r+0x46>
 8010ee4:	6811      	ldr	r1, [r2, #0]
 8010ee6:	1855      	adds	r5, r2, r1
 8010ee8:	42a5      	cmp	r5, r4
 8010eea:	d10b      	bne.n	8010f04 <_free_r+0x70>
 8010eec:	6824      	ldr	r4, [r4, #0]
 8010eee:	4421      	add	r1, r4
 8010ef0:	1854      	adds	r4, r2, r1
 8010ef2:	42a3      	cmp	r3, r4
 8010ef4:	6011      	str	r1, [r2, #0]
 8010ef6:	d1e0      	bne.n	8010eba <_free_r+0x26>
 8010ef8:	681c      	ldr	r4, [r3, #0]
 8010efa:	685b      	ldr	r3, [r3, #4]
 8010efc:	6053      	str	r3, [r2, #4]
 8010efe:	440c      	add	r4, r1
 8010f00:	6014      	str	r4, [r2, #0]
 8010f02:	e7da      	b.n	8010eba <_free_r+0x26>
 8010f04:	d902      	bls.n	8010f0c <_free_r+0x78>
 8010f06:	230c      	movs	r3, #12
 8010f08:	6003      	str	r3, [r0, #0]
 8010f0a:	e7d6      	b.n	8010eba <_free_r+0x26>
 8010f0c:	6825      	ldr	r5, [r4, #0]
 8010f0e:	1961      	adds	r1, r4, r5
 8010f10:	428b      	cmp	r3, r1
 8010f12:	bf04      	itt	eq
 8010f14:	6819      	ldreq	r1, [r3, #0]
 8010f16:	685b      	ldreq	r3, [r3, #4]
 8010f18:	6063      	str	r3, [r4, #4]
 8010f1a:	bf04      	itt	eq
 8010f1c:	1949      	addeq	r1, r1, r5
 8010f1e:	6021      	streq	r1, [r4, #0]
 8010f20:	6054      	str	r4, [r2, #4]
 8010f22:	e7ca      	b.n	8010eba <_free_r+0x26>
 8010f24:	b003      	add	sp, #12
 8010f26:	bd30      	pop	{r4, r5, pc}
 8010f28:	200045a4 	.word	0x200045a4

08010f2c <__ssputs_r>:
 8010f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f30:	688e      	ldr	r6, [r1, #8]
 8010f32:	461f      	mov	r7, r3
 8010f34:	42be      	cmp	r6, r7
 8010f36:	680b      	ldr	r3, [r1, #0]
 8010f38:	4682      	mov	sl, r0
 8010f3a:	460c      	mov	r4, r1
 8010f3c:	4690      	mov	r8, r2
 8010f3e:	d82c      	bhi.n	8010f9a <__ssputs_r+0x6e>
 8010f40:	898a      	ldrh	r2, [r1, #12]
 8010f42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010f46:	d026      	beq.n	8010f96 <__ssputs_r+0x6a>
 8010f48:	6965      	ldr	r5, [r4, #20]
 8010f4a:	6909      	ldr	r1, [r1, #16]
 8010f4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010f50:	eba3 0901 	sub.w	r9, r3, r1
 8010f54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010f58:	1c7b      	adds	r3, r7, #1
 8010f5a:	444b      	add	r3, r9
 8010f5c:	106d      	asrs	r5, r5, #1
 8010f5e:	429d      	cmp	r5, r3
 8010f60:	bf38      	it	cc
 8010f62:	461d      	movcc	r5, r3
 8010f64:	0553      	lsls	r3, r2, #21
 8010f66:	d527      	bpl.n	8010fb8 <__ssputs_r+0x8c>
 8010f68:	4629      	mov	r1, r5
 8010f6a:	f7ff fd4d 	bl	8010a08 <_malloc_r>
 8010f6e:	4606      	mov	r6, r0
 8010f70:	b360      	cbz	r0, 8010fcc <__ssputs_r+0xa0>
 8010f72:	6921      	ldr	r1, [r4, #16]
 8010f74:	464a      	mov	r2, r9
 8010f76:	f000 fe9f 	bl	8011cb8 <memcpy>
 8010f7a:	89a3      	ldrh	r3, [r4, #12]
 8010f7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f84:	81a3      	strh	r3, [r4, #12]
 8010f86:	6126      	str	r6, [r4, #16]
 8010f88:	6165      	str	r5, [r4, #20]
 8010f8a:	444e      	add	r6, r9
 8010f8c:	eba5 0509 	sub.w	r5, r5, r9
 8010f90:	6026      	str	r6, [r4, #0]
 8010f92:	60a5      	str	r5, [r4, #8]
 8010f94:	463e      	mov	r6, r7
 8010f96:	42be      	cmp	r6, r7
 8010f98:	d900      	bls.n	8010f9c <__ssputs_r+0x70>
 8010f9a:	463e      	mov	r6, r7
 8010f9c:	6820      	ldr	r0, [r4, #0]
 8010f9e:	4632      	mov	r2, r6
 8010fa0:	4641      	mov	r1, r8
 8010fa2:	f000 fe07 	bl	8011bb4 <memmove>
 8010fa6:	68a3      	ldr	r3, [r4, #8]
 8010fa8:	1b9b      	subs	r3, r3, r6
 8010faa:	60a3      	str	r3, [r4, #8]
 8010fac:	6823      	ldr	r3, [r4, #0]
 8010fae:	4433      	add	r3, r6
 8010fb0:	6023      	str	r3, [r4, #0]
 8010fb2:	2000      	movs	r0, #0
 8010fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fb8:	462a      	mov	r2, r5
 8010fba:	f000 fcd4 	bl	8011966 <_realloc_r>
 8010fbe:	4606      	mov	r6, r0
 8010fc0:	2800      	cmp	r0, #0
 8010fc2:	d1e0      	bne.n	8010f86 <__ssputs_r+0x5a>
 8010fc4:	6921      	ldr	r1, [r4, #16]
 8010fc6:	4650      	mov	r0, sl
 8010fc8:	f7ff ff64 	bl	8010e94 <_free_r>
 8010fcc:	230c      	movs	r3, #12
 8010fce:	f8ca 3000 	str.w	r3, [sl]
 8010fd2:	89a3      	ldrh	r3, [r4, #12]
 8010fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010fd8:	81a3      	strh	r3, [r4, #12]
 8010fda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010fde:	e7e9      	b.n	8010fb4 <__ssputs_r+0x88>

08010fe0 <_svfiprintf_r>:
 8010fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fe4:	4698      	mov	r8, r3
 8010fe6:	898b      	ldrh	r3, [r1, #12]
 8010fe8:	061b      	lsls	r3, r3, #24
 8010fea:	b09d      	sub	sp, #116	; 0x74
 8010fec:	4607      	mov	r7, r0
 8010fee:	460d      	mov	r5, r1
 8010ff0:	4614      	mov	r4, r2
 8010ff2:	d50e      	bpl.n	8011012 <_svfiprintf_r+0x32>
 8010ff4:	690b      	ldr	r3, [r1, #16]
 8010ff6:	b963      	cbnz	r3, 8011012 <_svfiprintf_r+0x32>
 8010ff8:	2140      	movs	r1, #64	; 0x40
 8010ffa:	f7ff fd05 	bl	8010a08 <_malloc_r>
 8010ffe:	6028      	str	r0, [r5, #0]
 8011000:	6128      	str	r0, [r5, #16]
 8011002:	b920      	cbnz	r0, 801100e <_svfiprintf_r+0x2e>
 8011004:	230c      	movs	r3, #12
 8011006:	603b      	str	r3, [r7, #0]
 8011008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801100c:	e0d0      	b.n	80111b0 <_svfiprintf_r+0x1d0>
 801100e:	2340      	movs	r3, #64	; 0x40
 8011010:	616b      	str	r3, [r5, #20]
 8011012:	2300      	movs	r3, #0
 8011014:	9309      	str	r3, [sp, #36]	; 0x24
 8011016:	2320      	movs	r3, #32
 8011018:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801101c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011020:	2330      	movs	r3, #48	; 0x30
 8011022:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80111c8 <_svfiprintf_r+0x1e8>
 8011026:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801102a:	f04f 0901 	mov.w	r9, #1
 801102e:	4623      	mov	r3, r4
 8011030:	469a      	mov	sl, r3
 8011032:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011036:	b10a      	cbz	r2, 801103c <_svfiprintf_r+0x5c>
 8011038:	2a25      	cmp	r2, #37	; 0x25
 801103a:	d1f9      	bne.n	8011030 <_svfiprintf_r+0x50>
 801103c:	ebba 0b04 	subs.w	fp, sl, r4
 8011040:	d00b      	beq.n	801105a <_svfiprintf_r+0x7a>
 8011042:	465b      	mov	r3, fp
 8011044:	4622      	mov	r2, r4
 8011046:	4629      	mov	r1, r5
 8011048:	4638      	mov	r0, r7
 801104a:	f7ff ff6f 	bl	8010f2c <__ssputs_r>
 801104e:	3001      	adds	r0, #1
 8011050:	f000 80a9 	beq.w	80111a6 <_svfiprintf_r+0x1c6>
 8011054:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011056:	445a      	add	r2, fp
 8011058:	9209      	str	r2, [sp, #36]	; 0x24
 801105a:	f89a 3000 	ldrb.w	r3, [sl]
 801105e:	2b00      	cmp	r3, #0
 8011060:	f000 80a1 	beq.w	80111a6 <_svfiprintf_r+0x1c6>
 8011064:	2300      	movs	r3, #0
 8011066:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801106a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801106e:	f10a 0a01 	add.w	sl, sl, #1
 8011072:	9304      	str	r3, [sp, #16]
 8011074:	9307      	str	r3, [sp, #28]
 8011076:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801107a:	931a      	str	r3, [sp, #104]	; 0x68
 801107c:	4654      	mov	r4, sl
 801107e:	2205      	movs	r2, #5
 8011080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011084:	4850      	ldr	r0, [pc, #320]	; (80111c8 <_svfiprintf_r+0x1e8>)
 8011086:	f7ef f8db 	bl	8000240 <memchr>
 801108a:	9a04      	ldr	r2, [sp, #16]
 801108c:	b9d8      	cbnz	r0, 80110c6 <_svfiprintf_r+0xe6>
 801108e:	06d0      	lsls	r0, r2, #27
 8011090:	bf44      	itt	mi
 8011092:	2320      	movmi	r3, #32
 8011094:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011098:	0711      	lsls	r1, r2, #28
 801109a:	bf44      	itt	mi
 801109c:	232b      	movmi	r3, #43	; 0x2b
 801109e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80110a2:	f89a 3000 	ldrb.w	r3, [sl]
 80110a6:	2b2a      	cmp	r3, #42	; 0x2a
 80110a8:	d015      	beq.n	80110d6 <_svfiprintf_r+0xf6>
 80110aa:	9a07      	ldr	r2, [sp, #28]
 80110ac:	4654      	mov	r4, sl
 80110ae:	2000      	movs	r0, #0
 80110b0:	f04f 0c0a 	mov.w	ip, #10
 80110b4:	4621      	mov	r1, r4
 80110b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80110ba:	3b30      	subs	r3, #48	; 0x30
 80110bc:	2b09      	cmp	r3, #9
 80110be:	d94d      	bls.n	801115c <_svfiprintf_r+0x17c>
 80110c0:	b1b0      	cbz	r0, 80110f0 <_svfiprintf_r+0x110>
 80110c2:	9207      	str	r2, [sp, #28]
 80110c4:	e014      	b.n	80110f0 <_svfiprintf_r+0x110>
 80110c6:	eba0 0308 	sub.w	r3, r0, r8
 80110ca:	fa09 f303 	lsl.w	r3, r9, r3
 80110ce:	4313      	orrs	r3, r2
 80110d0:	9304      	str	r3, [sp, #16]
 80110d2:	46a2      	mov	sl, r4
 80110d4:	e7d2      	b.n	801107c <_svfiprintf_r+0x9c>
 80110d6:	9b03      	ldr	r3, [sp, #12]
 80110d8:	1d19      	adds	r1, r3, #4
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	9103      	str	r1, [sp, #12]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	bfbb      	ittet	lt
 80110e2:	425b      	neglt	r3, r3
 80110e4:	f042 0202 	orrlt.w	r2, r2, #2
 80110e8:	9307      	strge	r3, [sp, #28]
 80110ea:	9307      	strlt	r3, [sp, #28]
 80110ec:	bfb8      	it	lt
 80110ee:	9204      	strlt	r2, [sp, #16]
 80110f0:	7823      	ldrb	r3, [r4, #0]
 80110f2:	2b2e      	cmp	r3, #46	; 0x2e
 80110f4:	d10c      	bne.n	8011110 <_svfiprintf_r+0x130>
 80110f6:	7863      	ldrb	r3, [r4, #1]
 80110f8:	2b2a      	cmp	r3, #42	; 0x2a
 80110fa:	d134      	bne.n	8011166 <_svfiprintf_r+0x186>
 80110fc:	9b03      	ldr	r3, [sp, #12]
 80110fe:	1d1a      	adds	r2, r3, #4
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	9203      	str	r2, [sp, #12]
 8011104:	2b00      	cmp	r3, #0
 8011106:	bfb8      	it	lt
 8011108:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801110c:	3402      	adds	r4, #2
 801110e:	9305      	str	r3, [sp, #20]
 8011110:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80111d8 <_svfiprintf_r+0x1f8>
 8011114:	7821      	ldrb	r1, [r4, #0]
 8011116:	2203      	movs	r2, #3
 8011118:	4650      	mov	r0, sl
 801111a:	f7ef f891 	bl	8000240 <memchr>
 801111e:	b138      	cbz	r0, 8011130 <_svfiprintf_r+0x150>
 8011120:	9b04      	ldr	r3, [sp, #16]
 8011122:	eba0 000a 	sub.w	r0, r0, sl
 8011126:	2240      	movs	r2, #64	; 0x40
 8011128:	4082      	lsls	r2, r0
 801112a:	4313      	orrs	r3, r2
 801112c:	3401      	adds	r4, #1
 801112e:	9304      	str	r3, [sp, #16]
 8011130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011134:	4825      	ldr	r0, [pc, #148]	; (80111cc <_svfiprintf_r+0x1ec>)
 8011136:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801113a:	2206      	movs	r2, #6
 801113c:	f7ef f880 	bl	8000240 <memchr>
 8011140:	2800      	cmp	r0, #0
 8011142:	d038      	beq.n	80111b6 <_svfiprintf_r+0x1d6>
 8011144:	4b22      	ldr	r3, [pc, #136]	; (80111d0 <_svfiprintf_r+0x1f0>)
 8011146:	bb1b      	cbnz	r3, 8011190 <_svfiprintf_r+0x1b0>
 8011148:	9b03      	ldr	r3, [sp, #12]
 801114a:	3307      	adds	r3, #7
 801114c:	f023 0307 	bic.w	r3, r3, #7
 8011150:	3308      	adds	r3, #8
 8011152:	9303      	str	r3, [sp, #12]
 8011154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011156:	4433      	add	r3, r6
 8011158:	9309      	str	r3, [sp, #36]	; 0x24
 801115a:	e768      	b.n	801102e <_svfiprintf_r+0x4e>
 801115c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011160:	460c      	mov	r4, r1
 8011162:	2001      	movs	r0, #1
 8011164:	e7a6      	b.n	80110b4 <_svfiprintf_r+0xd4>
 8011166:	2300      	movs	r3, #0
 8011168:	3401      	adds	r4, #1
 801116a:	9305      	str	r3, [sp, #20]
 801116c:	4619      	mov	r1, r3
 801116e:	f04f 0c0a 	mov.w	ip, #10
 8011172:	4620      	mov	r0, r4
 8011174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011178:	3a30      	subs	r2, #48	; 0x30
 801117a:	2a09      	cmp	r2, #9
 801117c:	d903      	bls.n	8011186 <_svfiprintf_r+0x1a6>
 801117e:	2b00      	cmp	r3, #0
 8011180:	d0c6      	beq.n	8011110 <_svfiprintf_r+0x130>
 8011182:	9105      	str	r1, [sp, #20]
 8011184:	e7c4      	b.n	8011110 <_svfiprintf_r+0x130>
 8011186:	fb0c 2101 	mla	r1, ip, r1, r2
 801118a:	4604      	mov	r4, r0
 801118c:	2301      	movs	r3, #1
 801118e:	e7f0      	b.n	8011172 <_svfiprintf_r+0x192>
 8011190:	ab03      	add	r3, sp, #12
 8011192:	9300      	str	r3, [sp, #0]
 8011194:	462a      	mov	r2, r5
 8011196:	4b0f      	ldr	r3, [pc, #60]	; (80111d4 <_svfiprintf_r+0x1f4>)
 8011198:	a904      	add	r1, sp, #16
 801119a:	4638      	mov	r0, r7
 801119c:	f3af 8000 	nop.w
 80111a0:	1c42      	adds	r2, r0, #1
 80111a2:	4606      	mov	r6, r0
 80111a4:	d1d6      	bne.n	8011154 <_svfiprintf_r+0x174>
 80111a6:	89ab      	ldrh	r3, [r5, #12]
 80111a8:	065b      	lsls	r3, r3, #25
 80111aa:	f53f af2d 	bmi.w	8011008 <_svfiprintf_r+0x28>
 80111ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80111b0:	b01d      	add	sp, #116	; 0x74
 80111b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111b6:	ab03      	add	r3, sp, #12
 80111b8:	9300      	str	r3, [sp, #0]
 80111ba:	462a      	mov	r2, r5
 80111bc:	4b05      	ldr	r3, [pc, #20]	; (80111d4 <_svfiprintf_r+0x1f4>)
 80111be:	a904      	add	r1, sp, #16
 80111c0:	4638      	mov	r0, r7
 80111c2:	f000 f9bd 	bl	8011540 <_printf_i>
 80111c6:	e7eb      	b.n	80111a0 <_svfiprintf_r+0x1c0>
 80111c8:	08012700 	.word	0x08012700
 80111cc:	0801270a 	.word	0x0801270a
 80111d0:	00000000 	.word	0x00000000
 80111d4:	08010f2d 	.word	0x08010f2d
 80111d8:	08012706 	.word	0x08012706

080111dc <__sfputc_r>:
 80111dc:	6893      	ldr	r3, [r2, #8]
 80111de:	3b01      	subs	r3, #1
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	b410      	push	{r4}
 80111e4:	6093      	str	r3, [r2, #8]
 80111e6:	da08      	bge.n	80111fa <__sfputc_r+0x1e>
 80111e8:	6994      	ldr	r4, [r2, #24]
 80111ea:	42a3      	cmp	r3, r4
 80111ec:	db01      	blt.n	80111f2 <__sfputc_r+0x16>
 80111ee:	290a      	cmp	r1, #10
 80111f0:	d103      	bne.n	80111fa <__sfputc_r+0x1e>
 80111f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111f6:	f000 bbe5 	b.w	80119c4 <__swbuf_r>
 80111fa:	6813      	ldr	r3, [r2, #0]
 80111fc:	1c58      	adds	r0, r3, #1
 80111fe:	6010      	str	r0, [r2, #0]
 8011200:	7019      	strb	r1, [r3, #0]
 8011202:	4608      	mov	r0, r1
 8011204:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011208:	4770      	bx	lr

0801120a <__sfputs_r>:
 801120a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801120c:	4606      	mov	r6, r0
 801120e:	460f      	mov	r7, r1
 8011210:	4614      	mov	r4, r2
 8011212:	18d5      	adds	r5, r2, r3
 8011214:	42ac      	cmp	r4, r5
 8011216:	d101      	bne.n	801121c <__sfputs_r+0x12>
 8011218:	2000      	movs	r0, #0
 801121a:	e007      	b.n	801122c <__sfputs_r+0x22>
 801121c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011220:	463a      	mov	r2, r7
 8011222:	4630      	mov	r0, r6
 8011224:	f7ff ffda 	bl	80111dc <__sfputc_r>
 8011228:	1c43      	adds	r3, r0, #1
 801122a:	d1f3      	bne.n	8011214 <__sfputs_r+0xa>
 801122c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011230 <_vfiprintf_r>:
 8011230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011234:	460d      	mov	r5, r1
 8011236:	b09d      	sub	sp, #116	; 0x74
 8011238:	4614      	mov	r4, r2
 801123a:	4698      	mov	r8, r3
 801123c:	4606      	mov	r6, r0
 801123e:	b118      	cbz	r0, 8011248 <_vfiprintf_r+0x18>
 8011240:	6a03      	ldr	r3, [r0, #32]
 8011242:	b90b      	cbnz	r3, 8011248 <_vfiprintf_r+0x18>
 8011244:	f7ff fd2c 	bl	8010ca0 <__sinit>
 8011248:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801124a:	07d9      	lsls	r1, r3, #31
 801124c:	d405      	bmi.n	801125a <_vfiprintf_r+0x2a>
 801124e:	89ab      	ldrh	r3, [r5, #12]
 8011250:	059a      	lsls	r2, r3, #22
 8011252:	d402      	bmi.n	801125a <_vfiprintf_r+0x2a>
 8011254:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011256:	f7ff fe1a 	bl	8010e8e <__retarget_lock_acquire_recursive>
 801125a:	89ab      	ldrh	r3, [r5, #12]
 801125c:	071b      	lsls	r3, r3, #28
 801125e:	d501      	bpl.n	8011264 <_vfiprintf_r+0x34>
 8011260:	692b      	ldr	r3, [r5, #16]
 8011262:	b99b      	cbnz	r3, 801128c <_vfiprintf_r+0x5c>
 8011264:	4629      	mov	r1, r5
 8011266:	4630      	mov	r0, r6
 8011268:	f000 fbea 	bl	8011a40 <__swsetup_r>
 801126c:	b170      	cbz	r0, 801128c <_vfiprintf_r+0x5c>
 801126e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011270:	07dc      	lsls	r4, r3, #31
 8011272:	d504      	bpl.n	801127e <_vfiprintf_r+0x4e>
 8011274:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011278:	b01d      	add	sp, #116	; 0x74
 801127a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801127e:	89ab      	ldrh	r3, [r5, #12]
 8011280:	0598      	lsls	r0, r3, #22
 8011282:	d4f7      	bmi.n	8011274 <_vfiprintf_r+0x44>
 8011284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011286:	f7ff fe03 	bl	8010e90 <__retarget_lock_release_recursive>
 801128a:	e7f3      	b.n	8011274 <_vfiprintf_r+0x44>
 801128c:	2300      	movs	r3, #0
 801128e:	9309      	str	r3, [sp, #36]	; 0x24
 8011290:	2320      	movs	r3, #32
 8011292:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011296:	f8cd 800c 	str.w	r8, [sp, #12]
 801129a:	2330      	movs	r3, #48	; 0x30
 801129c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011450 <_vfiprintf_r+0x220>
 80112a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80112a4:	f04f 0901 	mov.w	r9, #1
 80112a8:	4623      	mov	r3, r4
 80112aa:	469a      	mov	sl, r3
 80112ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80112b0:	b10a      	cbz	r2, 80112b6 <_vfiprintf_r+0x86>
 80112b2:	2a25      	cmp	r2, #37	; 0x25
 80112b4:	d1f9      	bne.n	80112aa <_vfiprintf_r+0x7a>
 80112b6:	ebba 0b04 	subs.w	fp, sl, r4
 80112ba:	d00b      	beq.n	80112d4 <_vfiprintf_r+0xa4>
 80112bc:	465b      	mov	r3, fp
 80112be:	4622      	mov	r2, r4
 80112c0:	4629      	mov	r1, r5
 80112c2:	4630      	mov	r0, r6
 80112c4:	f7ff ffa1 	bl	801120a <__sfputs_r>
 80112c8:	3001      	adds	r0, #1
 80112ca:	f000 80a9 	beq.w	8011420 <_vfiprintf_r+0x1f0>
 80112ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80112d0:	445a      	add	r2, fp
 80112d2:	9209      	str	r2, [sp, #36]	; 0x24
 80112d4:	f89a 3000 	ldrb.w	r3, [sl]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	f000 80a1 	beq.w	8011420 <_vfiprintf_r+0x1f0>
 80112de:	2300      	movs	r3, #0
 80112e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80112e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112e8:	f10a 0a01 	add.w	sl, sl, #1
 80112ec:	9304      	str	r3, [sp, #16]
 80112ee:	9307      	str	r3, [sp, #28]
 80112f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80112f4:	931a      	str	r3, [sp, #104]	; 0x68
 80112f6:	4654      	mov	r4, sl
 80112f8:	2205      	movs	r2, #5
 80112fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112fe:	4854      	ldr	r0, [pc, #336]	; (8011450 <_vfiprintf_r+0x220>)
 8011300:	f7ee ff9e 	bl	8000240 <memchr>
 8011304:	9a04      	ldr	r2, [sp, #16]
 8011306:	b9d8      	cbnz	r0, 8011340 <_vfiprintf_r+0x110>
 8011308:	06d1      	lsls	r1, r2, #27
 801130a:	bf44      	itt	mi
 801130c:	2320      	movmi	r3, #32
 801130e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011312:	0713      	lsls	r3, r2, #28
 8011314:	bf44      	itt	mi
 8011316:	232b      	movmi	r3, #43	; 0x2b
 8011318:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801131c:	f89a 3000 	ldrb.w	r3, [sl]
 8011320:	2b2a      	cmp	r3, #42	; 0x2a
 8011322:	d015      	beq.n	8011350 <_vfiprintf_r+0x120>
 8011324:	9a07      	ldr	r2, [sp, #28]
 8011326:	4654      	mov	r4, sl
 8011328:	2000      	movs	r0, #0
 801132a:	f04f 0c0a 	mov.w	ip, #10
 801132e:	4621      	mov	r1, r4
 8011330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011334:	3b30      	subs	r3, #48	; 0x30
 8011336:	2b09      	cmp	r3, #9
 8011338:	d94d      	bls.n	80113d6 <_vfiprintf_r+0x1a6>
 801133a:	b1b0      	cbz	r0, 801136a <_vfiprintf_r+0x13a>
 801133c:	9207      	str	r2, [sp, #28]
 801133e:	e014      	b.n	801136a <_vfiprintf_r+0x13a>
 8011340:	eba0 0308 	sub.w	r3, r0, r8
 8011344:	fa09 f303 	lsl.w	r3, r9, r3
 8011348:	4313      	orrs	r3, r2
 801134a:	9304      	str	r3, [sp, #16]
 801134c:	46a2      	mov	sl, r4
 801134e:	e7d2      	b.n	80112f6 <_vfiprintf_r+0xc6>
 8011350:	9b03      	ldr	r3, [sp, #12]
 8011352:	1d19      	adds	r1, r3, #4
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	9103      	str	r1, [sp, #12]
 8011358:	2b00      	cmp	r3, #0
 801135a:	bfbb      	ittet	lt
 801135c:	425b      	neglt	r3, r3
 801135e:	f042 0202 	orrlt.w	r2, r2, #2
 8011362:	9307      	strge	r3, [sp, #28]
 8011364:	9307      	strlt	r3, [sp, #28]
 8011366:	bfb8      	it	lt
 8011368:	9204      	strlt	r2, [sp, #16]
 801136a:	7823      	ldrb	r3, [r4, #0]
 801136c:	2b2e      	cmp	r3, #46	; 0x2e
 801136e:	d10c      	bne.n	801138a <_vfiprintf_r+0x15a>
 8011370:	7863      	ldrb	r3, [r4, #1]
 8011372:	2b2a      	cmp	r3, #42	; 0x2a
 8011374:	d134      	bne.n	80113e0 <_vfiprintf_r+0x1b0>
 8011376:	9b03      	ldr	r3, [sp, #12]
 8011378:	1d1a      	adds	r2, r3, #4
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	9203      	str	r2, [sp, #12]
 801137e:	2b00      	cmp	r3, #0
 8011380:	bfb8      	it	lt
 8011382:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011386:	3402      	adds	r4, #2
 8011388:	9305      	str	r3, [sp, #20]
 801138a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011460 <_vfiprintf_r+0x230>
 801138e:	7821      	ldrb	r1, [r4, #0]
 8011390:	2203      	movs	r2, #3
 8011392:	4650      	mov	r0, sl
 8011394:	f7ee ff54 	bl	8000240 <memchr>
 8011398:	b138      	cbz	r0, 80113aa <_vfiprintf_r+0x17a>
 801139a:	9b04      	ldr	r3, [sp, #16]
 801139c:	eba0 000a 	sub.w	r0, r0, sl
 80113a0:	2240      	movs	r2, #64	; 0x40
 80113a2:	4082      	lsls	r2, r0
 80113a4:	4313      	orrs	r3, r2
 80113a6:	3401      	adds	r4, #1
 80113a8:	9304      	str	r3, [sp, #16]
 80113aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113ae:	4829      	ldr	r0, [pc, #164]	; (8011454 <_vfiprintf_r+0x224>)
 80113b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80113b4:	2206      	movs	r2, #6
 80113b6:	f7ee ff43 	bl	8000240 <memchr>
 80113ba:	2800      	cmp	r0, #0
 80113bc:	d03f      	beq.n	801143e <_vfiprintf_r+0x20e>
 80113be:	4b26      	ldr	r3, [pc, #152]	; (8011458 <_vfiprintf_r+0x228>)
 80113c0:	bb1b      	cbnz	r3, 801140a <_vfiprintf_r+0x1da>
 80113c2:	9b03      	ldr	r3, [sp, #12]
 80113c4:	3307      	adds	r3, #7
 80113c6:	f023 0307 	bic.w	r3, r3, #7
 80113ca:	3308      	adds	r3, #8
 80113cc:	9303      	str	r3, [sp, #12]
 80113ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113d0:	443b      	add	r3, r7
 80113d2:	9309      	str	r3, [sp, #36]	; 0x24
 80113d4:	e768      	b.n	80112a8 <_vfiprintf_r+0x78>
 80113d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80113da:	460c      	mov	r4, r1
 80113dc:	2001      	movs	r0, #1
 80113de:	e7a6      	b.n	801132e <_vfiprintf_r+0xfe>
 80113e0:	2300      	movs	r3, #0
 80113e2:	3401      	adds	r4, #1
 80113e4:	9305      	str	r3, [sp, #20]
 80113e6:	4619      	mov	r1, r3
 80113e8:	f04f 0c0a 	mov.w	ip, #10
 80113ec:	4620      	mov	r0, r4
 80113ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113f2:	3a30      	subs	r2, #48	; 0x30
 80113f4:	2a09      	cmp	r2, #9
 80113f6:	d903      	bls.n	8011400 <_vfiprintf_r+0x1d0>
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d0c6      	beq.n	801138a <_vfiprintf_r+0x15a>
 80113fc:	9105      	str	r1, [sp, #20]
 80113fe:	e7c4      	b.n	801138a <_vfiprintf_r+0x15a>
 8011400:	fb0c 2101 	mla	r1, ip, r1, r2
 8011404:	4604      	mov	r4, r0
 8011406:	2301      	movs	r3, #1
 8011408:	e7f0      	b.n	80113ec <_vfiprintf_r+0x1bc>
 801140a:	ab03      	add	r3, sp, #12
 801140c:	9300      	str	r3, [sp, #0]
 801140e:	462a      	mov	r2, r5
 8011410:	4b12      	ldr	r3, [pc, #72]	; (801145c <_vfiprintf_r+0x22c>)
 8011412:	a904      	add	r1, sp, #16
 8011414:	4630      	mov	r0, r6
 8011416:	f3af 8000 	nop.w
 801141a:	4607      	mov	r7, r0
 801141c:	1c78      	adds	r0, r7, #1
 801141e:	d1d6      	bne.n	80113ce <_vfiprintf_r+0x19e>
 8011420:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011422:	07d9      	lsls	r1, r3, #31
 8011424:	d405      	bmi.n	8011432 <_vfiprintf_r+0x202>
 8011426:	89ab      	ldrh	r3, [r5, #12]
 8011428:	059a      	lsls	r2, r3, #22
 801142a:	d402      	bmi.n	8011432 <_vfiprintf_r+0x202>
 801142c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801142e:	f7ff fd2f 	bl	8010e90 <__retarget_lock_release_recursive>
 8011432:	89ab      	ldrh	r3, [r5, #12]
 8011434:	065b      	lsls	r3, r3, #25
 8011436:	f53f af1d 	bmi.w	8011274 <_vfiprintf_r+0x44>
 801143a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801143c:	e71c      	b.n	8011278 <_vfiprintf_r+0x48>
 801143e:	ab03      	add	r3, sp, #12
 8011440:	9300      	str	r3, [sp, #0]
 8011442:	462a      	mov	r2, r5
 8011444:	4b05      	ldr	r3, [pc, #20]	; (801145c <_vfiprintf_r+0x22c>)
 8011446:	a904      	add	r1, sp, #16
 8011448:	4630      	mov	r0, r6
 801144a:	f000 f879 	bl	8011540 <_printf_i>
 801144e:	e7e4      	b.n	801141a <_vfiprintf_r+0x1ea>
 8011450:	08012700 	.word	0x08012700
 8011454:	0801270a 	.word	0x0801270a
 8011458:	00000000 	.word	0x00000000
 801145c:	0801120b 	.word	0x0801120b
 8011460:	08012706 	.word	0x08012706

08011464 <_printf_common>:
 8011464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011468:	4616      	mov	r6, r2
 801146a:	4699      	mov	r9, r3
 801146c:	688a      	ldr	r2, [r1, #8]
 801146e:	690b      	ldr	r3, [r1, #16]
 8011470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011474:	4293      	cmp	r3, r2
 8011476:	bfb8      	it	lt
 8011478:	4613      	movlt	r3, r2
 801147a:	6033      	str	r3, [r6, #0]
 801147c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011480:	4607      	mov	r7, r0
 8011482:	460c      	mov	r4, r1
 8011484:	b10a      	cbz	r2, 801148a <_printf_common+0x26>
 8011486:	3301      	adds	r3, #1
 8011488:	6033      	str	r3, [r6, #0]
 801148a:	6823      	ldr	r3, [r4, #0]
 801148c:	0699      	lsls	r1, r3, #26
 801148e:	bf42      	ittt	mi
 8011490:	6833      	ldrmi	r3, [r6, #0]
 8011492:	3302      	addmi	r3, #2
 8011494:	6033      	strmi	r3, [r6, #0]
 8011496:	6825      	ldr	r5, [r4, #0]
 8011498:	f015 0506 	ands.w	r5, r5, #6
 801149c:	d106      	bne.n	80114ac <_printf_common+0x48>
 801149e:	f104 0a19 	add.w	sl, r4, #25
 80114a2:	68e3      	ldr	r3, [r4, #12]
 80114a4:	6832      	ldr	r2, [r6, #0]
 80114a6:	1a9b      	subs	r3, r3, r2
 80114a8:	42ab      	cmp	r3, r5
 80114aa:	dc26      	bgt.n	80114fa <_printf_common+0x96>
 80114ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80114b0:	1e13      	subs	r3, r2, #0
 80114b2:	6822      	ldr	r2, [r4, #0]
 80114b4:	bf18      	it	ne
 80114b6:	2301      	movne	r3, #1
 80114b8:	0692      	lsls	r2, r2, #26
 80114ba:	d42b      	bmi.n	8011514 <_printf_common+0xb0>
 80114bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80114c0:	4649      	mov	r1, r9
 80114c2:	4638      	mov	r0, r7
 80114c4:	47c0      	blx	r8
 80114c6:	3001      	adds	r0, #1
 80114c8:	d01e      	beq.n	8011508 <_printf_common+0xa4>
 80114ca:	6823      	ldr	r3, [r4, #0]
 80114cc:	6922      	ldr	r2, [r4, #16]
 80114ce:	f003 0306 	and.w	r3, r3, #6
 80114d2:	2b04      	cmp	r3, #4
 80114d4:	bf02      	ittt	eq
 80114d6:	68e5      	ldreq	r5, [r4, #12]
 80114d8:	6833      	ldreq	r3, [r6, #0]
 80114da:	1aed      	subeq	r5, r5, r3
 80114dc:	68a3      	ldr	r3, [r4, #8]
 80114de:	bf0c      	ite	eq
 80114e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80114e4:	2500      	movne	r5, #0
 80114e6:	4293      	cmp	r3, r2
 80114e8:	bfc4      	itt	gt
 80114ea:	1a9b      	subgt	r3, r3, r2
 80114ec:	18ed      	addgt	r5, r5, r3
 80114ee:	2600      	movs	r6, #0
 80114f0:	341a      	adds	r4, #26
 80114f2:	42b5      	cmp	r5, r6
 80114f4:	d11a      	bne.n	801152c <_printf_common+0xc8>
 80114f6:	2000      	movs	r0, #0
 80114f8:	e008      	b.n	801150c <_printf_common+0xa8>
 80114fa:	2301      	movs	r3, #1
 80114fc:	4652      	mov	r2, sl
 80114fe:	4649      	mov	r1, r9
 8011500:	4638      	mov	r0, r7
 8011502:	47c0      	blx	r8
 8011504:	3001      	adds	r0, #1
 8011506:	d103      	bne.n	8011510 <_printf_common+0xac>
 8011508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801150c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011510:	3501      	adds	r5, #1
 8011512:	e7c6      	b.n	80114a2 <_printf_common+0x3e>
 8011514:	18e1      	adds	r1, r4, r3
 8011516:	1c5a      	adds	r2, r3, #1
 8011518:	2030      	movs	r0, #48	; 0x30
 801151a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801151e:	4422      	add	r2, r4
 8011520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011528:	3302      	adds	r3, #2
 801152a:	e7c7      	b.n	80114bc <_printf_common+0x58>
 801152c:	2301      	movs	r3, #1
 801152e:	4622      	mov	r2, r4
 8011530:	4649      	mov	r1, r9
 8011532:	4638      	mov	r0, r7
 8011534:	47c0      	blx	r8
 8011536:	3001      	adds	r0, #1
 8011538:	d0e6      	beq.n	8011508 <_printf_common+0xa4>
 801153a:	3601      	adds	r6, #1
 801153c:	e7d9      	b.n	80114f2 <_printf_common+0x8e>
	...

08011540 <_printf_i>:
 8011540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011544:	7e0f      	ldrb	r7, [r1, #24]
 8011546:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011548:	2f78      	cmp	r7, #120	; 0x78
 801154a:	4691      	mov	r9, r2
 801154c:	4680      	mov	r8, r0
 801154e:	460c      	mov	r4, r1
 8011550:	469a      	mov	sl, r3
 8011552:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011556:	d807      	bhi.n	8011568 <_printf_i+0x28>
 8011558:	2f62      	cmp	r7, #98	; 0x62
 801155a:	d80a      	bhi.n	8011572 <_printf_i+0x32>
 801155c:	2f00      	cmp	r7, #0
 801155e:	f000 80d4 	beq.w	801170a <_printf_i+0x1ca>
 8011562:	2f58      	cmp	r7, #88	; 0x58
 8011564:	f000 80c0 	beq.w	80116e8 <_printf_i+0x1a8>
 8011568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801156c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011570:	e03a      	b.n	80115e8 <_printf_i+0xa8>
 8011572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011576:	2b15      	cmp	r3, #21
 8011578:	d8f6      	bhi.n	8011568 <_printf_i+0x28>
 801157a:	a101      	add	r1, pc, #4	; (adr r1, 8011580 <_printf_i+0x40>)
 801157c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011580:	080115d9 	.word	0x080115d9
 8011584:	080115ed 	.word	0x080115ed
 8011588:	08011569 	.word	0x08011569
 801158c:	08011569 	.word	0x08011569
 8011590:	08011569 	.word	0x08011569
 8011594:	08011569 	.word	0x08011569
 8011598:	080115ed 	.word	0x080115ed
 801159c:	08011569 	.word	0x08011569
 80115a0:	08011569 	.word	0x08011569
 80115a4:	08011569 	.word	0x08011569
 80115a8:	08011569 	.word	0x08011569
 80115ac:	080116f1 	.word	0x080116f1
 80115b0:	08011619 	.word	0x08011619
 80115b4:	080116ab 	.word	0x080116ab
 80115b8:	08011569 	.word	0x08011569
 80115bc:	08011569 	.word	0x08011569
 80115c0:	08011713 	.word	0x08011713
 80115c4:	08011569 	.word	0x08011569
 80115c8:	08011619 	.word	0x08011619
 80115cc:	08011569 	.word	0x08011569
 80115d0:	08011569 	.word	0x08011569
 80115d4:	080116b3 	.word	0x080116b3
 80115d8:	682b      	ldr	r3, [r5, #0]
 80115da:	1d1a      	adds	r2, r3, #4
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	602a      	str	r2, [r5, #0]
 80115e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80115e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80115e8:	2301      	movs	r3, #1
 80115ea:	e09f      	b.n	801172c <_printf_i+0x1ec>
 80115ec:	6820      	ldr	r0, [r4, #0]
 80115ee:	682b      	ldr	r3, [r5, #0]
 80115f0:	0607      	lsls	r7, r0, #24
 80115f2:	f103 0104 	add.w	r1, r3, #4
 80115f6:	6029      	str	r1, [r5, #0]
 80115f8:	d501      	bpl.n	80115fe <_printf_i+0xbe>
 80115fa:	681e      	ldr	r6, [r3, #0]
 80115fc:	e003      	b.n	8011606 <_printf_i+0xc6>
 80115fe:	0646      	lsls	r6, r0, #25
 8011600:	d5fb      	bpl.n	80115fa <_printf_i+0xba>
 8011602:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011606:	2e00      	cmp	r6, #0
 8011608:	da03      	bge.n	8011612 <_printf_i+0xd2>
 801160a:	232d      	movs	r3, #45	; 0x2d
 801160c:	4276      	negs	r6, r6
 801160e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011612:	485a      	ldr	r0, [pc, #360]	; (801177c <_printf_i+0x23c>)
 8011614:	230a      	movs	r3, #10
 8011616:	e012      	b.n	801163e <_printf_i+0xfe>
 8011618:	682b      	ldr	r3, [r5, #0]
 801161a:	6820      	ldr	r0, [r4, #0]
 801161c:	1d19      	adds	r1, r3, #4
 801161e:	6029      	str	r1, [r5, #0]
 8011620:	0605      	lsls	r5, r0, #24
 8011622:	d501      	bpl.n	8011628 <_printf_i+0xe8>
 8011624:	681e      	ldr	r6, [r3, #0]
 8011626:	e002      	b.n	801162e <_printf_i+0xee>
 8011628:	0641      	lsls	r1, r0, #25
 801162a:	d5fb      	bpl.n	8011624 <_printf_i+0xe4>
 801162c:	881e      	ldrh	r6, [r3, #0]
 801162e:	4853      	ldr	r0, [pc, #332]	; (801177c <_printf_i+0x23c>)
 8011630:	2f6f      	cmp	r7, #111	; 0x6f
 8011632:	bf0c      	ite	eq
 8011634:	2308      	moveq	r3, #8
 8011636:	230a      	movne	r3, #10
 8011638:	2100      	movs	r1, #0
 801163a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801163e:	6865      	ldr	r5, [r4, #4]
 8011640:	60a5      	str	r5, [r4, #8]
 8011642:	2d00      	cmp	r5, #0
 8011644:	bfa2      	ittt	ge
 8011646:	6821      	ldrge	r1, [r4, #0]
 8011648:	f021 0104 	bicge.w	r1, r1, #4
 801164c:	6021      	strge	r1, [r4, #0]
 801164e:	b90e      	cbnz	r6, 8011654 <_printf_i+0x114>
 8011650:	2d00      	cmp	r5, #0
 8011652:	d04b      	beq.n	80116ec <_printf_i+0x1ac>
 8011654:	4615      	mov	r5, r2
 8011656:	fbb6 f1f3 	udiv	r1, r6, r3
 801165a:	fb03 6711 	mls	r7, r3, r1, r6
 801165e:	5dc7      	ldrb	r7, [r0, r7]
 8011660:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011664:	4637      	mov	r7, r6
 8011666:	42bb      	cmp	r3, r7
 8011668:	460e      	mov	r6, r1
 801166a:	d9f4      	bls.n	8011656 <_printf_i+0x116>
 801166c:	2b08      	cmp	r3, #8
 801166e:	d10b      	bne.n	8011688 <_printf_i+0x148>
 8011670:	6823      	ldr	r3, [r4, #0]
 8011672:	07de      	lsls	r6, r3, #31
 8011674:	d508      	bpl.n	8011688 <_printf_i+0x148>
 8011676:	6923      	ldr	r3, [r4, #16]
 8011678:	6861      	ldr	r1, [r4, #4]
 801167a:	4299      	cmp	r1, r3
 801167c:	bfde      	ittt	le
 801167e:	2330      	movle	r3, #48	; 0x30
 8011680:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011684:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011688:	1b52      	subs	r2, r2, r5
 801168a:	6122      	str	r2, [r4, #16]
 801168c:	f8cd a000 	str.w	sl, [sp]
 8011690:	464b      	mov	r3, r9
 8011692:	aa03      	add	r2, sp, #12
 8011694:	4621      	mov	r1, r4
 8011696:	4640      	mov	r0, r8
 8011698:	f7ff fee4 	bl	8011464 <_printf_common>
 801169c:	3001      	adds	r0, #1
 801169e:	d14a      	bne.n	8011736 <_printf_i+0x1f6>
 80116a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80116a4:	b004      	add	sp, #16
 80116a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116aa:	6823      	ldr	r3, [r4, #0]
 80116ac:	f043 0320 	orr.w	r3, r3, #32
 80116b0:	6023      	str	r3, [r4, #0]
 80116b2:	4833      	ldr	r0, [pc, #204]	; (8011780 <_printf_i+0x240>)
 80116b4:	2778      	movs	r7, #120	; 0x78
 80116b6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80116ba:	6823      	ldr	r3, [r4, #0]
 80116bc:	6829      	ldr	r1, [r5, #0]
 80116be:	061f      	lsls	r7, r3, #24
 80116c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80116c4:	d402      	bmi.n	80116cc <_printf_i+0x18c>
 80116c6:	065f      	lsls	r7, r3, #25
 80116c8:	bf48      	it	mi
 80116ca:	b2b6      	uxthmi	r6, r6
 80116cc:	07df      	lsls	r7, r3, #31
 80116ce:	bf48      	it	mi
 80116d0:	f043 0320 	orrmi.w	r3, r3, #32
 80116d4:	6029      	str	r1, [r5, #0]
 80116d6:	bf48      	it	mi
 80116d8:	6023      	strmi	r3, [r4, #0]
 80116da:	b91e      	cbnz	r6, 80116e4 <_printf_i+0x1a4>
 80116dc:	6823      	ldr	r3, [r4, #0]
 80116de:	f023 0320 	bic.w	r3, r3, #32
 80116e2:	6023      	str	r3, [r4, #0]
 80116e4:	2310      	movs	r3, #16
 80116e6:	e7a7      	b.n	8011638 <_printf_i+0xf8>
 80116e8:	4824      	ldr	r0, [pc, #144]	; (801177c <_printf_i+0x23c>)
 80116ea:	e7e4      	b.n	80116b6 <_printf_i+0x176>
 80116ec:	4615      	mov	r5, r2
 80116ee:	e7bd      	b.n	801166c <_printf_i+0x12c>
 80116f0:	682b      	ldr	r3, [r5, #0]
 80116f2:	6826      	ldr	r6, [r4, #0]
 80116f4:	6961      	ldr	r1, [r4, #20]
 80116f6:	1d18      	adds	r0, r3, #4
 80116f8:	6028      	str	r0, [r5, #0]
 80116fa:	0635      	lsls	r5, r6, #24
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	d501      	bpl.n	8011704 <_printf_i+0x1c4>
 8011700:	6019      	str	r1, [r3, #0]
 8011702:	e002      	b.n	801170a <_printf_i+0x1ca>
 8011704:	0670      	lsls	r0, r6, #25
 8011706:	d5fb      	bpl.n	8011700 <_printf_i+0x1c0>
 8011708:	8019      	strh	r1, [r3, #0]
 801170a:	2300      	movs	r3, #0
 801170c:	6123      	str	r3, [r4, #16]
 801170e:	4615      	mov	r5, r2
 8011710:	e7bc      	b.n	801168c <_printf_i+0x14c>
 8011712:	682b      	ldr	r3, [r5, #0]
 8011714:	1d1a      	adds	r2, r3, #4
 8011716:	602a      	str	r2, [r5, #0]
 8011718:	681d      	ldr	r5, [r3, #0]
 801171a:	6862      	ldr	r2, [r4, #4]
 801171c:	2100      	movs	r1, #0
 801171e:	4628      	mov	r0, r5
 8011720:	f7ee fd8e 	bl	8000240 <memchr>
 8011724:	b108      	cbz	r0, 801172a <_printf_i+0x1ea>
 8011726:	1b40      	subs	r0, r0, r5
 8011728:	6060      	str	r0, [r4, #4]
 801172a:	6863      	ldr	r3, [r4, #4]
 801172c:	6123      	str	r3, [r4, #16]
 801172e:	2300      	movs	r3, #0
 8011730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011734:	e7aa      	b.n	801168c <_printf_i+0x14c>
 8011736:	6923      	ldr	r3, [r4, #16]
 8011738:	462a      	mov	r2, r5
 801173a:	4649      	mov	r1, r9
 801173c:	4640      	mov	r0, r8
 801173e:	47d0      	blx	sl
 8011740:	3001      	adds	r0, #1
 8011742:	d0ad      	beq.n	80116a0 <_printf_i+0x160>
 8011744:	6823      	ldr	r3, [r4, #0]
 8011746:	079b      	lsls	r3, r3, #30
 8011748:	d413      	bmi.n	8011772 <_printf_i+0x232>
 801174a:	68e0      	ldr	r0, [r4, #12]
 801174c:	9b03      	ldr	r3, [sp, #12]
 801174e:	4298      	cmp	r0, r3
 8011750:	bfb8      	it	lt
 8011752:	4618      	movlt	r0, r3
 8011754:	e7a6      	b.n	80116a4 <_printf_i+0x164>
 8011756:	2301      	movs	r3, #1
 8011758:	4632      	mov	r2, r6
 801175a:	4649      	mov	r1, r9
 801175c:	4640      	mov	r0, r8
 801175e:	47d0      	blx	sl
 8011760:	3001      	adds	r0, #1
 8011762:	d09d      	beq.n	80116a0 <_printf_i+0x160>
 8011764:	3501      	adds	r5, #1
 8011766:	68e3      	ldr	r3, [r4, #12]
 8011768:	9903      	ldr	r1, [sp, #12]
 801176a:	1a5b      	subs	r3, r3, r1
 801176c:	42ab      	cmp	r3, r5
 801176e:	dcf2      	bgt.n	8011756 <_printf_i+0x216>
 8011770:	e7eb      	b.n	801174a <_printf_i+0x20a>
 8011772:	2500      	movs	r5, #0
 8011774:	f104 0619 	add.w	r6, r4, #25
 8011778:	e7f5      	b.n	8011766 <_printf_i+0x226>
 801177a:	bf00      	nop
 801177c:	08012711 	.word	0x08012711
 8011780:	08012722 	.word	0x08012722

08011784 <__sflush_r>:
 8011784:	898a      	ldrh	r2, [r1, #12]
 8011786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801178a:	4605      	mov	r5, r0
 801178c:	0710      	lsls	r0, r2, #28
 801178e:	460c      	mov	r4, r1
 8011790:	d458      	bmi.n	8011844 <__sflush_r+0xc0>
 8011792:	684b      	ldr	r3, [r1, #4]
 8011794:	2b00      	cmp	r3, #0
 8011796:	dc05      	bgt.n	80117a4 <__sflush_r+0x20>
 8011798:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801179a:	2b00      	cmp	r3, #0
 801179c:	dc02      	bgt.n	80117a4 <__sflush_r+0x20>
 801179e:	2000      	movs	r0, #0
 80117a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80117a6:	2e00      	cmp	r6, #0
 80117a8:	d0f9      	beq.n	801179e <__sflush_r+0x1a>
 80117aa:	2300      	movs	r3, #0
 80117ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80117b0:	682f      	ldr	r7, [r5, #0]
 80117b2:	6a21      	ldr	r1, [r4, #32]
 80117b4:	602b      	str	r3, [r5, #0]
 80117b6:	d032      	beq.n	801181e <__sflush_r+0x9a>
 80117b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80117ba:	89a3      	ldrh	r3, [r4, #12]
 80117bc:	075a      	lsls	r2, r3, #29
 80117be:	d505      	bpl.n	80117cc <__sflush_r+0x48>
 80117c0:	6863      	ldr	r3, [r4, #4]
 80117c2:	1ac0      	subs	r0, r0, r3
 80117c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80117c6:	b10b      	cbz	r3, 80117cc <__sflush_r+0x48>
 80117c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80117ca:	1ac0      	subs	r0, r0, r3
 80117cc:	2300      	movs	r3, #0
 80117ce:	4602      	mov	r2, r0
 80117d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80117d2:	6a21      	ldr	r1, [r4, #32]
 80117d4:	4628      	mov	r0, r5
 80117d6:	47b0      	blx	r6
 80117d8:	1c43      	adds	r3, r0, #1
 80117da:	89a3      	ldrh	r3, [r4, #12]
 80117dc:	d106      	bne.n	80117ec <__sflush_r+0x68>
 80117de:	6829      	ldr	r1, [r5, #0]
 80117e0:	291d      	cmp	r1, #29
 80117e2:	d82b      	bhi.n	801183c <__sflush_r+0xb8>
 80117e4:	4a29      	ldr	r2, [pc, #164]	; (801188c <__sflush_r+0x108>)
 80117e6:	410a      	asrs	r2, r1
 80117e8:	07d6      	lsls	r6, r2, #31
 80117ea:	d427      	bmi.n	801183c <__sflush_r+0xb8>
 80117ec:	2200      	movs	r2, #0
 80117ee:	6062      	str	r2, [r4, #4]
 80117f0:	04d9      	lsls	r1, r3, #19
 80117f2:	6922      	ldr	r2, [r4, #16]
 80117f4:	6022      	str	r2, [r4, #0]
 80117f6:	d504      	bpl.n	8011802 <__sflush_r+0x7e>
 80117f8:	1c42      	adds	r2, r0, #1
 80117fa:	d101      	bne.n	8011800 <__sflush_r+0x7c>
 80117fc:	682b      	ldr	r3, [r5, #0]
 80117fe:	b903      	cbnz	r3, 8011802 <__sflush_r+0x7e>
 8011800:	6560      	str	r0, [r4, #84]	; 0x54
 8011802:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011804:	602f      	str	r7, [r5, #0]
 8011806:	2900      	cmp	r1, #0
 8011808:	d0c9      	beq.n	801179e <__sflush_r+0x1a>
 801180a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801180e:	4299      	cmp	r1, r3
 8011810:	d002      	beq.n	8011818 <__sflush_r+0x94>
 8011812:	4628      	mov	r0, r5
 8011814:	f7ff fb3e 	bl	8010e94 <_free_r>
 8011818:	2000      	movs	r0, #0
 801181a:	6360      	str	r0, [r4, #52]	; 0x34
 801181c:	e7c0      	b.n	80117a0 <__sflush_r+0x1c>
 801181e:	2301      	movs	r3, #1
 8011820:	4628      	mov	r0, r5
 8011822:	47b0      	blx	r6
 8011824:	1c41      	adds	r1, r0, #1
 8011826:	d1c8      	bne.n	80117ba <__sflush_r+0x36>
 8011828:	682b      	ldr	r3, [r5, #0]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d0c5      	beq.n	80117ba <__sflush_r+0x36>
 801182e:	2b1d      	cmp	r3, #29
 8011830:	d001      	beq.n	8011836 <__sflush_r+0xb2>
 8011832:	2b16      	cmp	r3, #22
 8011834:	d101      	bne.n	801183a <__sflush_r+0xb6>
 8011836:	602f      	str	r7, [r5, #0]
 8011838:	e7b1      	b.n	801179e <__sflush_r+0x1a>
 801183a:	89a3      	ldrh	r3, [r4, #12]
 801183c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011840:	81a3      	strh	r3, [r4, #12]
 8011842:	e7ad      	b.n	80117a0 <__sflush_r+0x1c>
 8011844:	690f      	ldr	r7, [r1, #16]
 8011846:	2f00      	cmp	r7, #0
 8011848:	d0a9      	beq.n	801179e <__sflush_r+0x1a>
 801184a:	0793      	lsls	r3, r2, #30
 801184c:	680e      	ldr	r6, [r1, #0]
 801184e:	bf08      	it	eq
 8011850:	694b      	ldreq	r3, [r1, #20]
 8011852:	600f      	str	r7, [r1, #0]
 8011854:	bf18      	it	ne
 8011856:	2300      	movne	r3, #0
 8011858:	eba6 0807 	sub.w	r8, r6, r7
 801185c:	608b      	str	r3, [r1, #8]
 801185e:	f1b8 0f00 	cmp.w	r8, #0
 8011862:	dd9c      	ble.n	801179e <__sflush_r+0x1a>
 8011864:	6a21      	ldr	r1, [r4, #32]
 8011866:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011868:	4643      	mov	r3, r8
 801186a:	463a      	mov	r2, r7
 801186c:	4628      	mov	r0, r5
 801186e:	47b0      	blx	r6
 8011870:	2800      	cmp	r0, #0
 8011872:	dc06      	bgt.n	8011882 <__sflush_r+0xfe>
 8011874:	89a3      	ldrh	r3, [r4, #12]
 8011876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801187a:	81a3      	strh	r3, [r4, #12]
 801187c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011880:	e78e      	b.n	80117a0 <__sflush_r+0x1c>
 8011882:	4407      	add	r7, r0
 8011884:	eba8 0800 	sub.w	r8, r8, r0
 8011888:	e7e9      	b.n	801185e <__sflush_r+0xda>
 801188a:	bf00      	nop
 801188c:	dfbffffe 	.word	0xdfbffffe

08011890 <_fflush_r>:
 8011890:	b538      	push	{r3, r4, r5, lr}
 8011892:	690b      	ldr	r3, [r1, #16]
 8011894:	4605      	mov	r5, r0
 8011896:	460c      	mov	r4, r1
 8011898:	b913      	cbnz	r3, 80118a0 <_fflush_r+0x10>
 801189a:	2500      	movs	r5, #0
 801189c:	4628      	mov	r0, r5
 801189e:	bd38      	pop	{r3, r4, r5, pc}
 80118a0:	b118      	cbz	r0, 80118aa <_fflush_r+0x1a>
 80118a2:	6a03      	ldr	r3, [r0, #32]
 80118a4:	b90b      	cbnz	r3, 80118aa <_fflush_r+0x1a>
 80118a6:	f7ff f9fb 	bl	8010ca0 <__sinit>
 80118aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d0f3      	beq.n	801189a <_fflush_r+0xa>
 80118b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80118b4:	07d0      	lsls	r0, r2, #31
 80118b6:	d404      	bmi.n	80118c2 <_fflush_r+0x32>
 80118b8:	0599      	lsls	r1, r3, #22
 80118ba:	d402      	bmi.n	80118c2 <_fflush_r+0x32>
 80118bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80118be:	f7ff fae6 	bl	8010e8e <__retarget_lock_acquire_recursive>
 80118c2:	4628      	mov	r0, r5
 80118c4:	4621      	mov	r1, r4
 80118c6:	f7ff ff5d 	bl	8011784 <__sflush_r>
 80118ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80118cc:	07da      	lsls	r2, r3, #31
 80118ce:	4605      	mov	r5, r0
 80118d0:	d4e4      	bmi.n	801189c <_fflush_r+0xc>
 80118d2:	89a3      	ldrh	r3, [r4, #12]
 80118d4:	059b      	lsls	r3, r3, #22
 80118d6:	d4e1      	bmi.n	801189c <_fflush_r+0xc>
 80118d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80118da:	f7ff fad9 	bl	8010e90 <__retarget_lock_release_recursive>
 80118de:	e7dd      	b.n	801189c <_fflush_r+0xc>

080118e0 <__sread>:
 80118e0:	b510      	push	{r4, lr}
 80118e2:	460c      	mov	r4, r1
 80118e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118e8:	f000 f9c2 	bl	8011c70 <_read_r>
 80118ec:	2800      	cmp	r0, #0
 80118ee:	bfab      	itete	ge
 80118f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80118f2:	89a3      	ldrhlt	r3, [r4, #12]
 80118f4:	181b      	addge	r3, r3, r0
 80118f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80118fa:	bfac      	ite	ge
 80118fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80118fe:	81a3      	strhlt	r3, [r4, #12]
 8011900:	bd10      	pop	{r4, pc}

08011902 <__swrite>:
 8011902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011906:	461f      	mov	r7, r3
 8011908:	898b      	ldrh	r3, [r1, #12]
 801190a:	05db      	lsls	r3, r3, #23
 801190c:	4605      	mov	r5, r0
 801190e:	460c      	mov	r4, r1
 8011910:	4616      	mov	r6, r2
 8011912:	d505      	bpl.n	8011920 <__swrite+0x1e>
 8011914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011918:	2302      	movs	r3, #2
 801191a:	2200      	movs	r2, #0
 801191c:	f000 f996 	bl	8011c4c <_lseek_r>
 8011920:	89a3      	ldrh	r3, [r4, #12]
 8011922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801192a:	81a3      	strh	r3, [r4, #12]
 801192c:	4632      	mov	r2, r6
 801192e:	463b      	mov	r3, r7
 8011930:	4628      	mov	r0, r5
 8011932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011936:	f000 b9ad 	b.w	8011c94 <_write_r>

0801193a <__sseek>:
 801193a:	b510      	push	{r4, lr}
 801193c:	460c      	mov	r4, r1
 801193e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011942:	f000 f983 	bl	8011c4c <_lseek_r>
 8011946:	1c43      	adds	r3, r0, #1
 8011948:	89a3      	ldrh	r3, [r4, #12]
 801194a:	bf15      	itete	ne
 801194c:	6560      	strne	r0, [r4, #84]	; 0x54
 801194e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011952:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011956:	81a3      	strheq	r3, [r4, #12]
 8011958:	bf18      	it	ne
 801195a:	81a3      	strhne	r3, [r4, #12]
 801195c:	bd10      	pop	{r4, pc}

0801195e <__sclose>:
 801195e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011962:	f000 b941 	b.w	8011be8 <_close_r>

08011966 <_realloc_r>:
 8011966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801196a:	4680      	mov	r8, r0
 801196c:	4614      	mov	r4, r2
 801196e:	460e      	mov	r6, r1
 8011970:	b921      	cbnz	r1, 801197c <_realloc_r+0x16>
 8011972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011976:	4611      	mov	r1, r2
 8011978:	f7ff b846 	b.w	8010a08 <_malloc_r>
 801197c:	b92a      	cbnz	r2, 801198a <_realloc_r+0x24>
 801197e:	f7ff fa89 	bl	8010e94 <_free_r>
 8011982:	4625      	mov	r5, r4
 8011984:	4628      	mov	r0, r5
 8011986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801198a:	f000 f9a3 	bl	8011cd4 <_malloc_usable_size_r>
 801198e:	4284      	cmp	r4, r0
 8011990:	4607      	mov	r7, r0
 8011992:	d802      	bhi.n	801199a <_realloc_r+0x34>
 8011994:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011998:	d812      	bhi.n	80119c0 <_realloc_r+0x5a>
 801199a:	4621      	mov	r1, r4
 801199c:	4640      	mov	r0, r8
 801199e:	f7ff f833 	bl	8010a08 <_malloc_r>
 80119a2:	4605      	mov	r5, r0
 80119a4:	2800      	cmp	r0, #0
 80119a6:	d0ed      	beq.n	8011984 <_realloc_r+0x1e>
 80119a8:	42bc      	cmp	r4, r7
 80119aa:	4622      	mov	r2, r4
 80119ac:	4631      	mov	r1, r6
 80119ae:	bf28      	it	cs
 80119b0:	463a      	movcs	r2, r7
 80119b2:	f000 f981 	bl	8011cb8 <memcpy>
 80119b6:	4631      	mov	r1, r6
 80119b8:	4640      	mov	r0, r8
 80119ba:	f7ff fa6b 	bl	8010e94 <_free_r>
 80119be:	e7e1      	b.n	8011984 <_realloc_r+0x1e>
 80119c0:	4635      	mov	r5, r6
 80119c2:	e7df      	b.n	8011984 <_realloc_r+0x1e>

080119c4 <__swbuf_r>:
 80119c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119c6:	460e      	mov	r6, r1
 80119c8:	4614      	mov	r4, r2
 80119ca:	4605      	mov	r5, r0
 80119cc:	b118      	cbz	r0, 80119d6 <__swbuf_r+0x12>
 80119ce:	6a03      	ldr	r3, [r0, #32]
 80119d0:	b90b      	cbnz	r3, 80119d6 <__swbuf_r+0x12>
 80119d2:	f7ff f965 	bl	8010ca0 <__sinit>
 80119d6:	69a3      	ldr	r3, [r4, #24]
 80119d8:	60a3      	str	r3, [r4, #8]
 80119da:	89a3      	ldrh	r3, [r4, #12]
 80119dc:	071a      	lsls	r2, r3, #28
 80119de:	d525      	bpl.n	8011a2c <__swbuf_r+0x68>
 80119e0:	6923      	ldr	r3, [r4, #16]
 80119e2:	b31b      	cbz	r3, 8011a2c <__swbuf_r+0x68>
 80119e4:	6823      	ldr	r3, [r4, #0]
 80119e6:	6922      	ldr	r2, [r4, #16]
 80119e8:	1a98      	subs	r0, r3, r2
 80119ea:	6963      	ldr	r3, [r4, #20]
 80119ec:	b2f6      	uxtb	r6, r6
 80119ee:	4283      	cmp	r3, r0
 80119f0:	4637      	mov	r7, r6
 80119f2:	dc04      	bgt.n	80119fe <__swbuf_r+0x3a>
 80119f4:	4621      	mov	r1, r4
 80119f6:	4628      	mov	r0, r5
 80119f8:	f7ff ff4a 	bl	8011890 <_fflush_r>
 80119fc:	b9e0      	cbnz	r0, 8011a38 <__swbuf_r+0x74>
 80119fe:	68a3      	ldr	r3, [r4, #8]
 8011a00:	3b01      	subs	r3, #1
 8011a02:	60a3      	str	r3, [r4, #8]
 8011a04:	6823      	ldr	r3, [r4, #0]
 8011a06:	1c5a      	adds	r2, r3, #1
 8011a08:	6022      	str	r2, [r4, #0]
 8011a0a:	701e      	strb	r6, [r3, #0]
 8011a0c:	6962      	ldr	r2, [r4, #20]
 8011a0e:	1c43      	adds	r3, r0, #1
 8011a10:	429a      	cmp	r2, r3
 8011a12:	d004      	beq.n	8011a1e <__swbuf_r+0x5a>
 8011a14:	89a3      	ldrh	r3, [r4, #12]
 8011a16:	07db      	lsls	r3, r3, #31
 8011a18:	d506      	bpl.n	8011a28 <__swbuf_r+0x64>
 8011a1a:	2e0a      	cmp	r6, #10
 8011a1c:	d104      	bne.n	8011a28 <__swbuf_r+0x64>
 8011a1e:	4621      	mov	r1, r4
 8011a20:	4628      	mov	r0, r5
 8011a22:	f7ff ff35 	bl	8011890 <_fflush_r>
 8011a26:	b938      	cbnz	r0, 8011a38 <__swbuf_r+0x74>
 8011a28:	4638      	mov	r0, r7
 8011a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a2c:	4621      	mov	r1, r4
 8011a2e:	4628      	mov	r0, r5
 8011a30:	f000 f806 	bl	8011a40 <__swsetup_r>
 8011a34:	2800      	cmp	r0, #0
 8011a36:	d0d5      	beq.n	80119e4 <__swbuf_r+0x20>
 8011a38:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8011a3c:	e7f4      	b.n	8011a28 <__swbuf_r+0x64>
	...

08011a40 <__swsetup_r>:
 8011a40:	b538      	push	{r3, r4, r5, lr}
 8011a42:	4b2a      	ldr	r3, [pc, #168]	; (8011aec <__swsetup_r+0xac>)
 8011a44:	4605      	mov	r5, r0
 8011a46:	6818      	ldr	r0, [r3, #0]
 8011a48:	460c      	mov	r4, r1
 8011a4a:	b118      	cbz	r0, 8011a54 <__swsetup_r+0x14>
 8011a4c:	6a03      	ldr	r3, [r0, #32]
 8011a4e:	b90b      	cbnz	r3, 8011a54 <__swsetup_r+0x14>
 8011a50:	f7ff f926 	bl	8010ca0 <__sinit>
 8011a54:	89a3      	ldrh	r3, [r4, #12]
 8011a56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011a5a:	0718      	lsls	r0, r3, #28
 8011a5c:	d422      	bmi.n	8011aa4 <__swsetup_r+0x64>
 8011a5e:	06d9      	lsls	r1, r3, #27
 8011a60:	d407      	bmi.n	8011a72 <__swsetup_r+0x32>
 8011a62:	2309      	movs	r3, #9
 8011a64:	602b      	str	r3, [r5, #0]
 8011a66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011a6a:	81a3      	strh	r3, [r4, #12]
 8011a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011a70:	e034      	b.n	8011adc <__swsetup_r+0x9c>
 8011a72:	0758      	lsls	r0, r3, #29
 8011a74:	d512      	bpl.n	8011a9c <__swsetup_r+0x5c>
 8011a76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011a78:	b141      	cbz	r1, 8011a8c <__swsetup_r+0x4c>
 8011a7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011a7e:	4299      	cmp	r1, r3
 8011a80:	d002      	beq.n	8011a88 <__swsetup_r+0x48>
 8011a82:	4628      	mov	r0, r5
 8011a84:	f7ff fa06 	bl	8010e94 <_free_r>
 8011a88:	2300      	movs	r3, #0
 8011a8a:	6363      	str	r3, [r4, #52]	; 0x34
 8011a8c:	89a3      	ldrh	r3, [r4, #12]
 8011a8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011a92:	81a3      	strh	r3, [r4, #12]
 8011a94:	2300      	movs	r3, #0
 8011a96:	6063      	str	r3, [r4, #4]
 8011a98:	6923      	ldr	r3, [r4, #16]
 8011a9a:	6023      	str	r3, [r4, #0]
 8011a9c:	89a3      	ldrh	r3, [r4, #12]
 8011a9e:	f043 0308 	orr.w	r3, r3, #8
 8011aa2:	81a3      	strh	r3, [r4, #12]
 8011aa4:	6923      	ldr	r3, [r4, #16]
 8011aa6:	b94b      	cbnz	r3, 8011abc <__swsetup_r+0x7c>
 8011aa8:	89a3      	ldrh	r3, [r4, #12]
 8011aaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011aae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011ab2:	d003      	beq.n	8011abc <__swsetup_r+0x7c>
 8011ab4:	4621      	mov	r1, r4
 8011ab6:	4628      	mov	r0, r5
 8011ab8:	f000 f840 	bl	8011b3c <__smakebuf_r>
 8011abc:	89a0      	ldrh	r0, [r4, #12]
 8011abe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011ac2:	f010 0301 	ands.w	r3, r0, #1
 8011ac6:	d00a      	beq.n	8011ade <__swsetup_r+0x9e>
 8011ac8:	2300      	movs	r3, #0
 8011aca:	60a3      	str	r3, [r4, #8]
 8011acc:	6963      	ldr	r3, [r4, #20]
 8011ace:	425b      	negs	r3, r3
 8011ad0:	61a3      	str	r3, [r4, #24]
 8011ad2:	6923      	ldr	r3, [r4, #16]
 8011ad4:	b943      	cbnz	r3, 8011ae8 <__swsetup_r+0xa8>
 8011ad6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011ada:	d1c4      	bne.n	8011a66 <__swsetup_r+0x26>
 8011adc:	bd38      	pop	{r3, r4, r5, pc}
 8011ade:	0781      	lsls	r1, r0, #30
 8011ae0:	bf58      	it	pl
 8011ae2:	6963      	ldrpl	r3, [r4, #20]
 8011ae4:	60a3      	str	r3, [r4, #8]
 8011ae6:	e7f4      	b.n	8011ad2 <__swsetup_r+0x92>
 8011ae8:	2000      	movs	r0, #0
 8011aea:	e7f7      	b.n	8011adc <__swsetup_r+0x9c>
 8011aec:	20000168 	.word	0x20000168

08011af0 <__swhatbuf_r>:
 8011af0:	b570      	push	{r4, r5, r6, lr}
 8011af2:	460c      	mov	r4, r1
 8011af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011af8:	2900      	cmp	r1, #0
 8011afa:	b096      	sub	sp, #88	; 0x58
 8011afc:	4615      	mov	r5, r2
 8011afe:	461e      	mov	r6, r3
 8011b00:	da0d      	bge.n	8011b1e <__swhatbuf_r+0x2e>
 8011b02:	89a3      	ldrh	r3, [r4, #12]
 8011b04:	f013 0f80 	tst.w	r3, #128	; 0x80
 8011b08:	f04f 0100 	mov.w	r1, #0
 8011b0c:	bf0c      	ite	eq
 8011b0e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011b12:	2340      	movne	r3, #64	; 0x40
 8011b14:	2000      	movs	r0, #0
 8011b16:	6031      	str	r1, [r6, #0]
 8011b18:	602b      	str	r3, [r5, #0]
 8011b1a:	b016      	add	sp, #88	; 0x58
 8011b1c:	bd70      	pop	{r4, r5, r6, pc}
 8011b1e:	466a      	mov	r2, sp
 8011b20:	f000 f872 	bl	8011c08 <_fstat_r>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	dbec      	blt.n	8011b02 <__swhatbuf_r+0x12>
 8011b28:	9901      	ldr	r1, [sp, #4]
 8011b2a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011b2e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8011b32:	4259      	negs	r1, r3
 8011b34:	4159      	adcs	r1, r3
 8011b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b3a:	e7eb      	b.n	8011b14 <__swhatbuf_r+0x24>

08011b3c <__smakebuf_r>:
 8011b3c:	898b      	ldrh	r3, [r1, #12]
 8011b3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011b40:	079d      	lsls	r5, r3, #30
 8011b42:	4606      	mov	r6, r0
 8011b44:	460c      	mov	r4, r1
 8011b46:	d507      	bpl.n	8011b58 <__smakebuf_r+0x1c>
 8011b48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011b4c:	6023      	str	r3, [r4, #0]
 8011b4e:	6123      	str	r3, [r4, #16]
 8011b50:	2301      	movs	r3, #1
 8011b52:	6163      	str	r3, [r4, #20]
 8011b54:	b002      	add	sp, #8
 8011b56:	bd70      	pop	{r4, r5, r6, pc}
 8011b58:	ab01      	add	r3, sp, #4
 8011b5a:	466a      	mov	r2, sp
 8011b5c:	f7ff ffc8 	bl	8011af0 <__swhatbuf_r>
 8011b60:	9900      	ldr	r1, [sp, #0]
 8011b62:	4605      	mov	r5, r0
 8011b64:	4630      	mov	r0, r6
 8011b66:	f7fe ff4f 	bl	8010a08 <_malloc_r>
 8011b6a:	b948      	cbnz	r0, 8011b80 <__smakebuf_r+0x44>
 8011b6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b70:	059a      	lsls	r2, r3, #22
 8011b72:	d4ef      	bmi.n	8011b54 <__smakebuf_r+0x18>
 8011b74:	f023 0303 	bic.w	r3, r3, #3
 8011b78:	f043 0302 	orr.w	r3, r3, #2
 8011b7c:	81a3      	strh	r3, [r4, #12]
 8011b7e:	e7e3      	b.n	8011b48 <__smakebuf_r+0xc>
 8011b80:	89a3      	ldrh	r3, [r4, #12]
 8011b82:	6020      	str	r0, [r4, #0]
 8011b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b88:	81a3      	strh	r3, [r4, #12]
 8011b8a:	9b00      	ldr	r3, [sp, #0]
 8011b8c:	6163      	str	r3, [r4, #20]
 8011b8e:	9b01      	ldr	r3, [sp, #4]
 8011b90:	6120      	str	r0, [r4, #16]
 8011b92:	b15b      	cbz	r3, 8011bac <__smakebuf_r+0x70>
 8011b94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b98:	4630      	mov	r0, r6
 8011b9a:	f000 f847 	bl	8011c2c <_isatty_r>
 8011b9e:	b128      	cbz	r0, 8011bac <__smakebuf_r+0x70>
 8011ba0:	89a3      	ldrh	r3, [r4, #12]
 8011ba2:	f023 0303 	bic.w	r3, r3, #3
 8011ba6:	f043 0301 	orr.w	r3, r3, #1
 8011baa:	81a3      	strh	r3, [r4, #12]
 8011bac:	89a3      	ldrh	r3, [r4, #12]
 8011bae:	431d      	orrs	r5, r3
 8011bb0:	81a5      	strh	r5, [r4, #12]
 8011bb2:	e7cf      	b.n	8011b54 <__smakebuf_r+0x18>

08011bb4 <memmove>:
 8011bb4:	4288      	cmp	r0, r1
 8011bb6:	b510      	push	{r4, lr}
 8011bb8:	eb01 0402 	add.w	r4, r1, r2
 8011bbc:	d902      	bls.n	8011bc4 <memmove+0x10>
 8011bbe:	4284      	cmp	r4, r0
 8011bc0:	4623      	mov	r3, r4
 8011bc2:	d807      	bhi.n	8011bd4 <memmove+0x20>
 8011bc4:	1e43      	subs	r3, r0, #1
 8011bc6:	42a1      	cmp	r1, r4
 8011bc8:	d008      	beq.n	8011bdc <memmove+0x28>
 8011bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011bd2:	e7f8      	b.n	8011bc6 <memmove+0x12>
 8011bd4:	4402      	add	r2, r0
 8011bd6:	4601      	mov	r1, r0
 8011bd8:	428a      	cmp	r2, r1
 8011bda:	d100      	bne.n	8011bde <memmove+0x2a>
 8011bdc:	bd10      	pop	{r4, pc}
 8011bde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011be2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011be6:	e7f7      	b.n	8011bd8 <memmove+0x24>

08011be8 <_close_r>:
 8011be8:	b538      	push	{r3, r4, r5, lr}
 8011bea:	4d06      	ldr	r5, [pc, #24]	; (8011c04 <_close_r+0x1c>)
 8011bec:	2300      	movs	r3, #0
 8011bee:	4604      	mov	r4, r0
 8011bf0:	4608      	mov	r0, r1
 8011bf2:	602b      	str	r3, [r5, #0]
 8011bf4:	f7ef fed1 	bl	800199a <_close>
 8011bf8:	1c43      	adds	r3, r0, #1
 8011bfa:	d102      	bne.n	8011c02 <_close_r+0x1a>
 8011bfc:	682b      	ldr	r3, [r5, #0]
 8011bfe:	b103      	cbz	r3, 8011c02 <_close_r+0x1a>
 8011c00:	6023      	str	r3, [r4, #0]
 8011c02:	bd38      	pop	{r3, r4, r5, pc}
 8011c04:	200046ec 	.word	0x200046ec

08011c08 <_fstat_r>:
 8011c08:	b538      	push	{r3, r4, r5, lr}
 8011c0a:	4d07      	ldr	r5, [pc, #28]	; (8011c28 <_fstat_r+0x20>)
 8011c0c:	2300      	movs	r3, #0
 8011c0e:	4604      	mov	r4, r0
 8011c10:	4608      	mov	r0, r1
 8011c12:	4611      	mov	r1, r2
 8011c14:	602b      	str	r3, [r5, #0]
 8011c16:	f7ef fecc 	bl	80019b2 <_fstat>
 8011c1a:	1c43      	adds	r3, r0, #1
 8011c1c:	d102      	bne.n	8011c24 <_fstat_r+0x1c>
 8011c1e:	682b      	ldr	r3, [r5, #0]
 8011c20:	b103      	cbz	r3, 8011c24 <_fstat_r+0x1c>
 8011c22:	6023      	str	r3, [r4, #0]
 8011c24:	bd38      	pop	{r3, r4, r5, pc}
 8011c26:	bf00      	nop
 8011c28:	200046ec 	.word	0x200046ec

08011c2c <_isatty_r>:
 8011c2c:	b538      	push	{r3, r4, r5, lr}
 8011c2e:	4d06      	ldr	r5, [pc, #24]	; (8011c48 <_isatty_r+0x1c>)
 8011c30:	2300      	movs	r3, #0
 8011c32:	4604      	mov	r4, r0
 8011c34:	4608      	mov	r0, r1
 8011c36:	602b      	str	r3, [r5, #0]
 8011c38:	f7ef fecb 	bl	80019d2 <_isatty>
 8011c3c:	1c43      	adds	r3, r0, #1
 8011c3e:	d102      	bne.n	8011c46 <_isatty_r+0x1a>
 8011c40:	682b      	ldr	r3, [r5, #0]
 8011c42:	b103      	cbz	r3, 8011c46 <_isatty_r+0x1a>
 8011c44:	6023      	str	r3, [r4, #0]
 8011c46:	bd38      	pop	{r3, r4, r5, pc}
 8011c48:	200046ec 	.word	0x200046ec

08011c4c <_lseek_r>:
 8011c4c:	b538      	push	{r3, r4, r5, lr}
 8011c4e:	4d07      	ldr	r5, [pc, #28]	; (8011c6c <_lseek_r+0x20>)
 8011c50:	4604      	mov	r4, r0
 8011c52:	4608      	mov	r0, r1
 8011c54:	4611      	mov	r1, r2
 8011c56:	2200      	movs	r2, #0
 8011c58:	602a      	str	r2, [r5, #0]
 8011c5a:	461a      	mov	r2, r3
 8011c5c:	f7ef fec4 	bl	80019e8 <_lseek>
 8011c60:	1c43      	adds	r3, r0, #1
 8011c62:	d102      	bne.n	8011c6a <_lseek_r+0x1e>
 8011c64:	682b      	ldr	r3, [r5, #0]
 8011c66:	b103      	cbz	r3, 8011c6a <_lseek_r+0x1e>
 8011c68:	6023      	str	r3, [r4, #0]
 8011c6a:	bd38      	pop	{r3, r4, r5, pc}
 8011c6c:	200046ec 	.word	0x200046ec

08011c70 <_read_r>:
 8011c70:	b538      	push	{r3, r4, r5, lr}
 8011c72:	4d07      	ldr	r5, [pc, #28]	; (8011c90 <_read_r+0x20>)
 8011c74:	4604      	mov	r4, r0
 8011c76:	4608      	mov	r0, r1
 8011c78:	4611      	mov	r1, r2
 8011c7a:	2200      	movs	r2, #0
 8011c7c:	602a      	str	r2, [r5, #0]
 8011c7e:	461a      	mov	r2, r3
 8011c80:	f7ef fe52 	bl	8001928 <_read>
 8011c84:	1c43      	adds	r3, r0, #1
 8011c86:	d102      	bne.n	8011c8e <_read_r+0x1e>
 8011c88:	682b      	ldr	r3, [r5, #0]
 8011c8a:	b103      	cbz	r3, 8011c8e <_read_r+0x1e>
 8011c8c:	6023      	str	r3, [r4, #0]
 8011c8e:	bd38      	pop	{r3, r4, r5, pc}
 8011c90:	200046ec 	.word	0x200046ec

08011c94 <_write_r>:
 8011c94:	b538      	push	{r3, r4, r5, lr}
 8011c96:	4d07      	ldr	r5, [pc, #28]	; (8011cb4 <_write_r+0x20>)
 8011c98:	4604      	mov	r4, r0
 8011c9a:	4608      	mov	r0, r1
 8011c9c:	4611      	mov	r1, r2
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	602a      	str	r2, [r5, #0]
 8011ca2:	461a      	mov	r2, r3
 8011ca4:	f7ef fe5d 	bl	8001962 <_write>
 8011ca8:	1c43      	adds	r3, r0, #1
 8011caa:	d102      	bne.n	8011cb2 <_write_r+0x1e>
 8011cac:	682b      	ldr	r3, [r5, #0]
 8011cae:	b103      	cbz	r3, 8011cb2 <_write_r+0x1e>
 8011cb0:	6023      	str	r3, [r4, #0]
 8011cb2:	bd38      	pop	{r3, r4, r5, pc}
 8011cb4:	200046ec 	.word	0x200046ec

08011cb8 <memcpy>:
 8011cb8:	440a      	add	r2, r1
 8011cba:	4291      	cmp	r1, r2
 8011cbc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011cc0:	d100      	bne.n	8011cc4 <memcpy+0xc>
 8011cc2:	4770      	bx	lr
 8011cc4:	b510      	push	{r4, lr}
 8011cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011cca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011cce:	4291      	cmp	r1, r2
 8011cd0:	d1f9      	bne.n	8011cc6 <memcpy+0xe>
 8011cd2:	bd10      	pop	{r4, pc}

08011cd4 <_malloc_usable_size_r>:
 8011cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011cd8:	1f18      	subs	r0, r3, #4
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	bfbc      	itt	lt
 8011cde:	580b      	ldrlt	r3, [r1, r0]
 8011ce0:	18c0      	addlt	r0, r0, r3
 8011ce2:	4770      	bx	lr

08011ce4 <_init>:
 8011ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ce6:	bf00      	nop
 8011ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cea:	bc08      	pop	{r3}
 8011cec:	469e      	mov	lr, r3
 8011cee:	4770      	bx	lr

08011cf0 <_fini>:
 8011cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cf2:	bf00      	nop
 8011cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cf6:	bc08      	pop	{r3}
 8011cf8:	469e      	mov	lr, r3
 8011cfa:	4770      	bx	lr
