# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:45 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs[24] outs[25] outs[26] outs[27] outs[28] outs[29] outs_valid

.latch       n134 Memory[0][0]  2
.latch       n139 Memory[0][1]  2
.latch       n144 Memory[0][2]  2
.latch       n149 Memory[0][3]  2
.latch       n154 Memory[0][4]  2
.latch       n159 Memory[0][5]  2
.latch       n164 Memory[0][6]  2
.latch       n169 Memory[0][7]  2
.latch       n174 Memory[0][8]  2
.latch       n179 Memory[0][9]  2
.latch       n184 Memory[0][10]  2
.latch       n189 Memory[0][11]  2
.latch       n194 Memory[0][12]  2
.latch       n199 Memory[0][13]  2
.latch       n204 Memory[0][14]  2
.latch       n209 Memory[0][15]  2
.latch       n214 Memory[0][16]  2
.latch       n219 Memory[0][17]  2
.latch       n224 Memory[0][18]  2
.latch       n229 Memory[0][19]  2
.latch       n234 Memory[0][20]  2
.latch       n239 Memory[0][21]  2
.latch       n244 Memory[0][22]  2
.latch       n249 Memory[0][23]  2
.latch       n254 Memory[0][24]  2
.latch       n259 Memory[0][25]  2
.latch       n264 Memory[0][26]  2
.latch       n269 Memory[0][27]  2
.latch       n274 Memory[0][28]  2
.latch       n279 Memory[0][29]  2
.latch       n284 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n161
10 1
.names ins[0] ins_ready new_n162
11 1
.names new_n161 new_n162 n134
00 0
.names Memory[0][1] ins_ready new_n164_1
10 1
.names ins[1] ins_ready new_n165
11 1
.names new_n164_1 new_n165 n139
00 0
.names Memory[0][2] ins_ready new_n167
10 1
.names ins[2] ins_ready new_n168
11 1
.names new_n167 new_n168 n144
00 0
.names Memory[0][3] ins_ready new_n170
10 1
.names ins[3] ins_ready new_n171
11 1
.names new_n170 new_n171 n149
00 0
.names Memory[0][4] ins_ready new_n173
10 1
.names ins[4] ins_ready new_n174_1
11 1
.names new_n173 new_n174_1 n154
00 0
.names Memory[0][5] ins_ready new_n176
10 1
.names ins[5] ins_ready new_n177
11 1
.names new_n176 new_n177 n159
00 0
.names Memory[0][6] ins_ready new_n179_1
10 1
.names ins[6] ins_ready new_n180
11 1
.names new_n179_1 new_n180 n164
00 0
.names Memory[0][7] ins_ready new_n182
10 1
.names ins[7] ins_ready new_n183
11 1
.names new_n182 new_n183 n169
00 0
.names Memory[0][8] ins_ready new_n185
10 1
.names ins[8] ins_ready new_n186
11 1
.names new_n185 new_n186 n174
00 0
.names Memory[0][9] ins_ready new_n188
10 1
.names ins[9] ins_ready new_n189_1
11 1
.names new_n188 new_n189_1 n179
00 0
.names Memory[0][10] ins_ready new_n191
10 1
.names ins[10] ins_ready new_n192
11 1
.names new_n191 new_n192 n184
00 0
.names Memory[0][11] ins_ready new_n194_1
10 1
.names ins[11] ins_ready new_n195
11 1
.names new_n194_1 new_n195 n189
00 0
.names Memory[0][12] ins_ready new_n197
10 1
.names ins[12] ins_ready new_n198
11 1
.names new_n197 new_n198 n194
00 0
.names Memory[0][13] ins_ready new_n200
10 1
.names ins[13] ins_ready new_n201
11 1
.names new_n200 new_n201 n199
00 0
.names Memory[0][14] ins_ready new_n203
10 1
.names ins[14] ins_ready new_n204_1
11 1
.names new_n203 new_n204_1 n204
00 0
.names Memory[0][15] ins_ready new_n206
10 1
.names ins[15] ins_ready new_n207
11 1
.names new_n206 new_n207 n209
00 0
.names Memory[0][16] ins_ready new_n209_1
10 1
.names ins[16] ins_ready new_n210
11 1
.names new_n209_1 new_n210 n214
00 0
.names Memory[0][17] ins_ready new_n212
10 1
.names ins[17] ins_ready new_n213
11 1
.names new_n212 new_n213 n219
00 0
.names Memory[0][18] ins_ready new_n215
10 1
.names ins[18] ins_ready new_n216
11 1
.names new_n215 new_n216 n224
00 0
.names Memory[0][19] ins_ready new_n218
10 1
.names ins[19] ins_ready new_n219_1
11 1
.names new_n218 new_n219_1 n229
00 0
.names Memory[0][20] ins_ready new_n221
10 1
.names ins[20] ins_ready new_n222
11 1
.names new_n221 new_n222 n234
00 0
.names Memory[0][21] ins_ready new_n224_1
10 1
.names ins[21] ins_ready new_n225
11 1
.names new_n224_1 new_n225 n239
00 0
.names Memory[0][22] ins_ready new_n227
10 1
.names ins[22] ins_ready new_n228
11 1
.names new_n227 new_n228 n244
00 0
.names Memory[0][23] ins_ready new_n230
10 1
.names ins[23] ins_ready new_n231
11 1
.names new_n230 new_n231 n249
00 0
.names Memory[0][24] ins_ready new_n233
10 1
.names ins[24] ins_ready new_n234_1
11 1
.names new_n233 new_n234_1 n254
00 0
.names Memory[0][25] ins_ready new_n236
10 1
.names ins[25] ins_ready new_n237
11 1
.names new_n236 new_n237 n259
00 0
.names Memory[0][26] ins_ready new_n239_1
10 1
.names ins[26] ins_ready new_n240
11 1
.names new_n239_1 new_n240 n264
00 0
.names Memory[0][27] ins_ready new_n242
10 1
.names ins[27] ins_ready new_n243
11 1
.names new_n242 new_n243 n269
00 0
.names Memory[0][28] ins_ready new_n245
10 1
.names ins[28] ins_ready new_n246
11 1
.names new_n245 new_n246 n274
00 0
.names Memory[0][29] ins_ready new_n248
10 1
.names ins[29] ins_ready new_n249_1
11 1
.names new_n248 new_n249_1 n279
00 0
.names ins_valid ins_ready new_n251
01 1
.names rst new_n251 n284
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names Memory[0][22] outs[22]
1 1
.names Memory[0][23] outs[23]
1 1
.names Memory[0][24] outs[24]
1 1
.names Memory[0][25] outs[25]
1 1
.names Memory[0][26] outs[26]
1 1
.names Memory[0][27] outs[27]
1 1
.names Memory[0][28] outs[28]
1 1
.names Memory[0][29] outs[29]
1 1
.names control.valid_reg outs_valid
1 1
.end
