# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_1/project_1.srcs/sources_1/new/d_trigger.vhd" \
"../../../../../project_2/project_2.srcs/sources_1/new/dd_trigger.vhd" \
"../../../../project_3.srcs/sources_1/new/sn74ls697.vhd" \
"../../../../project_3.srcs/sim_1/new/sn74ls697_tb.vhd" \

# Do not sort compile order
nosort
