<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>motorController</spirit:name>
  <spirit:version>1.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>motorController_v1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e854a487</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>motorController_v1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e854a487</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ac38483b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b5457a0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>chA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>chB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>right_motor_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>left_motor_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PI_DELTA_T</spirit:name>
        <spirit:displayName>Pi Delta T</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PI_DELTA_T" spirit:bitStringLength="4">&quot;1010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>T_CLK</spirit:name>
        <spirit:displayName>T Clk</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.T_CLK">10</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/motorController_v1_2_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/direction.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/motor_controller.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/motor_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pid.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/qei.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/motorController_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c3eadbd1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/motorController_v1_2_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/direction.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/motor_controller.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/motor_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pid.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/qei.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/motorController_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/motorController_v1_0/data/motorController.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motorController_v1_0/data/motorController.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motorController_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motorController_v1_0/src/motorController.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motorController_v1_0/src/motorController.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motorController_v1_0/src/motorController_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/motorController_v1_2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b5457a0e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">motorController_v1_2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PI_DELTA_T</spirit:name>
      <spirit:displayName>Pi Delta T</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.PI_DELTA_T" spirit:bitStringLength="4">&quot;1010&quot;</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>motorController_v1.2</xilinx:displayName>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-07T18:48:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f20417_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b2b563_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c443333_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb80c59_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfbddb0_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9be4a4_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0c353_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2522fc52_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6877dde1_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c45754a_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3ef7cd_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a154f7_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b86d0d1_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33413fdf_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420d0976_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4ef133_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234978c5_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffdbf0a_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf0169c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efe3552_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffb4a8b_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b5ce1d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d22839_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d4830f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7313b91c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adadc78_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a71ff8_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc90d86_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d449ade_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e583a6d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b325ede_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148aa258_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cccc92_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475c1103_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c88079_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73365194_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70704657_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ccf7c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@badd419_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1420b883_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba32400_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0292bb_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb8c785_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e989f2_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a29ade9_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e5ddcd_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4972c993_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e84fc22_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251203b5_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4a35a2_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c470c33_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31155e20_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6175ee4d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec0849e_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695fdb3_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fe2093_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15682ab2_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7935c232_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796f87e3_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4789472d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb9bd32_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e651e3_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37021d64_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2cf22b_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289da0e8_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506e4b3f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea101de_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcd6594_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0c5936_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db700cf_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dcd298_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d15abd_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294053e4_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3ffca4_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619922a2_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adb349a_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed2cee2_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aad90a4_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c522017_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa728_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2d8fd6_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfd649c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7c2c38_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d25427_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48755c89_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60941f74_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f3fae4_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f35d4da_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f7fbbf_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b32ac1c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ceadf58_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6920bada_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665f2e43_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e243e28_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7606e2d4_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394f51e0_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3117f6b0_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d84430a_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d2bb4f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c6e20d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177105a_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60056c67_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f29ced9_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c2535f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19400c39_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e534b57_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6c2667_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8ec63c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f13b0_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c71aa6_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b965cc_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7ae1ac_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b25221_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76edc79f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234e2ac6_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357ec02f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c478911_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e652c71_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20be8c45_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2ee24e_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3562928e_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6652b303_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52129b1c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19af70df_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab45cb2_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590b24ae_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1091ec_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fcf67cf_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c90b631_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664fbe3a_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701cdba6_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3e05c9_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158a642_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bac572_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688ae53f_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a636084_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7167e9_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467fcd77_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5d5d3_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc36f55_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c069439_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7882016b_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a41d35c_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eab787_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16412ffe_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fc8141_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f11da77_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b33a28_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ac553b_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28714d3d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f5b52d_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27af5822_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61092535_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@877900_ARCHIVE_LOCATION">c:/Users/george/Documents/NGCP_Embedded_SDK/ip/motorController_1.2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a2784a2c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="70c70bbd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="535e6266"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cb508182"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
