0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/glbl.v,1740987824,verilog,,,,glbl,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v,1740987824,verilog,,,,MLDSA_tb,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v,,BU,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v,,CONTR,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v,,Modular_Reduction,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v,1740991447,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Padder.v,,NTT,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v,1740990234,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v,,RU,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v,,mod_add,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v,,mod_mul,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v,,mod_sub,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/round.v,,rom,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v,,CoeffFromHalfByte,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v,,ExpandA,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v,,ExpandMASK,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/F_Permutation.v,,ExpandS,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v,,SampleInBall,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v,,Sampler,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/padder1.v,,mux_gen,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v,1740990321,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v,,Controller,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v,1740988788,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v,,Data_Mem,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v,1740989478,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v,,Data_Path,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v,,Dual_Port_Ram_Single_clk,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/F_Permutation.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak.v,,F_Permutation,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v,,Keccak,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v,1740987427,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v,,MLDSA,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Padder.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v,,Padder,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/padder1.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/rconst.v,,padder1,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/rconst.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v,,rconst,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/round.v,1740987824,verilog,,C:/Users/USER/Desktop/ML_DSA_syn/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v,,round,,,,,,,,
