
*** Running vivado
    with args -log DisplayDemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DisplayDemo.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DisplayDemo.tcl -notrace
Command: synth_design -top DisplayDemo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21505 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1862.410 ; gain = 202.715 ; free physical = 3737 ; free virtual = 15115
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:63]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:69]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:74]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:88]
INFO: [Synth 8-638] synthesizing module 'DisplayDemo' [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/DisplayDemo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/PulseGenerator.vhd:11]
	Parameter k bound to: 125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (1#1) [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/PulseGenerator.vhd:11]
INFO: [Synth 8-638] synthesizing module 'Nexys4DisplayDriver' [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:31]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DisplayDriver' (2#1) [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DisplayDemo' (3#1) [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/sources_1/new/DisplayDemo.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.160 ; gain = 260.465 ; free physical = 3764 ; free virtual = 15143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1926.098 ; gain = 266.402 ; free physical = 3760 ; free virtual = 15139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1926.098 ; gain = 266.402 ; free physical = 3760 ; free virtual = 15139
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.098 ; gain = 0.000 ; free physical = 3755 ; free virtual = 15134
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DisplayDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DisplayDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2059.848 ; gain = 0.000 ; free physical = 3672 ; free virtual = 15052
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.848 ; gain = 0.000 ; free physical = 3672 ; free virtual = 15052
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3736 ; free virtual = 15116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3736 ; free virtual = 15116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3736 ; free virtual = 15116
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3727 ; free virtual = 15107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PulseGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module Nexys4DisplayDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_divider/clkOut_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_driver/s_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_driver/s_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_driver/s_counter_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3713 ; free virtual = 15095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3590 ; free virtual = 14973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3590 ; free virtual = 14973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3589 ; free virtual = 14972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |IBUF |     2|
|3     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3584 ; free virtual = 14967
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2059.848 ; gain = 266.402 ; free physical = 3637 ; free virtual = 15020
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2059.848 ; gain = 400.152 ; free physical = 3637 ; free virtual = 15020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.848 ; gain = 0.000 ; free physical = 3705 ; free virtual = 15088
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.848 ; gain = 0.000 ; free physical = 3636 ; free virtual = 15019
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2059.848 ; gain = 580.414 ; free physical = 3771 ; free virtual = 15154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.848 ; gain = 0.000 ; free physical = 3771 ; free virtual = 15154
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/UA/4Ano/CR/three/Nexys4DisplayDriver/Nexys4DisplayDriver.runs/synth_1/DisplayDemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DisplayDemo_utilization_synth.rpt -pb DisplayDemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 29 22:34:06 2020...
