
../repos/dvidelabs-flatcc-3b39ef7/test/monster_test_solo/monster_test_solo:     file format elf32-littlearm


Disassembly of section .init:

000126ec <.init>:
   126ec:	push	{r3, lr}
   126f0:	bl	127f0 <_start@@Base+0x3c>
   126f4:	pop	{r3, pc}

Disassembly of section .plt:

000126f8 <free@plt-0x14>:
   126f8:	push	{lr}		; (str lr, [sp, #-4]!)
   126fc:	ldr	lr, [pc, #4]	; 12708 <free@plt-0x4>
   12700:	add	lr, pc, lr
   12704:	ldr	pc, [lr, #8]!
   12708:	strdeq	ip, [r1], -r8

0001270c <free@plt>:
   1270c:	add	ip, pc, #0, 12
   12710:	add	ip, ip, #28, 20	; 0x1c000
   12714:	ldr	pc, [ip, #2296]!	; 0x8f8

00012718 <memcpy@plt>:
   12718:	add	ip, pc, #0, 12
   1271c:	add	ip, ip, #28, 20	; 0x1c000
   12720:	ldr	pc, [ip, #2288]!	; 0x8f0

00012724 <memcmp@plt>:
   12724:	add	ip, pc, #0, 12
   12728:	add	ip, ip, #28, 20	; 0x1c000
   1272c:	ldr	pc, [ip, #2280]!	; 0x8e8

00012730 <realloc@plt>:
   12730:	add	ip, pc, #0, 12
   12734:	add	ip, ip, #28, 20	; 0x1c000
   12738:	ldr	pc, [ip, #2272]!	; 0x8e0

0001273c <malloc@plt>:
   1273c:	add	ip, pc, #0, 12
   12740:	add	ip, ip, #28, 20	; 0x1c000
   12744:	ldr	pc, [ip, #2264]!	; 0x8d8

00012748 <__libc_start_main@plt>:
   12748:	add	ip, pc, #0, 12
   1274c:	add	ip, ip, #28, 20	; 0x1c000
   12750:	ldr	pc, [ip, #2256]!	; 0x8d0

00012754 <__gmon_start__@plt>:
   12754:	add	ip, pc, #0, 12
   12758:	add	ip, ip, #28, 20	; 0x1c000
   1275c:	ldr	pc, [ip, #2248]!	; 0x8c8

00012760 <strlen@plt>:
   12760:	add	ip, pc, #0, 12
   12764:	add	ip, ip, #28, 20	; 0x1c000
   12768:	ldr	pc, [ip, #2240]!	; 0x8c0

0001276c <posix_memalign@plt>:
   1276c:	add	ip, pc, #0, 12
   12770:	add	ip, ip, #28, 20	; 0x1c000
   12774:	ldr	pc, [ip, #2232]!	; 0x8b8

00012778 <memset@plt>:
   12778:	add	ip, pc, #0, 12
   1277c:	add	ip, ip, #28, 20	; 0x1c000
   12780:	ldr	pc, [ip, #2224]!	; 0x8b0

00012784 <strncpy@plt>:
   12784:	add	ip, pc, #0, 12
   12788:	add	ip, ip, #28, 20	; 0x1c000
   1278c:	ldr	pc, [ip, #2216]!	; 0x8a8

00012790 <memchr@plt>:
   12790:	add	ip, pc, #0, 12
   12794:	add	ip, ip, #28, 20	; 0x1c000
   12798:	ldr	pc, [ip, #2208]!	; 0x8a0

0001279c <abort@plt>:
   1279c:	add	ip, pc, #0, 12
   127a0:	add	ip, ip, #28, 20	; 0x1c000
   127a4:	ldr	pc, [ip, #2200]!	; 0x898

000127a8 <__assert_fail@plt>:
   127a8:	add	ip, pc, #0, 12
   127ac:	add	ip, ip, #28, 20	; 0x1c000
   127b0:	ldr	pc, [ip, #2192]!	; 0x890

Disassembly of section .text:

000127b4 <_start@@Base>:
   127b4:	mov	fp, #0
   127b8:	mov	lr, #0
   127bc:	pop	{r1}		; (ldr r1, [sp], #4)
   127c0:	mov	r2, sp
   127c4:	push	{r2}		; (str r2, [sp, #-4]!)
   127c8:	push	{r0}		; (str r0, [sp, #-4]!)
   127cc:	ldr	ip, [pc, #16]	; 127e4 <_start@@Base+0x30>
   127d0:	push	{ip}		; (str ip, [sp, #-4]!)
   127d4:	ldr	r0, [pc, #12]	; 127e8 <_start@@Base+0x34>
   127d8:	ldr	r3, [pc, #12]	; 127ec <_start@@Base+0x38>
   127dc:	bl	12748 <__libc_start_main@plt>
   127e0:	bl	1279c <abort@plt>
   127e4:	andeq	sp, r1, r0, ror #8
   127e8:	andeq	r2, r1, r4, lsr #17
   127ec:	andeq	sp, r1, r0, lsl #8
   127f0:	ldr	r3, [pc, #20]	; 1280c <_start@@Base+0x58>
   127f4:	ldr	r2, [pc, #20]	; 12810 <_start@@Base+0x5c>
   127f8:	add	r3, pc, r3
   127fc:	ldr	r2, [r3, r2]
   12800:	cmp	r2, #0
   12804:	bxeq	lr
   12808:	b	12754 <__gmon_start__@plt>
   1280c:	andeq	ip, r1, r0, lsl #16
   12810:	andeq	r0, r0, r8, asr #32
   12814:	ldr	r0, [pc, #24]	; 12834 <_start@@Base+0x80>
   12818:	ldr	r3, [pc, #24]	; 12838 <_start@@Base+0x84>
   1281c:	cmp	r3, r0
   12820:	bxeq	lr
   12824:	ldr	r3, [pc, #16]	; 1283c <_start@@Base+0x88>
   12828:	cmp	r3, #0
   1282c:	bxeq	lr
   12830:	bx	r3
   12834:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   12838:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   1283c:	andeq	r0, r0, r0
   12840:	ldr	r0, [pc, #36]	; 1286c <_start@@Base+0xb8>
   12844:	ldr	r1, [pc, #36]	; 12870 <_start@@Base+0xbc>
   12848:	sub	r1, r1, r0
   1284c:	asr	r1, r1, #2
   12850:	add	r1, r1, r1, lsr #31
   12854:	asrs	r1, r1, #1
   12858:	bxeq	lr
   1285c:	ldr	r3, [pc, #16]	; 12874 <_start@@Base+0xc0>
   12860:	cmp	r3, #0
   12864:	bxeq	lr
   12868:	bx	r3
   1286c:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   12870:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   12874:	andeq	r0, r0, r0
   12878:	push	{r4, lr}
   1287c:	ldr	r4, [pc, #24]	; 1289c <_start@@Base+0xe8>
   12880:	ldrb	r3, [r4]
   12884:	cmp	r3, #0
   12888:	popne	{r4, pc}
   1288c:	bl	12814 <_start@@Base+0x60>
   12890:	mov	r3, #1
   12894:	strb	r3, [r4]
   12898:	pop	{r4, pc}
   1289c:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   128a0:	b	12840 <_start@@Base+0x8c>

000128a4 <main@@Base>:
   128a4:	push	{r4, r5, fp, lr}
   128a8:	add	fp, sp, #8
   128ac:	sub	sp, sp, #280	; 0x118
   128b0:	movw	r2, #0
   128b4:	str	r2, [fp, #-12]
   128b8:	str	r0, [fp, #-16]
   128bc:	str	r1, [fp, #-20]	; 0xffffffec
   128c0:	add	r0, sp, #24
   128c4:	str	r0, [sp, #20]
   128c8:	ldr	r0, [sp, #20]
   128cc:	bl	141e4 <flatcc_builder_init@@Base>
   128d0:	ldr	r1, [sp, #20]
   128d4:	str	r0, [sp, #16]
   128d8:	mov	r0, r1
   128dc:	bl	12948 <main@@Base+0xa4>
   128e0:	ldr	r1, [pc, #92]	; 12944 <main@@Base+0xa0>
   128e4:	add	r1, pc, r1
   128e8:	ldr	r2, [sp, #20]
   128ec:	str	r0, [sp, #12]
   128f0:	mov	r0, r2
   128f4:	bl	12998 <main@@Base+0xf4>
   128f8:	ldr	r1, [sp, #20]
   128fc:	str	r0, [sp, #8]
   12900:	mov	r0, r1
   12904:	bl	129e4 <main@@Base+0x140>
   12908:	ldr	r1, [sp, #20]
   1290c:	str	r0, [sp, #4]
   12910:	mov	r0, r1
   12914:	sub	r1, fp, #32
   12918:	bl	19638 <flatcc_builder_get_direct_buffer@@Base>
   1291c:	str	r0, [fp, #-28]	; 0xffffffe4
   12920:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12924:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12928:	bl	12a24 <main@@Base+0x180>
   1292c:	str	r0, [fp, #-24]	; 0xffffffe8
   12930:	ldr	r0, [sp, #20]
   12934:	bl	14490 <flatcc_builder_clear@@Base>
   12938:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1293c:	sub	sp, fp, #8
   12940:	pop	{r4, r5, fp, pc}
   12944:	andeq	sl, r0, r4, lsl #23
   12948:	push	{fp, lr}
   1294c:	mov	fp, sp
   12950:	sub	sp, sp, #8
   12954:	ldr	r1, [pc, #56]	; 12994 <main@@Base+0xf0>
   12958:	add	r1, pc, r1
   1295c:	str	r0, [sp, #4]
   12960:	ldr	r0, [sp, #4]
   12964:	bl	12a64 <main@@Base+0x1c0>
   12968:	cmp	r0, #0
   1296c:	beq	1297c <main@@Base+0xd8>
   12970:	mvn	r0, #0
   12974:	str	r0, [sp]
   12978:	b	12988 <main@@Base+0xe4>
   1297c:	ldr	r0, [sp, #4]
   12980:	bl	12a98 <main@@Base+0x1f4>
   12984:	str	r0, [sp]
   12988:	ldr	r0, [sp]
   1298c:	mov	sp, fp
   12990:	pop	{fp, pc}
   12994:	andeq	sl, r0, sl, lsl fp
   12998:	push	{fp, lr}
   1299c:	mov	fp, sp
   129a0:	sub	sp, sp, #16
   129a4:	str	r0, [fp, #-4]
   129a8:	str	r1, [sp, #8]
   129ac:	ldr	r0, [fp, #-4]
   129b0:	ldr	r1, [fp, #-4]
   129b4:	ldr	r2, [sp, #8]
   129b8:	str	r0, [sp, #4]
   129bc:	mov	r0, r1
   129c0:	mov	r1, r2
   129c4:	bl	18ec8 <flatcc_builder_create_string_str@@Base>
   129c8:	ldr	r1, [sp, #4]
   129cc:	str	r0, [sp]
   129d0:	mov	r0, r1
   129d4:	ldr	r1, [sp]
   129d8:	bl	12abc <main@@Base+0x218>
   129dc:	mov	sp, fp
   129e0:	pop	{fp, pc}
   129e4:	push	{fp, lr}
   129e8:	mov	fp, sp
   129ec:	sub	sp, sp, #16
   129f0:	str	r0, [fp, #-4]
   129f4:	ldr	r0, [fp, #-4]
   129f8:	ldr	r1, [fp, #-4]
   129fc:	str	r0, [sp, #8]
   12a00:	mov	r0, r1
   12a04:	bl	12b50 <main@@Base+0x2ac>
   12a08:	ldr	r1, [sp, #8]
   12a0c:	str	r0, [sp, #4]
   12a10:	mov	r0, r1
   12a14:	ldr	r1, [sp, #4]
   12a18:	bl	12b28 <main@@Base+0x284>
   12a1c:	mov	sp, fp
   12a20:	pop	{fp, pc}
   12a24:	push	{fp, lr}
   12a28:	mov	fp, sp
   12a2c:	sub	sp, sp, #8
   12a30:	ldr	r2, [pc, #36]	; 12a5c <main@@Base+0x1b8>
   12a34:	add	r2, pc, r2
   12a38:	ldr	r3, [pc, #32]	; 12a60 <main@@Base+0x1bc>
   12a3c:	add	r3, pc, r3
   12a40:	str	r0, [sp, #4]
   12a44:	str	r1, [sp]
   12a48:	ldr	r0, [sp, #4]
   12a4c:	ldr	r1, [sp]
   12a50:	bl	1c4bc <flatcc_verify_table_as_root@@Base>
   12a54:	mov	sp, fp
   12a58:	pop	{fp, pc}
   12a5c:	andeq	sl, r0, lr, lsr sl
   12a60:	andeq	r0, r0, ip, ror r1
   12a64:	push	{fp, lr}
   12a68:	mov	fp, sp
   12a6c:	sub	sp, sp, #8
   12a70:	str	r0, [sp, #4]
   12a74:	str	r1, [sp]
   12a78:	ldr	r0, [sp, #4]
   12a7c:	ldr	r1, [sp]
   12a80:	movw	r2, #0
   12a84:	uxth	r2, r2
   12a88:	movw	r3, #0
   12a8c:	bl	15320 <flatcc_builder_start_buffer@@Base>
   12a90:	mov	sp, fp
   12a94:	pop	{fp, pc}
   12a98:	push	{fp, lr}
   12a9c:	mov	fp, sp
   12aa0:	sub	sp, sp, #8
   12aa4:	str	r0, [sp, #4]
   12aa8:	ldr	r0, [sp, #4]
   12aac:	movw	r1, #36	; 0x24
   12ab0:	bl	16a48 <flatcc_builder_start_table@@Base>
   12ab4:	mov	sp, fp
   12ab8:	pop	{fp, pc}
   12abc:	push	{fp, lr}
   12ac0:	mov	fp, sp
   12ac4:	sub	sp, sp, #16
   12ac8:	str	r0, [fp, #-4]
   12acc:	str	r1, [sp, #8]
   12ad0:	ldr	r0, [sp, #8]
   12ad4:	cmp	r0, #0
   12ad8:	beq	12b10 <main@@Base+0x26c>
   12adc:	ldr	r0, [fp, #-4]
   12ae0:	movw	r1, #3
   12ae4:	bl	181bc <flatcc_builder_table_add_offset@@Base>
   12ae8:	str	r0, [sp, #4]
   12aec:	movw	r1, #0
   12af0:	cmp	r0, r1
   12af4:	beq	12b10 <main@@Base+0x26c>
   12af8:	ldr	r0, [sp, #8]
   12afc:	ldr	r1, [sp, #4]
   12b00:	str	r0, [r1]
   12b04:	movw	r0, #0
   12b08:	str	r0, [sp]
   12b0c:	b	12b1c <main@@Base+0x278>
   12b10:	mvn	r0, #0
   12b14:	str	r0, [sp]
   12b18:	b	12b1c <main@@Base+0x278>
   12b1c:	ldr	r0, [sp]
   12b20:	mov	sp, fp
   12b24:	pop	{fp, pc}
   12b28:	push	{fp, lr}
   12b2c:	mov	fp, sp
   12b30:	sub	sp, sp, #8
   12b34:	str	r0, [sp, #4]
   12b38:	str	r1, [sp]
   12b3c:	ldr	r0, [sp, #4]
   12b40:	ldr	r1, [sp]
   12b44:	bl	15664 <flatcc_builder_end_buffer@@Base>
   12b48:	mov	sp, fp
   12b4c:	pop	{fp, pc}
   12b50:	push	{fp, lr}
   12b54:	mov	fp, sp
   12b58:	sub	sp, sp, #8
   12b5c:	ldr	r1, [pc, #76]	; 12bb0 <main@@Base+0x30c>
   12b60:	add	r1, pc, r1
   12b64:	str	r0, [sp, #4]
   12b68:	ldr	r0, [sp, #4]
   12b6c:	movw	r2, #1
   12b70:	bl	175c0 <flatcc_builder_check_required@@Base>
   12b74:	cmp	r0, #0
   12b78:	beq	12b80 <main@@Base+0x2dc>
   12b7c:	b	12ba0 <main@@Base+0x2fc>
   12b80:	ldr	r0, [pc, #44]	; 12bb4 <main@@Base+0x310>
   12b84:	add	r0, pc, r0
   12b88:	ldr	r1, [pc, #40]	; 12bb8 <main@@Base+0x314>
   12b8c:	add	r1, pc, r1
   12b90:	ldr	r2, [pc, #36]	; 12bbc <main@@Base+0x318>
   12b94:	add	r3, pc, r2
   12b98:	movw	r2, #2398	; 0x95e
   12b9c:	bl	127a8 <__assert_fail@plt>
   12ba0:	ldr	r0, [sp, #4]
   12ba4:	bl	176b0 <flatcc_builder_end_table@@Base>
   12ba8:	mov	sp, fp
   12bac:	pop	{fp, pc}
   12bb0:	andeq	sl, r0, r2, lsl #21
   12bb4:	strdeq	sl, [r0], -r3
   12bb8:	andeq	sl, r0, sp, lsl #19
   12bbc:	strdeq	sl, [r0], -ip
   12bc0:	push	{fp, lr}
   12bc4:	mov	fp, sp
   12bc8:	sub	sp, sp, #56	; 0x38
   12bcc:	str	r0, [fp, #-8]
   12bd0:	ldr	r0, [fp, #-8]
   12bd4:	movw	r1, #0
   12bd8:	uxth	r1, r1
   12bdc:	movw	r2, #32
   12be0:	movw	r3, #16
   12be4:	uxth	r3, r3
   12be8:	bl	1ad00 <flatcc_verify_field@@Base>
   12bec:	str	r0, [fp, #-12]
   12bf0:	cmp	r0, #0
   12bf4:	beq	12c04 <main@@Base+0x360>
   12bf8:	ldr	r0, [fp, #-12]
   12bfc:	str	r0, [fp, #-4]
   12c00:	b	13390 <main@@Base+0xaec>
   12c04:	ldr	r0, [fp, #-8]
   12c08:	movw	r1, #2
   12c0c:	uxth	r2, r1
   12c10:	str	r1, [fp, #-16]
   12c14:	mov	r1, r2
   12c18:	movw	r2, #2
   12c1c:	ldr	r3, [fp, #-16]
   12c20:	uxth	r3, r3
   12c24:	bl	1ad00 <flatcc_verify_field@@Base>
   12c28:	str	r0, [fp, #-12]
   12c2c:	cmp	r0, #0
   12c30:	beq	12c40 <main@@Base+0x39c>
   12c34:	ldr	r0, [fp, #-12]
   12c38:	str	r0, [fp, #-4]
   12c3c:	b	13390 <main@@Base+0xaec>
   12c40:	ldr	r0, [fp, #-8]
   12c44:	movw	r1, #1
   12c48:	uxth	r1, r1
   12c4c:	movw	r2, #2
   12c50:	movw	r3, #2
   12c54:	uxth	r3, r3
   12c58:	bl	1ad00 <flatcc_verify_field@@Base>
   12c5c:	str	r0, [fp, #-12]
   12c60:	cmp	r0, #0
   12c64:	beq	12c74 <main@@Base+0x3d0>
   12c68:	ldr	r0, [fp, #-12]
   12c6c:	str	r0, [fp, #-4]
   12c70:	b	13390 <main@@Base+0xaec>
   12c74:	ldr	r0, [fp, #-8]
   12c78:	movw	r1, #3
   12c7c:	uxth	r1, r1
   12c80:	movw	r2, #1
   12c84:	bl	1af0c <flatcc_verify_string_field@@Base>
   12c88:	str	r0, [fp, #-12]
   12c8c:	cmp	r0, #0
   12c90:	beq	12ca0 <main@@Base+0x3fc>
   12c94:	ldr	r0, [fp, #-12]
   12c98:	str	r0, [fp, #-4]
   12c9c:	b	13390 <main@@Base+0xaec>
   12ca0:	ldr	r0, [fp, #-8]
   12ca4:	movw	r1, #6
   12ca8:	uxth	r1, r1
   12cac:	movw	r2, #1
   12cb0:	movw	r3, #1
   12cb4:	uxth	r3, r3
   12cb8:	bl	1ad00 <flatcc_verify_field@@Base>
   12cbc:	str	r0, [fp, #-12]
   12cc0:	cmp	r0, #0
   12cc4:	beq	12cd4 <main@@Base+0x430>
   12cc8:	ldr	r0, [fp, #-12]
   12ccc:	str	r0, [fp, #-4]
   12cd0:	b	13390 <main@@Base+0xaec>
   12cd4:	ldr	r0, [fp, #-8]
   12cd8:	movw	r1, #5
   12cdc:	uxth	r1, r1
   12ce0:	movw	r2, #0
   12ce4:	movw	r3, #1
   12ce8:	movw	ip, #1
   12cec:	uxth	ip, ip
   12cf0:	str	ip, [sp]
   12cf4:	mvn	ip, #0
   12cf8:	str	ip, [sp, #4]
   12cfc:	bl	1b268 <flatcc_verify_vector_field@@Base>
   12d00:	str	r0, [fp, #-12]
   12d04:	cmp	r0, #0
   12d08:	beq	12d18 <main@@Base+0x474>
   12d0c:	ldr	r0, [fp, #-12]
   12d10:	str	r0, [fp, #-4]
   12d14:	b	13390 <main@@Base+0xaec>
   12d18:	ldr	r0, [pc, #1660]	; 1339c <main@@Base+0xaf8>
   12d1c:	add	r3, pc, r0
   12d20:	ldr	r0, [fp, #-8]
   12d24:	movw	r1, #11
   12d28:	uxth	r1, r1
   12d2c:	movw	r2, #0
   12d30:	bl	1bae0 <flatcc_verify_table_vector_field@@Base>
   12d34:	str	r0, [fp, #-12]
   12d38:	cmp	r0, #0
   12d3c:	beq	12d4c <main@@Base+0x4a8>
   12d40:	ldr	r0, [fp, #-12]
   12d44:	str	r0, [fp, #-4]
   12d48:	b	13390 <main@@Base+0xaec>
   12d4c:	ldr	r0, [fp, #-8]
   12d50:	movw	r1, #10
   12d54:	uxth	r1, r1
   12d58:	movw	r2, #0
   12d5c:	bl	1b49c <flatcc_verify_string_vector_field@@Base>
   12d60:	str	r0, [fp, #-12]
   12d64:	cmp	r0, #0
   12d68:	beq	12d78 <main@@Base+0x4d4>
   12d6c:	ldr	r0, [fp, #-12]
   12d70:	str	r0, [fp, #-4]
   12d74:	b	13390 <main@@Base+0xaec>
   12d78:	ldr	r0, [fp, #-8]
   12d7c:	movw	r1, #28
   12d80:	uxth	r1, r1
   12d84:	movw	r2, #0
   12d88:	bl	1b49c <flatcc_verify_string_vector_field@@Base>
   12d8c:	str	r0, [fp, #-12]
   12d90:	cmp	r0, #0
   12d94:	beq	12da4 <main@@Base+0x500>
   12d98:	ldr	r0, [fp, #-12]
   12d9c:	str	r0, [fp, #-4]
   12da0:	b	13390 <main@@Base+0xaec>
   12da4:	ldr	r0, [fp, #-8]
   12da8:	movw	r1, #24
   12dac:	uxth	r1, r1
   12db0:	movw	r2, #0
   12db4:	movw	r3, #1
   12db8:	movw	ip, #1
   12dbc:	uxth	ip, ip
   12dc0:	str	ip, [sp]
   12dc4:	mvn	ip, #0
   12dc8:	str	ip, [sp, #4]
   12dcc:	bl	1b268 <flatcc_verify_vector_field@@Base>
   12dd0:	str	r0, [fp, #-12]
   12dd4:	cmp	r0, #0
   12dd8:	beq	12de8 <main@@Base+0x544>
   12ddc:	ldr	r0, [fp, #-12]
   12de0:	str	r0, [fp, #-4]
   12de4:	b	13390 <main@@Base+0xaec>
   12de8:	ldr	r0, [pc, #1456]	; 133a0 <main@@Base+0xafc>
   12dec:	ldr	r1, [fp, #-8]
   12df0:	str	r0, [fp, #-20]	; 0xffffffec
   12df4:	mov	r0, r1
   12df8:	movw	r1, #29
   12dfc:	uxth	r1, r1
   12e00:	movw	r2, #0
   12e04:	movw	r3, #8
   12e08:	movw	ip, #4
   12e0c:	uxth	ip, ip
   12e10:	str	ip, [sp]
   12e14:	ldr	ip, [fp, #-20]	; 0xffffffec
   12e18:	str	ip, [sp, #4]
   12e1c:	bl	1b268 <flatcc_verify_vector_field@@Base>
   12e20:	str	r0, [fp, #-12]
   12e24:	cmp	r0, #0
   12e28:	beq	12e38 <main@@Base+0x594>
   12e2c:	ldr	r0, [fp, #-12]
   12e30:	str	r0, [fp, #-4]
   12e34:	b	13390 <main@@Base+0xaec>
   12e38:	ldr	r0, [pc, #1380]	; 133a4 <main@@Base+0xb00>
   12e3c:	add	r3, pc, r0
   12e40:	ldr	r0, [fp, #-8]
   12e44:	movw	r1, #12
   12e48:	uxth	r1, r1
   12e4c:	movw	r2, #0
   12e50:	bl	1b71c <flatcc_verify_table_field@@Base>
   12e54:	str	r0, [fp, #-12]
   12e58:	cmp	r0, #0
   12e5c:	beq	12e6c <main@@Base+0x5c8>
   12e60:	ldr	r0, [fp, #-12]
   12e64:	str	r0, [fp, #-4]
   12e68:	b	13390 <main@@Base+0xaec>
   12e6c:	ldr	r0, [pc, #1332]	; 133a8 <main@@Base+0xb04>
   12e70:	add	r3, pc, r0
   12e74:	ldr	r0, [fp, #-8]
   12e78:	movw	r1, #8
   12e7c:	uxth	r1, r1
   12e80:	movw	r2, #0
   12e84:	bl	1c968 <flatcc_verify_union_field@@Base>
   12e88:	str	r0, [fp, #-12]
   12e8c:	cmp	r0, #0
   12e90:	beq	12ea0 <main@@Base+0x5fc>
   12e94:	ldr	r0, [fp, #-12]
   12e98:	str	r0, [fp, #-4]
   12e9c:	b	13390 <main@@Base+0xaec>
   12ea0:	ldr	r0, [pc, #1284]	; 133ac <main@@Base+0xb08>
   12ea4:	ldr	r1, [fp, #-8]
   12ea8:	str	r0, [fp, #-24]	; 0xffffffe8
   12eac:	mov	r0, r1
   12eb0:	movw	r1, #9
   12eb4:	uxth	r1, r1
   12eb8:	movw	r2, #0
   12ebc:	movw	r3, #4
   12ec0:	movw	ip, #2
   12ec4:	uxth	ip, ip
   12ec8:	str	ip, [sp]
   12ecc:	ldr	ip, [fp, #-24]	; 0xffffffe8
   12ed0:	str	ip, [sp, #4]
   12ed4:	bl	1b268 <flatcc_verify_vector_field@@Base>
   12ed8:	str	r0, [fp, #-12]
   12edc:	cmp	r0, #0
   12ee0:	beq	12ef0 <main@@Base+0x64c>
   12ee4:	ldr	r0, [fp, #-12]
   12ee8:	str	r0, [fp, #-4]
   12eec:	b	13390 <main@@Base+0xaec>
   12ef0:	ldr	r0, [pc, #1204]	; 133ac <main@@Base+0xb08>
   12ef4:	ldr	r1, [fp, #-8]
   12ef8:	str	r0, [sp, #28]
   12efc:	mov	r0, r1
   12f00:	movw	r1, #31
   12f04:	uxth	r1, r1
   12f08:	movw	r2, #0
   12f0c:	movw	r3, #4
   12f10:	movw	ip, #2
   12f14:	uxth	ip, ip
   12f18:	str	ip, [sp]
   12f1c:	ldr	ip, [sp, #28]
   12f20:	str	ip, [sp, #4]
   12f24:	bl	1b268 <flatcc_verify_vector_field@@Base>
   12f28:	str	r0, [fp, #-12]
   12f2c:	cmp	r0, #0
   12f30:	beq	12f40 <main@@Base+0x69c>
   12f34:	ldr	r0, [fp, #-12]
   12f38:	str	r0, [fp, #-4]
   12f3c:	b	13390 <main@@Base+0xaec>
   12f40:	ldr	r0, [pc, #1128]	; 133b0 <main@@Base+0xb0c>
   12f44:	add	r0, pc, r0
   12f48:	ldr	r1, [fp, #-8]
   12f4c:	str	r0, [sp, #24]
   12f50:	mov	r0, r1
   12f54:	movw	r1, #13
   12f58:	uxth	r1, r1
   12f5c:	movw	r2, #0
   12f60:	str	r2, [sp, #20]
   12f64:	ldr	r3, [sp, #20]
   12f68:	movw	ip, #1
   12f6c:	uxth	ip, ip
   12f70:	str	ip, [sp]
   12f74:	ldr	ip, [sp, #24]
   12f78:	str	ip, [sp, #4]
   12f7c:	bl	1c7c0 <flatcc_verify_table_as_nested_root@@Base>
   12f80:	str	r0, [fp, #-12]
   12f84:	cmp	r0, #0
   12f88:	beq	12f98 <main@@Base+0x6f4>
   12f8c:	ldr	r0, [fp, #-12]
   12f90:	str	r0, [fp, #-4]
   12f94:	b	13390 <main@@Base+0xaec>
   12f98:	ldr	r0, [pc, #1044]	; 133b4 <main@@Base+0xb10>
   12f9c:	add	r3, pc, r0
   12fa0:	ldr	r0, [fp, #-8]
   12fa4:	movw	r1, #14
   12fa8:	uxth	r1, r1
   12fac:	movw	r2, #0
   12fb0:	bl	1b71c <flatcc_verify_table_field@@Base>
   12fb4:	str	r0, [fp, #-12]
   12fb8:	cmp	r0, #0
   12fbc:	beq	12fcc <main@@Base+0x728>
   12fc0:	ldr	r0, [fp, #-12]
   12fc4:	str	r0, [fp, #-4]
   12fc8:	b	13390 <main@@Base+0xaec>
   12fcc:	ldr	r0, [fp, #-8]
   12fd0:	movw	r1, #15
   12fd4:	uxth	r1, r1
   12fd8:	movw	r2, #1
   12fdc:	movw	r3, #1
   12fe0:	uxth	r3, r3
   12fe4:	bl	1ad00 <flatcc_verify_field@@Base>
   12fe8:	str	r0, [fp, #-12]
   12fec:	cmp	r0, #0
   12ff0:	beq	13000 <main@@Base+0x75c>
   12ff4:	ldr	r0, [fp, #-12]
   12ff8:	str	r0, [fp, #-4]
   12ffc:	b	13390 <main@@Base+0xaec>
   13000:	ldr	r0, [fp, #-8]
   13004:	movw	r1, #16
   13008:	uxth	r1, r1
   1300c:	movw	r2, #4
   13010:	movw	r3, #4
   13014:	uxth	r3, r3
   13018:	bl	1ad00 <flatcc_verify_field@@Base>
   1301c:	str	r0, [fp, #-12]
   13020:	cmp	r0, #0
   13024:	beq	13034 <main@@Base+0x790>
   13028:	ldr	r0, [fp, #-12]
   1302c:	str	r0, [fp, #-4]
   13030:	b	13390 <main@@Base+0xaec>
   13034:	ldr	r0, [fp, #-8]
   13038:	movw	r1, #17
   1303c:	uxth	r1, r1
   13040:	movw	r2, #4
   13044:	movw	r3, #4
   13048:	uxth	r3, r3
   1304c:	bl	1ad00 <flatcc_verify_field@@Base>
   13050:	str	r0, [fp, #-12]
   13054:	cmp	r0, #0
   13058:	beq	13068 <main@@Base+0x7c4>
   1305c:	ldr	r0, [fp, #-12]
   13060:	str	r0, [fp, #-4]
   13064:	b	13390 <main@@Base+0xaec>
   13068:	ldr	r0, [fp, #-8]
   1306c:	movw	r1, #18
   13070:	uxth	r1, r1
   13074:	movw	r2, #8
   13078:	movw	r3, #8
   1307c:	uxth	r3, r3
   13080:	bl	1ad00 <flatcc_verify_field@@Base>
   13084:	str	r0, [fp, #-12]
   13088:	cmp	r0, #0
   1308c:	beq	1309c <main@@Base+0x7f8>
   13090:	ldr	r0, [fp, #-12]
   13094:	str	r0, [fp, #-4]
   13098:	b	13390 <main@@Base+0xaec>
   1309c:	ldr	r0, [fp, #-8]
   130a0:	movw	r1, #19
   130a4:	uxth	r1, r1
   130a8:	movw	r2, #8
   130ac:	movw	r3, #8
   130b0:	uxth	r3, r3
   130b4:	bl	1ad00 <flatcc_verify_field@@Base>
   130b8:	str	r0, [fp, #-12]
   130bc:	cmp	r0, #0
   130c0:	beq	130d0 <main@@Base+0x82c>
   130c4:	ldr	r0, [fp, #-12]
   130c8:	str	r0, [fp, #-4]
   130cc:	b	13390 <main@@Base+0xaec>
   130d0:	ldr	r0, [fp, #-8]
   130d4:	movw	r1, #20
   130d8:	uxth	r1, r1
   130dc:	movw	r2, #4
   130e0:	movw	r3, #4
   130e4:	uxth	r3, r3
   130e8:	bl	1ad00 <flatcc_verify_field@@Base>
   130ec:	str	r0, [fp, #-12]
   130f0:	cmp	r0, #0
   130f4:	beq	13104 <main@@Base+0x860>
   130f8:	ldr	r0, [fp, #-12]
   130fc:	str	r0, [fp, #-4]
   13100:	b	13390 <main@@Base+0xaec>
   13104:	ldr	r0, [fp, #-8]
   13108:	movw	r1, #21
   1310c:	uxth	r1, r1
   13110:	movw	r2, #4
   13114:	movw	r3, #4
   13118:	uxth	r3, r3
   1311c:	bl	1ad00 <flatcc_verify_field@@Base>
   13120:	str	r0, [fp, #-12]
   13124:	cmp	r0, #0
   13128:	beq	13138 <main@@Base+0x894>
   1312c:	ldr	r0, [fp, #-12]
   13130:	str	r0, [fp, #-4]
   13134:	b	13390 <main@@Base+0xaec>
   13138:	ldr	r0, [fp, #-8]
   1313c:	movw	r1, #22
   13140:	uxth	r1, r1
   13144:	movw	r2, #8
   13148:	movw	r3, #8
   1314c:	uxth	r3, r3
   13150:	bl	1ad00 <flatcc_verify_field@@Base>
   13154:	str	r0, [fp, #-12]
   13158:	cmp	r0, #0
   1315c:	beq	1316c <main@@Base+0x8c8>
   13160:	ldr	r0, [fp, #-12]
   13164:	str	r0, [fp, #-4]
   13168:	b	13390 <main@@Base+0xaec>
   1316c:	ldr	r0, [fp, #-8]
   13170:	movw	r1, #23
   13174:	uxth	r1, r1
   13178:	movw	r2, #8
   1317c:	movw	r3, #8
   13180:	uxth	r3, r3
   13184:	bl	1ad00 <flatcc_verify_field@@Base>
   13188:	str	r0, [fp, #-12]
   1318c:	cmp	r0, #0
   13190:	beq	131a0 <main@@Base+0x8fc>
   13194:	ldr	r0, [fp, #-12]
   13198:	str	r0, [fp, #-4]
   1319c:	b	13390 <main@@Base+0xaec>
   131a0:	ldr	r0, [fp, #-8]
   131a4:	movw	r1, #25
   131a8:	uxth	r1, r1
   131ac:	movw	r2, #4
   131b0:	movw	r3, #4
   131b4:	uxth	r3, r3
   131b8:	bl	1ad00 <flatcc_verify_field@@Base>
   131bc:	str	r0, [fp, #-12]
   131c0:	cmp	r0, #0
   131c4:	beq	131d4 <main@@Base+0x930>
   131c8:	ldr	r0, [fp, #-12]
   131cc:	str	r0, [fp, #-4]
   131d0:	b	13390 <main@@Base+0xaec>
   131d4:	ldr	r0, [fp, #-8]
   131d8:	movw	r1, #26
   131dc:	uxth	r1, r1
   131e0:	movw	r2, #4
   131e4:	movw	r3, #4
   131e8:	uxth	r3, r3
   131ec:	bl	1ad00 <flatcc_verify_field@@Base>
   131f0:	str	r0, [fp, #-12]
   131f4:	cmp	r0, #0
   131f8:	beq	13208 <main@@Base+0x964>
   131fc:	ldr	r0, [fp, #-12]
   13200:	str	r0, [fp, #-4]
   13204:	b	13390 <main@@Base+0xaec>
   13208:	ldr	r0, [fp, #-8]
   1320c:	movw	r1, #27
   13210:	uxth	r1, r1
   13214:	movw	r2, #4
   13218:	movw	r3, #4
   1321c:	uxth	r3, r3
   13220:	bl	1ad00 <flatcc_verify_field@@Base>
   13224:	str	r0, [fp, #-12]
   13228:	cmp	r0, #0
   1322c:	beq	1323c <main@@Base+0x998>
   13230:	ldr	r0, [fp, #-12]
   13234:	str	r0, [fp, #-4]
   13238:	b	13390 <main@@Base+0xaec>
   1323c:	ldr	r0, [fp, #-8]
   13240:	movw	r1, #30
   13244:	uxth	r1, r1
   13248:	movw	r2, #0
   1324c:	movw	r3, #1
   13250:	movw	ip, #1
   13254:	uxth	ip, ip
   13258:	str	ip, [sp]
   1325c:	mvn	ip, #0
   13260:	str	ip, [sp, #4]
   13264:	bl	1b268 <flatcc_verify_vector_field@@Base>
   13268:	str	r0, [fp, #-12]
   1326c:	cmp	r0, #0
   13270:	beq	13280 <main@@Base+0x9dc>
   13274:	ldr	r0, [fp, #-12]
   13278:	str	r0, [fp, #-4]
   1327c:	b	13390 <main@@Base+0xaec>
   13280:	ldr	r0, [pc, #280]	; 133a0 <main@@Base+0xafc>
   13284:	ldr	r1, [fp, #-8]
   13288:	str	r0, [sp, #16]
   1328c:	mov	r0, r1
   13290:	movw	r1, #32
   13294:	uxth	r1, r1
   13298:	movw	r2, #0
   1329c:	movw	r3, #8
   132a0:	movw	ip, #8
   132a4:	uxth	ip, ip
   132a8:	str	ip, [sp]
   132ac:	ldr	ip, [sp, #16]
   132b0:	str	ip, [sp, #4]
   132b4:	bl	1b268 <flatcc_verify_vector_field@@Base>
   132b8:	str	r0, [fp, #-12]
   132bc:	cmp	r0, #0
   132c0:	beq	132d0 <main@@Base+0xa2c>
   132c4:	ldr	r0, [fp, #-12]
   132c8:	str	r0, [fp, #-4]
   132cc:	b	13390 <main@@Base+0xaec>
   132d0:	ldr	r0, [pc, #200]	; 133a0 <main@@Base+0xafc>
   132d4:	ldr	r1, [fp, #-8]
   132d8:	str	r0, [sp, #12]
   132dc:	mov	r0, r1
   132e0:	movw	r1, #33	; 0x21
   132e4:	uxth	r1, r1
   132e8:	movw	r2, #0
   132ec:	movw	r3, #8
   132f0:	movw	ip, #8
   132f4:	uxth	ip, ip
   132f8:	str	ip, [sp]
   132fc:	ldr	ip, [sp, #12]
   13300:	str	ip, [sp, #4]
   13304:	bl	1b268 <flatcc_verify_vector_field@@Base>
   13308:	str	r0, [fp, #-12]
   1330c:	cmp	r0, #0
   13310:	beq	13320 <main@@Base+0xa7c>
   13314:	ldr	r0, [fp, #-12]
   13318:	str	r0, [fp, #-4]
   1331c:	b	13390 <main@@Base+0xaec>
   13320:	ldr	r0, [pc, #144]	; 133b8 <main@@Base+0xb14>
   13324:	add	r3, pc, r0
   13328:	ldr	r0, [fp, #-8]
   1332c:	movw	r1, #34	; 0x22
   13330:	uxth	r1, r1
   13334:	movw	r2, #0
   13338:	bl	1b71c <flatcc_verify_table_field@@Base>
   1333c:	str	r0, [fp, #-12]
   13340:	cmp	r0, #0
   13344:	beq	13354 <main@@Base+0xab0>
   13348:	ldr	r0, [fp, #-12]
   1334c:	str	r0, [fp, #-4]
   13350:	b	13390 <main@@Base+0xaec>
   13354:	ldr	r0, [pc, #96]	; 133bc <main@@Base+0xb18>
   13358:	add	r3, pc, r0
   1335c:	ldr	r0, [fp, #-8]
   13360:	movw	r1, #35	; 0x23
   13364:	uxth	r1, r1
   13368:	movw	r2, #0
   1336c:	bl	1b71c <flatcc_verify_table_field@@Base>
   13370:	str	r0, [fp, #-12]
   13374:	cmp	r0, #0
   13378:	beq	13388 <main@@Base+0xae4>
   1337c:	ldr	r0, [fp, #-12]
   13380:	str	r0, [fp, #-4]
   13384:	b	13390 <main@@Base+0xaec>
   13388:	movw	r0, #0
   1338c:	str	r0, [fp, #-4]
   13390:	ldr	r0, [fp, #-4]
   13394:	mov	sp, fp
   13398:	pop	{fp, pc}
   1339c:			; <UNDEFINED> instruction: 0xfffffe9c
   133a0:	svcne	0x00ffffff
   133a4:			; <UNDEFINED> instruction: 0xfffffd7c
   133a8:	andeq	r0, r0, r8, asr #10
   133ac:	svccc	0x00ffffff
   133b0:			; <UNDEFINED> instruction: 0xfffffc74
   133b4:	andeq	r0, r0, r8, ror #9
   133b8:	andeq	r0, r0, r0, lsr #4
   133bc:	andeq	r0, r0, r0, lsl #4
   133c0:	push	{fp, lr}
   133c4:	mov	fp, sp
   133c8:	sub	sp, sp, #16
   133cc:	str	r0, [sp, #8]
   133d0:	ldr	r0, [sp, #8]
   133d4:	ldrb	r0, [r0, #12]
   133d8:	sub	r0, r0, #1
   133dc:	cmp	r0, #3
   133e0:	str	r0, [sp, #4]
   133e4:	bhi	13468 <main@@Base+0xbc4>
   133e8:	add	r0, pc, #8
   133ec:	ldr	r1, [sp, #4]
   133f0:	ldr	r2, [r0, r1, lsl #2]
   133f4:	add	pc, r0, r2
   133f8:	andeq	r0, r0, r0, lsl r0
   133fc:	andeq	r0, r0, r8, lsr #32
   13400:	andeq	r0, r0, r0, asr #32
   13404:	andeq	r0, r0, r8, asr r0
   13408:	ldr	r0, [pc, #120]	; 13488 <main@@Base+0xbe4>
   1340c:	add	r1, pc, r0
   13410:	ldr	r0, [sp, #8]
   13414:	bl	1be40 <flatcc_verify_union_table@@Base>
   13418:	str	r0, [fp, #-4]
   1341c:	b	13470 <main@@Base+0xbcc>
   13420:	ldr	r0, [pc, #92]	; 13484 <main@@Base+0xbe0>
   13424:	add	r1, pc, r0
   13428:	ldr	r0, [sp, #8]
   1342c:	bl	1be40 <flatcc_verify_union_table@@Base>
   13430:	str	r0, [fp, #-4]
   13434:	b	13470 <main@@Base+0xbcc>
   13438:	ldr	r0, [pc, #64]	; 13480 <main@@Base+0xbdc>
   1343c:	add	r1, pc, r0
   13440:	ldr	r0, [sp, #8]
   13444:	bl	1be40 <flatcc_verify_union_table@@Base>
   13448:	str	r0, [fp, #-4]
   1344c:	b	13470 <main@@Base+0xbcc>
   13450:	ldr	r0, [pc, #36]	; 1347c <main@@Base+0xbd8>
   13454:	add	r1, pc, r0
   13458:	ldr	r0, [sp, #8]
   1345c:	bl	1be40 <flatcc_verify_union_table@@Base>
   13460:	str	r0, [fp, #-4]
   13464:	b	13470 <main@@Base+0xbcc>
   13468:	movw	r0, #0
   1346c:	str	r0, [fp, #-4]
   13470:	ldr	r0, [fp, #-4]
   13474:	mov	sp, fp
   13478:	pop	{fp, pc}
   1347c:	andeq	r0, r0, r4, lsr #6
   13480:	andeq	r0, r0, r8, lsr #6
   13484:	andeq	r0, r0, r4, asr #4
   13488:			; <UNDEFINED> instruction: 0xfffff7ac
   1348c:	push	{fp, lr}
   13490:	mov	fp, sp
   13494:	sub	sp, sp, #16
   13498:	str	r0, [sp, #8]
   1349c:	ldr	r0, [sp, #8]
   134a0:	movw	r1, #0
   134a4:	uxth	r1, r1
   134a8:	movw	r2, #0
   134ac:	bl	1af0c <flatcc_verify_string_field@@Base>
   134b0:	str	r0, [sp, #4]
   134b4:	cmp	r0, #0
   134b8:	beq	134c8 <main@@Base+0xc24>
   134bc:	ldr	r0, [sp, #4]
   134c0:	str	r0, [fp, #-4]
   134c4:	b	13540 <main@@Base+0xc9c>
   134c8:	ldr	r0, [sp, #8]
   134cc:	movw	r1, #1
   134d0:	uxth	r1, r1
   134d4:	movw	r2, #8
   134d8:	movw	r3, #8
   134dc:	uxth	r3, r3
   134e0:	bl	1ad00 <flatcc_verify_field@@Base>
   134e4:	str	r0, [sp, #4]
   134e8:	cmp	r0, #0
   134ec:	beq	134fc <main@@Base+0xc58>
   134f0:	ldr	r0, [sp, #4]
   134f4:	str	r0, [fp, #-4]
   134f8:	b	13540 <main@@Base+0xc9c>
   134fc:	ldr	r0, [sp, #8]
   13500:	movw	r1, #2
   13504:	uxth	r2, r1
   13508:	str	r1, [sp]
   1350c:	mov	r1, r2
   13510:	movw	r2, #2
   13514:	ldr	r3, [sp]
   13518:	uxth	r3, r3
   1351c:	bl	1ad00 <flatcc_verify_field@@Base>
   13520:	str	r0, [sp, #4]
   13524:	cmp	r0, #0
   13528:	beq	13538 <main@@Base+0xc94>
   1352c:	ldr	r0, [sp, #4]
   13530:	str	r0, [fp, #-4]
   13534:	b	13540 <main@@Base+0xc9c>
   13538:	movw	r0, #0
   1353c:	str	r0, [fp, #-4]
   13540:	ldr	r0, [fp, #-4]
   13544:	mov	sp, fp
   13548:	pop	{fp, pc}
   1354c:	sub	sp, sp, #4
   13550:	str	r0, [sp]
   13554:	movw	r0, #0
   13558:	add	sp, sp, #4
   1355c:	bx	lr
   13560:	push	{fp, lr}
   13564:	mov	fp, sp
   13568:	sub	sp, sp, #32
   1356c:	str	r0, [fp, #-8]
   13570:	ldr	r0, [fp, #-8]
   13574:	movw	r1, #0
   13578:	uxth	r1, r1
   1357c:	movw	r2, #0
   13580:	movw	r3, #1
   13584:	movw	ip, #1
   13588:	uxth	ip, ip
   1358c:	str	ip, [sp]
   13590:	mvn	ip, #0
   13594:	str	ip, [sp, #4]
   13598:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1359c:	str	r0, [fp, #-12]
   135a0:	cmp	r0, #0
   135a4:	beq	135b4 <main@@Base+0xd10>
   135a8:	ldr	r0, [fp, #-12]
   135ac:	str	r0, [fp, #-4]
   135b0:	b	13660 <main@@Base+0xdbc>
   135b4:	ldr	r0, [fp, #-8]
   135b8:	movw	r1, #1
   135bc:	uxth	r2, r1
   135c0:	str	r1, [sp, #16]
   135c4:	mov	r1, r2
   135c8:	movw	r2, #0
   135cc:	movw	r3, #1
   135d0:	ldr	ip, [sp, #16]
   135d4:	uxth	lr, ip
   135d8:	str	lr, [sp]
   135dc:	mvn	lr, #0
   135e0:	str	lr, [sp, #4]
   135e4:	bl	1b268 <flatcc_verify_vector_field@@Base>
   135e8:	str	r0, [fp, #-12]
   135ec:	cmp	r0, #0
   135f0:	beq	13600 <main@@Base+0xd5c>
   135f4:	ldr	r0, [fp, #-12]
   135f8:	str	r0, [fp, #-4]
   135fc:	b	13660 <main@@Base+0xdbc>
   13600:	ldr	r0, [pc, #100]	; 1366c <main@@Base+0xdc8>
   13604:	add	r0, pc, r0
   13608:	ldr	r1, [fp, #-8]
   1360c:	str	r0, [sp, #12]
   13610:	mov	r0, r1
   13614:	movw	r1, #2
   13618:	uxth	r1, r1
   1361c:	movw	r2, #0
   13620:	str	r2, [sp, #8]
   13624:	ldr	r3, [sp, #8]
   13628:	movw	ip, #1
   1362c:	uxth	ip, ip
   13630:	str	ip, [sp]
   13634:	ldr	ip, [sp, #12]
   13638:	str	ip, [sp, #4]
   1363c:	bl	1c7c0 <flatcc_verify_table_as_nested_root@@Base>
   13640:	str	r0, [fp, #-12]
   13644:	cmp	r0, #0
   13648:	beq	13658 <main@@Base+0xdb4>
   1364c:	ldr	r0, [fp, #-12]
   13650:	str	r0, [fp, #-4]
   13654:	b	13660 <main@@Base+0xdbc>
   13658:	movw	r0, #0
   1365c:	str	r0, [fp, #-4]
   13660:	ldr	r0, [fp, #-4]
   13664:	mov	sp, fp
   13668:	pop	{fp, pc}
   1366c:			; <UNDEFINED> instruction: 0xfffff5b4
   13670:	push	{fp, lr}
   13674:	mov	fp, sp
   13678:	sub	sp, sp, #16
   1367c:	str	r0, [sp, #8]
   13680:	ldr	r0, [sp, #8]
   13684:	movw	r1, #0
   13688:	uxth	r1, r1
   1368c:	movw	r2, #1
   13690:	movw	r3, #1
   13694:	uxth	r3, r3
   13698:	bl	1ad00 <flatcc_verify_field@@Base>
   1369c:	str	r0, [sp, #4]
   136a0:	cmp	r0, #0
   136a4:	beq	136b4 <main@@Base+0xe10>
   136a8:	ldr	r0, [sp, #4]
   136ac:	str	r0, [fp, #-4]
   136b0:	b	13760 <main@@Base+0xebc>
   136b4:	ldr	r0, [sp, #8]
   136b8:	movw	r1, #1
   136bc:	uxth	r2, r1
   136c0:	str	r1, [sp]
   136c4:	mov	r1, r2
   136c8:	movw	r2, #1
   136cc:	ldr	r3, [sp]
   136d0:	uxth	r3, r3
   136d4:	bl	1ad00 <flatcc_verify_field@@Base>
   136d8:	str	r0, [sp, #4]
   136dc:	cmp	r0, #0
   136e0:	beq	136f0 <main@@Base+0xe4c>
   136e4:	ldr	r0, [sp, #4]
   136e8:	str	r0, [fp, #-4]
   136ec:	b	13760 <main@@Base+0xebc>
   136f0:	ldr	r0, [sp, #8]
   136f4:	movw	r1, #2
   136f8:	uxth	r1, r1
   136fc:	movw	r2, #1
   13700:	movw	r3, #1
   13704:	uxth	r3, r3
   13708:	bl	1ad00 <flatcc_verify_field@@Base>
   1370c:	str	r0, [sp, #4]
   13710:	cmp	r0, #0
   13714:	beq	13724 <main@@Base+0xe80>
   13718:	ldr	r0, [sp, #4]
   1371c:	str	r0, [fp, #-4]
   13720:	b	13760 <main@@Base+0xebc>
   13724:	ldr	r0, [sp, #8]
   13728:	movw	r1, #3
   1372c:	uxth	r1, r1
   13730:	movw	r2, #1
   13734:	movw	r3, #1
   13738:	uxth	r3, r3
   1373c:	bl	1ad00 <flatcc_verify_field@@Base>
   13740:	str	r0, [sp, #4]
   13744:	cmp	r0, #0
   13748:	beq	13758 <main@@Base+0xeb4>
   1374c:	ldr	r0, [sp, #4]
   13750:	str	r0, [fp, #-4]
   13754:	b	13760 <main@@Base+0xebc>
   13758:	movw	r0, #0
   1375c:	str	r0, [fp, #-4]
   13760:	ldr	r0, [fp, #-4]
   13764:	mov	sp, fp
   13768:	pop	{fp, pc}
   1376c:	sub	sp, sp, #4
   13770:	str	r0, [sp]
   13774:	movw	r0, #0
   13778:	add	sp, sp, #4
   1377c:	bx	lr
   13780:	push	{fp, lr}
   13784:	mov	fp, sp
   13788:	sub	sp, sp, #16
   1378c:	ldr	r1, [pc, #172]	; 13840 <main@@Base+0xf9c>
   13790:	add	r3, pc, r1
   13794:	str	r0, [sp, #8]
   13798:	ldr	r0, [sp, #8]
   1379c:	movw	r1, #0
   137a0:	uxth	r1, r1
   137a4:	movw	r2, #0
   137a8:	bl	1b71c <flatcc_verify_table_field@@Base>
   137ac:	str	r0, [sp, #4]
   137b0:	cmp	r0, #0
   137b4:	beq	137c4 <main@@Base+0xf20>
   137b8:	ldr	r0, [sp, #4]
   137bc:	str	r0, [fp, #-4]
   137c0:	b	13834 <main@@Base+0xf90>
   137c4:	ldr	r0, [pc, #120]	; 13844 <main@@Base+0xfa0>
   137c8:	add	r3, pc, r0
   137cc:	ldr	r0, [sp, #8]
   137d0:	movw	r1, #1
   137d4:	uxth	r1, r1
   137d8:	movw	r2, #0
   137dc:	bl	1b71c <flatcc_verify_table_field@@Base>
   137e0:	str	r0, [sp, #4]
   137e4:	cmp	r0, #0
   137e8:	beq	137f8 <main@@Base+0xf54>
   137ec:	ldr	r0, [sp, #4]
   137f0:	str	r0, [fp, #-4]
   137f4:	b	13834 <main@@Base+0xf90>
   137f8:	ldr	r0, [pc, #72]	; 13848 <main@@Base+0xfa4>
   137fc:	add	r3, pc, r0
   13800:	ldr	r0, [sp, #8]
   13804:	movw	r1, #3
   13808:	uxth	r1, r1
   1380c:	movw	r2, #0
   13810:	bl	1cc60 <flatcc_verify_union_vector_field@@Base>
   13814:	str	r0, [sp, #4]
   13818:	cmp	r0, #0
   1381c:	beq	1382c <main@@Base+0xf88>
   13820:	ldr	r0, [sp, #4]
   13824:	str	r0, [fp, #-4]
   13828:	b	13834 <main@@Base+0xf90>
   1382c:	movw	r0, #0
   13830:	str	r0, [fp, #-4]
   13834:	ldr	r0, [fp, #-4]
   13838:	mov	sp, fp
   1383c:	pop	{fp, pc}
   13840:	strheq	r0, [r0], -r4
   13844:	andeq	r0, r0, r8, asr #2
   13848:			; <UNDEFINED> instruction: 0xfffffbbc
   1384c:	push	{fp, lr}
   13850:	mov	fp, sp
   13854:	sub	sp, sp, #16
   13858:	ldr	r1, [pc, #172]	; 1390c <main@@Base+0x1068>
   1385c:	add	r3, pc, r1
   13860:	str	r0, [sp, #8]
   13864:	ldr	r0, [sp, #8]
   13868:	movw	r1, #0
   1386c:	uxth	r1, r1
   13870:	movw	r2, #0
   13874:	bl	1b71c <flatcc_verify_table_field@@Base>
   13878:	str	r0, [sp, #4]
   1387c:	cmp	r0, #0
   13880:	beq	13890 <main@@Base+0xfec>
   13884:	ldr	r0, [sp, #4]
   13888:	str	r0, [fp, #-4]
   1388c:	b	13900 <main@@Base+0x105c>
   13890:	ldr	r0, [pc, #120]	; 13910 <main@@Base+0x106c>
   13894:	add	r3, pc, r0
   13898:	ldr	r0, [sp, #8]
   1389c:	movw	r1, #1
   138a0:	uxth	r1, r1
   138a4:	movw	r2, #0
   138a8:	bl	1b71c <flatcc_verify_table_field@@Base>
   138ac:	str	r0, [sp, #4]
   138b0:	cmp	r0, #0
   138b4:	beq	138c4 <main@@Base+0x1020>
   138b8:	ldr	r0, [sp, #4]
   138bc:	str	r0, [fp, #-4]
   138c0:	b	13900 <main@@Base+0x105c>
   138c4:	ldr	r0, [pc, #72]	; 13914 <main@@Base+0x1070>
   138c8:	add	r3, pc, r0
   138cc:	ldr	r0, [sp, #8]
   138d0:	movw	r1, #2
   138d4:	uxth	r1, r1
   138d8:	movw	r2, #0
   138dc:	bl	1b71c <flatcc_verify_table_field@@Base>
   138e0:	str	r0, [sp, #4]
   138e4:	cmp	r0, #0
   138e8:	beq	138f8 <main@@Base+0x1054>
   138ec:	ldr	r0, [sp, #4]
   138f0:	str	r0, [fp, #-4]
   138f4:	b	13900 <main@@Base+0x105c>
   138f8:	movw	r0, #0
   138fc:	str	r0, [fp, #-4]
   13900:	ldr	r0, [fp, #-4]
   13904:	mov	sp, fp
   13908:	pop	{fp, pc}
   1390c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13910:	muleq	r0, r8, r3
   13914:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13918:	push	{fp, lr}
   1391c:	mov	fp, sp
   13920:	sub	sp, sp, #16
   13924:	ldr	r1, [pc, #276]	; 13a40 <main@@Base+0x119c>
   13928:	add	r3, pc, r1
   1392c:	str	r0, [sp, #8]
   13930:	ldr	r0, [sp, #8]
   13934:	movw	r1, #1
   13938:	uxth	r1, r1
   1393c:	movw	r2, #0
   13940:	bl	1c968 <flatcc_verify_union_field@@Base>
   13944:	str	r0, [sp, #4]
   13948:	cmp	r0, #0
   1394c:	beq	1395c <main@@Base+0x10b8>
   13950:	ldr	r0, [sp, #4]
   13954:	str	r0, [fp, #-4]
   13958:	b	13a34 <main@@Base+0x1190>
   1395c:	ldr	r0, [pc, #224]	; 13a44 <main@@Base+0x11a0>
   13960:	add	r3, pc, r0
   13964:	ldr	r0, [sp, #8]
   13968:	movw	r1, #3
   1396c:	uxth	r1, r1
   13970:	movw	r2, #0
   13974:	bl	1c968 <flatcc_verify_union_field@@Base>
   13978:	str	r0, [sp, #4]
   1397c:	cmp	r0, #0
   13980:	beq	13990 <main@@Base+0x10ec>
   13984:	ldr	r0, [sp, #4]
   13988:	str	r0, [fp, #-4]
   1398c:	b	13a34 <main@@Base+0x1190>
   13990:	ldr	r0, [pc, #176]	; 13a48 <main@@Base+0x11a4>
   13994:	add	r3, pc, r0
   13998:	ldr	r0, [sp, #8]
   1399c:	movw	r1, #5
   139a0:	uxth	r1, r1
   139a4:	movw	r2, #0
   139a8:	bl	1c968 <flatcc_verify_union_field@@Base>
   139ac:	str	r0, [sp, #4]
   139b0:	cmp	r0, #0
   139b4:	beq	139c4 <main@@Base+0x1120>
   139b8:	ldr	r0, [sp, #4]
   139bc:	str	r0, [fp, #-4]
   139c0:	b	13a34 <main@@Base+0x1190>
   139c4:	ldr	r0, [pc, #128]	; 13a4c <main@@Base+0x11a8>
   139c8:	add	r3, pc, r0
   139cc:	ldr	r0, [sp, #8]
   139d0:	movw	r1, #7
   139d4:	uxth	r1, r1
   139d8:	movw	r2, #0
   139dc:	bl	1c968 <flatcc_verify_union_field@@Base>
   139e0:	str	r0, [sp, #4]
   139e4:	cmp	r0, #0
   139e8:	beq	139f8 <main@@Base+0x1154>
   139ec:	ldr	r0, [sp, #4]
   139f0:	str	r0, [fp, #-4]
   139f4:	b	13a34 <main@@Base+0x1190>
   139f8:	ldr	r0, [pc, #80]	; 13a50 <main@@Base+0x11ac>
   139fc:	add	r3, pc, r0
   13a00:	ldr	r0, [sp, #8]
   13a04:	movw	r1, #9
   13a08:	uxth	r1, r1
   13a0c:	movw	r2, #0
   13a10:	bl	1cc60 <flatcc_verify_union_vector_field@@Base>
   13a14:	str	r0, [sp, #4]
   13a18:	cmp	r0, #0
   13a1c:	beq	13a2c <main@@Base+0x1188>
   13a20:	ldr	r0, [sp, #4]
   13a24:	str	r0, [fp, #-4]
   13a28:	b	13a34 <main@@Base+0x1190>
   13a2c:	movw	r0, #0
   13a30:	str	r0, [fp, #-4]
   13a34:	ldr	r0, [fp, #-4]
   13a38:	mov	sp, fp
   13a3c:	pop	{fp, pc}
   13a40:	andeq	r0, r0, ip, lsl r4
   13a44:	andeq	r0, r0, r4, ror #7
   13a48:			; <UNDEFINED> instruction: 0x000003b0
   13a4c:	andeq	r0, r0, ip, ror r3
   13a50:	andeq	r0, r0, r8, asr #6
   13a54:	push	{fp, lr}
   13a58:	mov	fp, sp
   13a5c:	sub	sp, sp, #16
   13a60:	str	r0, [sp, #8]
   13a64:	ldr	r0, [sp, #8]
   13a68:	movw	r1, #0
   13a6c:	uxth	r1, r1
   13a70:	movw	r2, #0
   13a74:	bl	1af0c <flatcc_verify_string_field@@Base>
   13a78:	str	r0, [sp, #4]
   13a7c:	cmp	r0, #0
   13a80:	beq	13a90 <main@@Base+0x11ec>
   13a84:	ldr	r0, [sp, #4]
   13a88:	str	r0, [fp, #-4]
   13a8c:	b	13c28 <main@@Base+0x1384>
   13a90:	ldr	r0, [sp, #8]
   13a94:	movw	r1, #1
   13a98:	uxth	r1, r1
   13a9c:	movw	r2, #4
   13aa0:	movw	r3, #4
   13aa4:	uxth	r3, r3
   13aa8:	bl	1ad00 <flatcc_verify_field@@Base>
   13aac:	str	r0, [sp, #4]
   13ab0:	cmp	r0, #0
   13ab4:	beq	13ac4 <main@@Base+0x1220>
   13ab8:	ldr	r0, [sp, #4]
   13abc:	str	r0, [fp, #-4]
   13ac0:	b	13c28 <main@@Base+0x1384>
   13ac4:	ldr	r0, [sp, #8]
   13ac8:	movw	r1, #2
   13acc:	uxth	r1, r1
   13ad0:	movw	r2, #0
   13ad4:	bl	1af0c <flatcc_verify_string_field@@Base>
   13ad8:	str	r0, [sp, #4]
   13adc:	cmp	r0, #0
   13ae0:	beq	13af0 <main@@Base+0x124c>
   13ae4:	ldr	r0, [sp, #4]
   13ae8:	str	r0, [fp, #-4]
   13aec:	b	13c28 <main@@Base+0x1384>
   13af0:	ldr	r0, [sp, #8]
   13af4:	movw	r1, #3
   13af8:	uxth	r1, r1
   13afc:	movw	r2, #8
   13b00:	movw	r3, #8
   13b04:	uxth	r3, r3
   13b08:	bl	1ad00 <flatcc_verify_field@@Base>
   13b0c:	str	r0, [sp, #4]
   13b10:	cmp	r0, #0
   13b14:	beq	13b24 <main@@Base+0x1280>
   13b18:	ldr	r0, [sp, #4]
   13b1c:	str	r0, [fp, #-4]
   13b20:	b	13c28 <main@@Base+0x1384>
   13b24:	ldr	r0, [sp, #8]
   13b28:	movw	r1, #4
   13b2c:	uxth	r1, r1
   13b30:	movw	r2, #0
   13b34:	bl	1af0c <flatcc_verify_string_field@@Base>
   13b38:	str	r0, [sp, #4]
   13b3c:	cmp	r0, #0
   13b40:	beq	13b50 <main@@Base+0x12ac>
   13b44:	ldr	r0, [sp, #4]
   13b48:	str	r0, [fp, #-4]
   13b4c:	b	13c28 <main@@Base+0x1384>
   13b50:	ldr	r0, [sp, #8]
   13b54:	movw	r1, #5
   13b58:	uxth	r1, r1
   13b5c:	movw	r2, #8
   13b60:	movw	r3, #8
   13b64:	uxth	r3, r3
   13b68:	bl	1ad00 <flatcc_verify_field@@Base>
   13b6c:	str	r0, [sp, #4]
   13b70:	cmp	r0, #0
   13b74:	beq	13b84 <main@@Base+0x12e0>
   13b78:	ldr	r0, [sp, #4]
   13b7c:	str	r0, [fp, #-4]
   13b80:	b	13c28 <main@@Base+0x1384>
   13b84:	ldr	r0, [sp, #8]
   13b88:	movw	r1, #6
   13b8c:	uxth	r1, r1
   13b90:	movw	r2, #4
   13b94:	movw	r3, #4
   13b98:	uxth	r3, r3
   13b9c:	bl	1ad00 <flatcc_verify_field@@Base>
   13ba0:	str	r0, [sp, #4]
   13ba4:	cmp	r0, #0
   13ba8:	beq	13bb8 <main@@Base+0x1314>
   13bac:	ldr	r0, [sp, #4]
   13bb0:	str	r0, [fp, #-4]
   13bb4:	b	13c28 <main@@Base+0x1384>
   13bb8:	ldr	r0, [sp, #8]
   13bbc:	movw	r1, #7
   13bc0:	uxth	r1, r1
   13bc4:	movw	r2, #8
   13bc8:	movw	r3, #8
   13bcc:	uxth	r3, r3
   13bd0:	bl	1ad00 <flatcc_verify_field@@Base>
   13bd4:	str	r0, [sp, #4]
   13bd8:	cmp	r0, #0
   13bdc:	beq	13bec <main@@Base+0x1348>
   13be0:	ldr	r0, [sp, #4]
   13be4:	str	r0, [fp, #-4]
   13be8:	b	13c28 <main@@Base+0x1384>
   13bec:	ldr	r0, [sp, #8]
   13bf0:	movw	r1, #8
   13bf4:	uxth	r1, r1
   13bf8:	movw	r2, #4
   13bfc:	movw	r3, #4
   13c00:	uxth	r3, r3
   13c04:	bl	1ad00 <flatcc_verify_field@@Base>
   13c08:	str	r0, [sp, #4]
   13c0c:	cmp	r0, #0
   13c10:	beq	13c20 <main@@Base+0x137c>
   13c14:	ldr	r0, [sp, #4]
   13c18:	str	r0, [fp, #-4]
   13c1c:	b	13c28 <main@@Base+0x1384>
   13c20:	movw	r0, #0
   13c24:	str	r0, [fp, #-4]
   13c28:	ldr	r0, [fp, #-4]
   13c2c:	mov	sp, fp
   13c30:	pop	{fp, pc}
   13c34:	push	{fp, lr}
   13c38:	mov	fp, sp
   13c3c:	sub	sp, sp, #16
   13c40:	str	r0, [sp, #8]
   13c44:	ldr	r0, [sp, #8]
   13c48:	movw	r1, #0
   13c4c:	uxth	r1, r1
   13c50:	movw	r2, #8
   13c54:	movw	r3, #8
   13c58:	uxth	r3, r3
   13c5c:	bl	1ad00 <flatcc_verify_field@@Base>
   13c60:	str	r0, [sp, #4]
   13c64:	cmp	r0, #0
   13c68:	beq	13c78 <main@@Base+0x13d4>
   13c6c:	ldr	r0, [sp, #4]
   13c70:	str	r0, [fp, #-4]
   13c74:	b	13cb4 <main@@Base+0x1410>
   13c78:	ldr	r0, [sp, #8]
   13c7c:	movw	r1, #1
   13c80:	uxth	r1, r1
   13c84:	movw	r2, #4
   13c88:	movw	r3, #4
   13c8c:	uxth	r3, r3
   13c90:	bl	1ad00 <flatcc_verify_field@@Base>
   13c94:	str	r0, [sp, #4]
   13c98:	cmp	r0, #0
   13c9c:	beq	13cac <main@@Base+0x1408>
   13ca0:	ldr	r0, [sp, #4]
   13ca4:	str	r0, [fp, #-4]
   13ca8:	b	13cb4 <main@@Base+0x1410>
   13cac:	movw	r0, #0
   13cb0:	str	r0, [fp, #-4]
   13cb4:	ldr	r0, [fp, #-4]
   13cb8:	mov	sp, fp
   13cbc:	pop	{fp, pc}
   13cc0:	push	{fp, lr}
   13cc4:	mov	fp, sp
   13cc8:	sub	sp, sp, #16
   13ccc:	str	r0, [sp, #8]
   13cd0:	ldr	r0, [sp, #8]
   13cd4:	movw	r1, #0
   13cd8:	uxth	r1, r1
   13cdc:	movw	r2, #8
   13ce0:	movw	r3, #8
   13ce4:	uxth	r3, r3
   13ce8:	bl	1ad00 <flatcc_verify_field@@Base>
   13cec:	str	r0, [sp, #4]
   13cf0:	cmp	r0, #0
   13cf4:	beq	13d04 <main@@Base+0x1460>
   13cf8:	ldr	r0, [sp, #4]
   13cfc:	str	r0, [fp, #-4]
   13d00:	b	13d40 <main@@Base+0x149c>
   13d04:	ldr	r0, [sp, #8]
   13d08:	movw	r1, #1
   13d0c:	uxth	r1, r1
   13d10:	movw	r2, #4
   13d14:	movw	r3, #4
   13d18:	uxth	r3, r3
   13d1c:	bl	1ad00 <flatcc_verify_field@@Base>
   13d20:	str	r0, [sp, #4]
   13d24:	cmp	r0, #0
   13d28:	beq	13d38 <main@@Base+0x1494>
   13d2c:	ldr	r0, [sp, #4]
   13d30:	str	r0, [fp, #-4]
   13d34:	b	13d40 <main@@Base+0x149c>
   13d38:	movw	r0, #0
   13d3c:	str	r0, [fp, #-4]
   13d40:	ldr	r0, [fp, #-4]
   13d44:	mov	sp, fp
   13d48:	pop	{fp, pc}
   13d4c:	push	{fp, lr}
   13d50:	mov	fp, sp
   13d54:	sub	sp, sp, #16
   13d58:	str	r0, [sp, #8]
   13d5c:	ldr	r0, [sp, #8]
   13d60:	ldrb	r0, [r0, #12]
   13d64:	mov	r1, r0
   13d68:	cmp	r0, #2
   13d6c:	str	r1, [sp, #4]
   13d70:	beq	13dc8 <main@@Base+0x1524>
   13d74:	b	13d78 <main@@Base+0x14d4>
   13d78:	ldr	r0, [sp, #4]
   13d7c:	cmp	r0, #8
   13d80:	beq	13de0 <main@@Base+0x153c>
   13d84:	b	13d88 <main@@Base+0x14e4>
   13d88:	ldr	r0, [sp, #4]
   13d8c:	cmp	r0, #9
   13d90:	beq	13dfc <main@@Base+0x1558>
   13d94:	b	13d98 <main@@Base+0x14f4>
   13d98:	ldr	r0, [sp, #4]
   13d9c:	cmp	r0, #10
   13da0:	beq	13e18 <main@@Base+0x1574>
   13da4:	b	13da8 <main@@Base+0x1504>
   13da8:	ldr	r0, [sp, #4]
   13dac:	cmp	r0, #11
   13db0:	beq	13e34 <main@@Base+0x1590>
   13db4:	b	13db8 <main@@Base+0x1514>
   13db8:	ldr	r0, [sp, #4]
   13dbc:	cmp	r0, #255	; 0xff
   13dc0:	beq	13e44 <main@@Base+0x15a0>
   13dc4:	b	13e54 <main@@Base+0x15b0>
   13dc8:	ldr	r0, [pc, #152]	; 13e68 <main@@Base+0x15c4>
   13dcc:	add	r1, pc, r0
   13dd0:	ldr	r0, [sp, #8]
   13dd4:	bl	1be40 <flatcc_verify_union_table@@Base>
   13dd8:	str	r0, [fp, #-4]
   13ddc:	b	13e5c <main@@Base+0x15b8>
   13de0:	ldr	r0, [sp, #8]
   13de4:	movw	r1, #2
   13de8:	movw	r2, #2
   13dec:	uxth	r2, r2
   13df0:	bl	1be94 <flatcc_verify_union_struct@@Base>
   13df4:	str	r0, [fp, #-4]
   13df8:	b	13e5c <main@@Base+0x15b8>
   13dfc:	ldr	r0, [sp, #8]
   13e00:	movw	r1, #4
   13e04:	movw	r2, #4
   13e08:	uxth	r2, r2
   13e0c:	bl	1be94 <flatcc_verify_union_struct@@Base>
   13e10:	str	r0, [fp, #-4]
   13e14:	b	13e5c <main@@Base+0x15b8>
   13e18:	ldr	r0, [sp, #8]
   13e1c:	movw	r1, #4
   13e20:	movw	r2, #4
   13e24:	uxth	r2, r2
   13e28:	bl	1be94 <flatcc_verify_union_struct@@Base>
   13e2c:	str	r0, [fp, #-4]
   13e30:	b	13e5c <main@@Base+0x15b8>
   13e34:	ldr	r0, [sp, #8]
   13e38:	bl	1c01c <flatcc_verify_union_string@@Base>
   13e3c:	str	r0, [fp, #-4]
   13e40:	b	13e5c <main@@Base+0x15b8>
   13e44:	ldr	r0, [sp, #8]
   13e48:	bl	1c01c <flatcc_verify_union_string@@Base>
   13e4c:	str	r0, [fp, #-4]
   13e50:	b	13e5c <main@@Base+0x15b8>
   13e54:	movw	r0, #0
   13e58:	str	r0, [fp, #-4]
   13e5c:	ldr	r0, [fp, #-4]
   13e60:	mov	sp, fp
   13e64:	pop	{fp, pc}
   13e68:	muleq	r0, r8, r0
   13e6c:	push	{fp, lr}
   13e70:	mov	fp, sp
   13e74:	sub	sp, sp, #16
   13e78:	str	r0, [sp, #8]
   13e7c:	ldr	r0, [sp, #8]
   13e80:	movw	r1, #0
   13e84:	uxth	r1, r1
   13e88:	movw	r2, #4
   13e8c:	movw	r3, #4
   13e90:	uxth	r3, r3
   13e94:	bl	1ad00 <flatcc_verify_field@@Base>
   13e98:	str	r0, [sp, #4]
   13e9c:	cmp	r0, #0
   13ea0:	beq	13eb0 <main@@Base+0x160c>
   13ea4:	ldr	r0, [sp, #4]
   13ea8:	str	r0, [fp, #-4]
   13eac:	b	13eb8 <main@@Base+0x1614>
   13eb0:	movw	r0, #0
   13eb4:	str	r0, [fp, #-4]
   13eb8:	ldr	r0, [fp, #-4]
   13ebc:	mov	sp, fp
   13ec0:	pop	{fp, pc}

00013ec4 <flatcc_builder_default_alloc@@Base>:
   13ec4:	push	{fp, lr}
   13ec8:	mov	fp, sp
   13ecc:	sub	sp, sp, #32
   13ed0:	ldr	ip, [fp, #8]
   13ed4:	str	r0, [fp, #-8]
   13ed8:	str	r1, [fp, #-12]
   13edc:	str	r2, [sp, #16]
   13ee0:	str	r3, [sp, #12]
   13ee4:	ldr	r0, [sp, #16]
   13ee8:	cmp	r0, #0
   13eec:	bne	13f30 <flatcc_builder_default_alloc@@Base+0x6c>
   13ef0:	ldr	r0, [fp, #-12]
   13ef4:	ldr	r0, [r0]
   13ef8:	movw	r1, #0
   13efc:	cmp	r0, r1
   13f00:	beq	13f24 <flatcc_builder_default_alloc@@Base+0x60>
   13f04:	ldr	r0, [fp, #-12]
   13f08:	ldr	r0, [r0]
   13f0c:	bl	1270c <free@plt>
   13f10:	ldr	r0, [fp, #-12]
   13f14:	movw	r1, #0
   13f18:	str	r1, [r0]
   13f1c:	ldr	r0, [fp, #-12]
   13f20:	str	r1, [r0, #4]
   13f24:	movw	r0, #0
   13f28:	str	r0, [fp, #-4]
   13f2c:	b	1409c <flatcc_builder_default_alloc@@Base+0x1d8>
   13f30:	ldr	r0, [fp, #8]
   13f34:	sub	r0, r0, #1
   13f38:	cmp	r0, #6
   13f3c:	str	r0, [sp]
   13f40:	bhi	13fa0 <flatcc_builder_default_alloc@@Base+0xdc>
   13f44:	add	r0, pc, #8
   13f48:	ldr	r1, [sp]
   13f4c:	ldr	r2, [r0, r1, lsl #2]
   13f50:	add	pc, r0, r2
   13f54:	andeq	r0, r0, ip, lsl r0
   13f58:	andeq	r0, r0, ip, asr #32
   13f5c:	andeq	r0, r0, ip, asr #32
   13f60:	andeq	r0, r0, r4, lsr r0
   13f64:	andeq	r0, r0, r8, lsr #32
   13f68:	andeq	r0, r0, ip, asr #32
   13f6c:	andeq	r0, r0, r0, asr #32
   13f70:	movw	r0, #256	; 0x100
   13f74:	str	r0, [sp, #4]
   13f78:	b	13fa8 <flatcc_builder_default_alloc@@Base+0xe4>
   13f7c:	ldr	r0, [sp, #16]
   13f80:	str	r0, [sp, #4]
   13f84:	b	13fa8 <flatcc_builder_default_alloc@@Base+0xe4>
   13f88:	movw	r0, #288	; 0x120
   13f8c:	str	r0, [sp, #4]
   13f90:	b	13fa8 <flatcc_builder_default_alloc@@Base+0xe4>
   13f94:	movw	r0, #64	; 0x40
   13f98:	str	r0, [sp, #4]
   13f9c:	b	13fa8 <flatcc_builder_default_alloc@@Base+0xe4>
   13fa0:	movw	r0, #32
   13fa4:	str	r0, [sp, #4]
   13fa8:	b	13fac <flatcc_builder_default_alloc@@Base+0xe8>
   13fac:	ldr	r0, [sp, #4]
   13fb0:	ldr	r1, [sp, #16]
   13fb4:	cmp	r0, r1
   13fb8:	bcs	13fcc <flatcc_builder_default_alloc@@Base+0x108>
   13fbc:	ldr	r0, [sp, #4]
   13fc0:	lsl	r0, r0, #1
   13fc4:	str	r0, [sp, #4]
   13fc8:	b	13fac <flatcc_builder_default_alloc@@Base+0xe8>
   13fcc:	ldr	r0, [sp, #16]
   13fd0:	ldr	r1, [fp, #-12]
   13fd4:	ldr	r1, [r1, #4]
   13fd8:	cmp	r0, r1
   13fdc:	bhi	14004 <flatcc_builder_default_alloc@@Base+0x140>
   13fe0:	ldr	r0, [fp, #-12]
   13fe4:	ldr	r0, [r0, #4]
   13fe8:	lsr	r0, r0, #1
   13fec:	ldr	r1, [sp, #4]
   13ff0:	cmp	r0, r1
   13ff4:	bcc	14004 <flatcc_builder_default_alloc@@Base+0x140>
   13ff8:	movw	r0, #0
   13ffc:	str	r0, [fp, #-4]
   14000:	b	1409c <flatcc_builder_default_alloc@@Base+0x1d8>
   14004:	ldr	r0, [fp, #-12]
   14008:	ldr	r0, [r0]
   1400c:	ldr	r1, [sp, #4]
   14010:	bl	12730 <realloc@plt>
   14014:	str	r0, [sp, #8]
   14018:	movw	r1, #0
   1401c:	cmp	r0, r1
   14020:	bne	14030 <flatcc_builder_default_alloc@@Base+0x16c>
   14024:	mvn	r0, #0
   14028:	str	r0, [fp, #-4]
   1402c:	b	1409c <flatcc_builder_default_alloc@@Base+0x1d8>
   14030:	ldr	r0, [sp, #12]
   14034:	cmp	r0, #0
   14038:	beq	1407c <flatcc_builder_default_alloc@@Base+0x1b8>
   1403c:	ldr	r0, [fp, #-12]
   14040:	ldr	r0, [r0, #4]
   14044:	ldr	r1, [sp, #4]
   14048:	cmp	r0, r1
   1404c:	bcs	1407c <flatcc_builder_default_alloc@@Base+0x1b8>
   14050:	ldr	r0, [sp, #8]
   14054:	ldr	r1, [fp, #-12]
   14058:	ldr	r1, [r1, #4]
   1405c:	add	r0, r0, r1
   14060:	ldr	r1, [sp, #4]
   14064:	ldr	r2, [fp, #-12]
   14068:	ldr	r2, [r2, #4]
   1406c:	sub	r2, r1, r2
   14070:	movw	r1, #0
   14074:	and	r1, r1, #255	; 0xff
   14078:	bl	12778 <memset@plt>
   1407c:	ldr	r0, [sp, #8]
   14080:	ldr	r1, [fp, #-12]
   14084:	str	r0, [r1]
   14088:	ldr	r0, [sp, #4]
   1408c:	ldr	r1, [fp, #-12]
   14090:	str	r0, [r1, #4]
   14094:	movw	r0, #0
   14098:	str	r0, [fp, #-4]
   1409c:	ldr	r0, [fp, #-4]
   140a0:	mov	sp, fp
   140a4:	pop	{fp, pc}

000140a8 <flatcc_builder_flush_vtable_cache@@Base>:
   140a8:	push	{fp, lr}
   140ac:	mov	fp, sp
   140b0:	sub	sp, sp, #8
   140b4:	str	r0, [sp, #4]
   140b8:	ldr	r0, [sp, #4]
   140bc:	add	r0, r0, #52	; 0x34
   140c0:	add	r0, r0, #40	; 0x28
   140c4:	str	r0, [sp]
   140c8:	ldr	r0, [sp, #4]
   140cc:	ldr	r0, [r0, #116]	; 0x74
   140d0:	cmp	r0, #0
   140d4:	bne	140dc <flatcc_builder_flush_vtable_cache@@Base+0x34>
   140d8:	b	14110 <flatcc_builder_flush_vtable_cache@@Base+0x68>
   140dc:	ldr	r0, [sp]
   140e0:	ldr	r0, [r0]
   140e4:	ldr	r1, [sp]
   140e8:	ldr	r2, [r1, #4]
   140ec:	movw	r1, #0
   140f0:	and	r1, r1, #255	; 0xff
   140f4:	bl	12778 <memset@plt>
   140f8:	ldr	r0, [sp, #4]
   140fc:	movw	r1, #16
   14100:	str	r1, [r0, #124]	; 0x7c
   14104:	ldr	r0, [sp, #4]
   14108:	movw	r1, #0
   1410c:	str	r1, [r0, #120]	; 0x78
   14110:	mov	sp, fp
   14114:	pop	{fp, pc}

00014118 <flatcc_builder_custom_init@@Base>:
   14118:	push	{fp, lr}
   1411c:	mov	fp, sp
   14120:	sub	sp, sp, #24
   14124:	ldr	ip, [fp, #8]
   14128:	str	r0, [fp, #-4]
   1412c:	str	r1, [fp, #-8]
   14130:	str	r2, [sp, #12]
   14134:	str	r3, [sp, #8]
   14138:	ldr	r0, [fp, #-4]
   1413c:	movw	r1, #0
   14140:	and	r1, r1, #255	; 0xff
   14144:	movw	r2, #232	; 0xe8
   14148:	str	ip, [sp, #4]
   1414c:	bl	12778 <memset@plt>
   14150:	ldr	r0, [fp, #-8]
   14154:	movw	r1, #0
   14158:	cmp	r0, r1
   1415c:	bne	14184 <flatcc_builder_custom_init@@Base+0x6c>
   14160:	ldr	r0, [pc, #116]	; 141dc <flatcc_builder_custom_init@@Base+0xc4>
   14164:	ldr	r0, [pc, r0]
   14168:	ldr	r1, [fp, #-4]
   1416c:	movw	r2, #1
   14170:	str	r2, [r1, #184]	; 0xb8
   14174:	str	r0, [fp, #-8]
   14178:	ldr	r0, [fp, #-4]
   1417c:	add	r0, r0, #188	; 0xbc
   14180:	str	r0, [sp, #12]
   14184:	ldr	r0, [sp, #8]
   14188:	movw	r1, #0
   1418c:	cmp	r0, r1
   14190:	bne	141a0 <flatcc_builder_custom_init@@Base+0x88>
   14194:	ldr	r0, [pc, #68]	; 141e0 <flatcc_builder_custom_init@@Base+0xc8>
   14198:	ldr	r0, [pc, r0]
   1419c:	str	r0, [sp, #8]
   141a0:	ldr	r0, [fp, #8]
   141a4:	ldr	r1, [fp, #-4]
   141a8:	str	r0, [r1, #40]	; 0x28
   141ac:	ldr	r0, [sp, #8]
   141b0:	ldr	r1, [fp, #-4]
   141b4:	str	r0, [r1, #48]	; 0x30
   141b8:	ldr	r0, [sp, #12]
   141bc:	ldr	r1, [fp, #-4]
   141c0:	str	r0, [r1, #36]	; 0x24
   141c4:	ldr	r0, [fp, #-8]
   141c8:	ldr	r1, [fp, #-4]
   141cc:	str	r0, [r1, #44]	; 0x2c
   141d0:	movw	r0, #0
   141d4:	mov	sp, fp
   141d8:	pop	{fp, pc}
   141dc:	andeq	sl, r1, r4, ror #29
   141e0:	andeq	sl, r1, ip, lsr #29

000141e4 <flatcc_builder_init@@Base>:
   141e4:	push	{fp, lr}
   141e8:	mov	fp, sp
   141ec:	sub	sp, sp, #16
   141f0:	str	r0, [fp, #-4]
   141f4:	ldr	r0, [fp, #-4]
   141f8:	movw	r1, #0
   141fc:	str	r1, [sp, #8]
   14200:	ldr	r2, [sp, #8]
   14204:	ldr	r3, [sp, #8]
   14208:	ldr	ip, [sp, #8]
   1420c:	str	ip, [sp]
   14210:	bl	14118 <flatcc_builder_custom_init@@Base>
   14214:	mov	sp, fp
   14218:	pop	{fp, pc}

0001421c <flatcc_builder_custom_reset@@Base>:
   1421c:	push	{r4, sl, fp, lr}
   14220:	add	fp, sp, #8
   14224:	sub	sp, sp, #40	; 0x28
   14228:	str	r0, [fp, #-16]
   1422c:	str	r1, [fp, #-20]	; 0xffffffec
   14230:	str	r2, [sp, #24]
   14234:	movw	r0, #0
   14238:	str	r0, [sp, #16]
   1423c:	ldr	r0, [sp, #16]
   14240:	cmp	r0, #8
   14244:	bge	14350 <flatcc_builder_custom_reset@@Base+0x134>
   14248:	ldr	r0, [fp, #-16]
   1424c:	add	r0, r0, #52	; 0x34
   14250:	ldr	r1, [sp, #16]
   14254:	add	r0, r0, r1, lsl #3
   14258:	str	r0, [sp, #20]
   1425c:	ldr	r0, [sp, #20]
   14260:	ldr	r0, [r0]
   14264:	movw	r1, #0
   14268:	cmp	r0, r1
   1426c:	beq	14304 <flatcc_builder_custom_reset@@Base+0xe8>
   14270:	ldr	r0, [sp, #16]
   14274:	cmp	r0, #5
   14278:	beq	142e4 <flatcc_builder_custom_reset@@Base+0xc8>
   1427c:	ldr	r0, [sp, #24]
   14280:	cmp	r0, #0
   14284:	beq	142e4 <flatcc_builder_custom_reset@@Base+0xc8>
   14288:	ldr	r0, [fp, #-16]
   1428c:	ldr	r0, [r0, #48]	; 0x30
   14290:	ldr	r1, [fp, #-16]
   14294:	ldr	r1, [r1, #40]	; 0x28
   14298:	ldr	r2, [sp, #20]
   1429c:	ldr	r3, [sp, #16]
   142a0:	str	r0, [sp, #12]
   142a4:	mov	r0, r1
   142a8:	mov	r1, r2
   142ac:	movw	r2, #1
   142b0:	str	r2, [sp, #8]
   142b4:	ldr	ip, [sp, #8]
   142b8:	str	r3, [sp, #4]
   142bc:	mov	r3, ip
   142c0:	ldr	lr, [sp, #4]
   142c4:	str	lr, [sp]
   142c8:	ldr	r4, [sp, #12]
   142cc:	blx	r4
   142d0:	cmp	r0, #0
   142d4:	beq	142e4 <flatcc_builder_custom_reset@@Base+0xc8>
   142d8:	mvn	r0, #0
   142dc:	str	r0, [fp, #-12]
   142e0:	b	1444c <flatcc_builder_custom_reset@@Base+0x230>
   142e4:	ldr	r0, [sp, #20]
   142e8:	ldr	r0, [r0]
   142ec:	ldr	r1, [sp, #20]
   142f0:	ldr	r2, [r1, #4]
   142f4:	movw	r1, #0
   142f8:	and	r1, r1, #255	; 0xff
   142fc:	bl	12778 <memset@plt>
   14300:	b	1433c <flatcc_builder_custom_reset@@Base+0x120>
   14304:	ldr	r0, [sp, #20]
   14308:	ldr	r0, [r0, #4]
   1430c:	cmp	r0, #0
   14310:	bne	14318 <flatcc_builder_custom_reset@@Base+0xfc>
   14314:	b	14338 <flatcc_builder_custom_reset@@Base+0x11c>
   14318:	ldr	r0, [pc, #312]	; 14458 <flatcc_builder_custom_reset@@Base+0x23c>
   1431c:	add	r0, pc, r0
   14320:	ldr	r1, [pc, #308]	; 1445c <flatcc_builder_custom_reset@@Base+0x240>
   14324:	add	r1, pc, r1
   14328:	ldr	r2, [pc, #304]	; 14460 <flatcc_builder_custom_reset@@Base+0x244>
   1432c:	add	r3, pc, r2
   14330:	movw	r2, #434	; 0x1b2
   14334:	bl	127a8 <__assert_fail@plt>
   14338:	b	1433c <flatcc_builder_custom_reset@@Base+0x120>
   1433c:	b	14340 <flatcc_builder_custom_reset@@Base+0x124>
   14340:	ldr	r0, [sp, #16]
   14344:	add	r0, r0, #1
   14348:	str	r0, [sp, #16]
   1434c:	b	1423c <flatcc_builder_custom_reset@@Base+0x20>
   14350:	ldr	r0, [fp, #-16]
   14354:	movw	r1, #0
   14358:	str	r1, [r0, #120]	; 0x78
   1435c:	ldr	r0, [fp, #-16]
   14360:	ldr	r0, [r0, #124]	; 0x7c
   14364:	cmp	r0, #0
   14368:	bls	14378 <flatcc_builder_custom_reset@@Base+0x15c>
   1436c:	ldr	r0, [fp, #-16]
   14370:	movw	r1, #16
   14374:	str	r1, [r0, #124]	; 0x7c
   14378:	ldr	r0, [fp, #-16]
   1437c:	movw	r1, #0
   14380:	strh	r1, [r0, #128]	; 0x80
   14384:	ldr	r0, [fp, #-16]
   14388:	movw	r1, #0
   1438c:	str	r1, [r0, #136]	; 0x88
   14390:	ldr	r0, [fp, #-16]
   14394:	str	r1, [r0, #140]	; 0x8c
   14398:	ldr	r0, [fp, #-16]
   1439c:	str	r1, [r0, #156]	; 0x9c
   143a0:	ldr	r0, [fp, #-16]
   143a4:	str	r1, [r0, #160]	; 0xa0
   143a8:	ldr	r0, [fp, #-16]
   143ac:	str	r1, [r0, #20]
   143b0:	ldr	r0, [fp, #-16]
   143b4:	str	r1, [r0, #24]
   143b8:	ldr	r0, [fp, #-16]
   143bc:	str	r1, [r0, #148]	; 0x94
   143c0:	ldr	r0, [fp, #-16]
   143c4:	str	r1, [r0, #152]	; 0x98
   143c8:	ldr	r0, [fp, #-16]
   143cc:	ldr	r0, [r0, #60]	; 0x3c
   143d0:	ldr	r2, [fp, #-16]
   143d4:	str	r0, [r2, #16]
   143d8:	ldr	r0, [fp, #-16]
   143dc:	ldr	r0, [r0, #76]	; 0x4c
   143e0:	ldr	r2, [fp, #-16]
   143e4:	str	r0, [r2]
   143e8:	ldr	r0, [fp, #-16]
   143ec:	ldr	r0, [r0, #52]	; 0x34
   143f0:	ldr	r2, [fp, #-16]
   143f4:	str	r0, [r2, #4]
   143f8:	ldr	r0, [fp, #-16]
   143fc:	str	r1, [r0, #32]
   14400:	ldr	r0, [fp, #-20]	; 0xffffffec
   14404:	cmp	r0, #0
   14408:	beq	14428 <flatcc_builder_custom_reset@@Base+0x20c>
   1440c:	ldr	r0, [fp, #-16]
   14410:	movw	r1, #0
   14414:	str	r1, [r0, #172]	; 0xac
   14418:	ldr	r0, [fp, #-16]
   1441c:	str	r1, [r0, #176]	; 0xb0
   14420:	ldr	r0, [fp, #-16]
   14424:	str	r1, [r0, #180]	; 0xb4
   14428:	ldr	r0, [fp, #-16]
   1442c:	ldr	r0, [r0, #184]	; 0xb8
   14430:	cmp	r0, #0
   14434:	beq	14444 <flatcc_builder_custom_reset@@Base+0x228>
   14438:	ldr	r0, [fp, #-16]
   1443c:	add	r0, r0, #188	; 0xbc
   14440:	bl	19dcc <flatcc_emitter_reset@@Base>
   14444:	movw	r0, #0
   14448:	str	r0, [fp, #-12]
   1444c:	ldr	r0, [fp, #-12]
   14450:	sub	sp, fp, #8
   14454:	pop	{r4, sl, fp, pc}
   14458:	andeq	r9, r0, sl, asr #9
   1445c:	ldrdeq	r9, [r0], -r4
   14460:	andeq	r9, r0, r9, lsr #10

00014464 <flatcc_builder_reset@@Base>:
   14464:	push	{fp, lr}
   14468:	mov	fp, sp
   1446c:	sub	sp, sp, #8
   14470:	str	r0, [sp, #4]
   14474:	ldr	r0, [sp, #4]
   14478:	movw	r1, #0
   1447c:	str	r1, [sp]
   14480:	ldr	r2, [sp]
   14484:	bl	1421c <flatcc_builder_custom_reset@@Base>
   14488:	mov	sp, fp
   1448c:	pop	{fp, pc}

00014490 <flatcc_builder_clear@@Base>:
   14490:	push	{r4, sl, fp, lr}
   14494:	add	fp, sp, #8
   14498:	sub	sp, sp, #32
   1449c:	str	r0, [fp, #-12]
   144a0:	movw	r0, #0
   144a4:	str	r0, [sp, #20]
   144a8:	ldr	r0, [sp, #20]
   144ac:	cmp	r0, #8
   144b0:	bge	14520 <flatcc_builder_clear@@Base+0x90>
   144b4:	ldr	r0, [fp, #-12]
   144b8:	add	r0, r0, #52	; 0x34
   144bc:	ldr	r1, [sp, #20]
   144c0:	add	r0, r0, r1, lsl #3
   144c4:	str	r0, [fp, #-16]
   144c8:	ldr	r0, [fp, #-12]
   144cc:	ldr	r0, [r0, #48]	; 0x30
   144d0:	ldr	r1, [fp, #-12]
   144d4:	ldr	r1, [r1, #40]	; 0x28
   144d8:	ldr	r2, [fp, #-16]
   144dc:	ldr	r3, [sp, #20]
   144e0:	str	r0, [sp, #16]
   144e4:	mov	r0, r1
   144e8:	mov	r1, r2
   144ec:	movw	r2, #0
   144f0:	str	r2, [sp, #12]
   144f4:	ldr	ip, [sp, #12]
   144f8:	str	r3, [sp, #8]
   144fc:	mov	r3, ip
   14500:	ldr	lr, [sp, #8]
   14504:	str	lr, [sp]
   14508:	ldr	r4, [sp, #16]
   1450c:	blx	r4
   14510:	ldr	r0, [sp, #20]
   14514:	add	r0, r0, #1
   14518:	str	r0, [sp, #20]
   1451c:	b	144a8 <flatcc_builder_clear@@Base+0x18>
   14520:	ldr	r0, [fp, #-12]
   14524:	ldr	r0, [r0, #184]	; 0xb8
   14528:	cmp	r0, #0
   1452c:	beq	1453c <flatcc_builder_clear@@Base+0xac>
   14530:	ldr	r0, [fp, #-12]
   14534:	add	r0, r0, #188	; 0xbc
   14538:	bl	19f64 <flatcc_emitter_clear@@Base>
   1453c:	ldr	r0, [fp, #-12]
   14540:	movw	r1, #0
   14544:	and	r1, r1, #255	; 0xff
   14548:	movw	r2, #232	; 0xe8
   1454c:	bl	12778 <memset@plt>
   14550:	sub	sp, fp, #8
   14554:	pop	{r4, sl, fp, pc}

00014558 <flatcc_builder_enter_user_frame_ptr@@Base>:
   14558:	push	{fp, lr}
   1455c:	mov	fp, sp
   14560:	sub	sp, sp, #24
   14564:	str	r0, [fp, #-8]
   14568:	str	r1, [sp, #12]
   1456c:	ldr	r0, [sp, #12]
   14570:	add	r0, r0, #4
   14574:	sub	r0, r0, #1
   14578:	mvn	r1, #3
   1457c:	and	r0, r0, r1
   14580:	add	r0, r0, #4
   14584:	str	r0, [sp, #12]
   14588:	ldr	r0, [fp, #-8]
   1458c:	ldr	r1, [fp, #-8]
   14590:	ldr	r2, [r1, #228]	; 0xe4
   14594:	ldr	r3, [sp, #12]
   14598:	movw	r1, #7
   1459c:	movw	ip, #0
   145a0:	str	ip, [sp]
   145a4:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   145a8:	str	r0, [sp, #8]
   145ac:	movw	r1, #0
   145b0:	cmp	r0, r1
   145b4:	bne	145c4 <flatcc_builder_enter_user_frame_ptr@@Base+0x6c>
   145b8:	movw	r0, #0
   145bc:	str	r0, [fp, #-4]
   145c0:	b	14620 <flatcc_builder_enter_user_frame_ptr@@Base+0xc8>
   145c4:	ldr	r0, [sp, #8]
   145c8:	ldr	r2, [sp, #12]
   145cc:	movw	r1, #0
   145d0:	and	r1, r1, #255	; 0xff
   145d4:	bl	12778 <memset@plt>
   145d8:	ldr	r0, [fp, #-8]
   145dc:	ldr	r0, [r0, #224]	; 0xe0
   145e0:	ldr	r1, [sp, #8]
   145e4:	add	r2, r1, #4
   145e8:	str	r2, [sp, #8]
   145ec:	str	r0, [r1]
   145f0:	ldr	r0, [fp, #-8]
   145f4:	ldr	r0, [r0, #228]	; 0xe4
   145f8:	add	r0, r0, #4
   145fc:	ldr	r1, [fp, #-8]
   14600:	str	r0, [r1, #224]	; 0xe0
   14604:	ldr	r0, [sp, #12]
   14608:	ldr	r1, [fp, #-8]
   1460c:	ldr	r2, [r1, #228]	; 0xe4
   14610:	add	r0, r2, r0
   14614:	str	r0, [r1, #228]	; 0xe4
   14618:	ldr	r0, [sp, #8]
   1461c:	str	r0, [fp, #-4]
   14620:	ldr	r0, [fp, #-4]
   14624:	mov	sp, fp
   14628:	pop	{fp, pc}
   1462c:	push	{fp, lr}
   14630:	mov	fp, sp
   14634:	sub	sp, sp, #32
   14638:	ldr	ip, [fp, #8]
   1463c:	str	r0, [fp, #-4]
   14640:	str	r1, [fp, #-8]
   14644:	str	r2, [fp, #-12]
   14648:	str	r3, [sp, #16]
   1464c:	ldr	r0, [fp, #-4]
   14650:	add	r0, r0, #52	; 0x34
   14654:	ldr	r1, [fp, #-8]
   14658:	add	r0, r0, r1, lsl #3
   1465c:	str	r0, [sp, #12]
   14660:	ldr	r0, [fp, #-12]
   14664:	ldr	r1, [sp, #16]
   14668:	add	r0, r0, r1
   1466c:	ldr	r1, [sp, #12]
   14670:	ldr	r1, [r1, #4]
   14674:	cmp	r0, r1
   14678:	bls	146f0 <flatcc_builder_enter_user_frame_ptr@@Base+0x198>
   1467c:	ldr	r0, [fp, #-4]
   14680:	ldr	r0, [r0, #48]	; 0x30
   14684:	ldr	r1, [fp, #-4]
   14688:	ldr	r1, [r1, #40]	; 0x28
   1468c:	ldr	r2, [sp, #12]
   14690:	ldr	r3, [fp, #-12]
   14694:	ldr	ip, [sp, #16]
   14698:	add	r3, r3, ip
   1469c:	ldr	ip, [fp, #8]
   146a0:	ldr	lr, [fp, #-8]
   146a4:	str	r0, [sp, #8]
   146a8:	mov	r0, r1
   146ac:	mov	r1, r2
   146b0:	mov	r2, r3
   146b4:	mov	r3, ip
   146b8:	str	lr, [sp]
   146bc:	ldr	ip, [sp, #8]
   146c0:	blx	ip
   146c4:	cmp	r0, #0
   146c8:	beq	146ec <flatcc_builder_enter_user_frame_ptr@@Base+0x194>
   146cc:	ldr	r0, [pc, #52]	; 14708 <flatcc_builder_enter_user_frame_ptr@@Base+0x1b0>
   146d0:	add	r0, pc, r0
   146d4:	ldr	r1, [pc, #48]	; 1470c <flatcc_builder_enter_user_frame_ptr@@Base+0x1b4>
   146d8:	add	r1, pc, r1
   146dc:	ldr	r2, [pc, #44]	; 14710 <flatcc_builder_enter_user_frame_ptr@@Base+0x1b8>
   146e0:	add	r3, pc, r2
   146e4:	movw	r2, #308	; 0x134
   146e8:	bl	127a8 <__assert_fail@plt>
   146ec:	b	146f0 <flatcc_builder_enter_user_frame_ptr@@Base+0x198>
   146f0:	ldr	r0, [sp, #12]
   146f4:	ldr	r0, [r0]
   146f8:	ldr	r1, [fp, #-12]
   146fc:	add	r0, r0, r1
   14700:	mov	sp, fp
   14704:	pop	{fp, pc}
   14708:	andeq	sl, r0, r5, ror #5
   1470c:	andeq	r9, r0, r0, lsr #2
   14710:	andeq	sl, r0, pc, lsl #2

00014714 <flatcc_builder_enter_user_frame@@Base>:
   14714:	push	{fp, lr}
   14718:	mov	fp, sp
   1471c:	sub	sp, sp, #24
   14720:	str	r0, [fp, #-8]
   14724:	str	r1, [sp, #12]
   14728:	ldr	r0, [sp, #12]
   1472c:	add	r0, r0, #4
   14730:	sub	r0, r0, #1
   14734:	mvn	r1, #3
   14738:	and	r0, r0, r1
   1473c:	add	r0, r0, #4
   14740:	str	r0, [sp, #12]
   14744:	ldr	r0, [fp, #-8]
   14748:	ldr	r1, [fp, #-8]
   1474c:	ldr	r2, [r1, #228]	; 0xe4
   14750:	ldr	r3, [sp, #12]
   14754:	movw	r1, #7
   14758:	movw	ip, #0
   1475c:	str	ip, [sp]
   14760:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   14764:	str	r0, [sp, #8]
   14768:	movw	r1, #0
   1476c:	cmp	r0, r1
   14770:	bne	14780 <flatcc_builder_enter_user_frame@@Base+0x6c>
   14774:	movw	r0, #0
   14778:	str	r0, [fp, #-4]
   1477c:	b	147e0 <flatcc_builder_enter_user_frame@@Base+0xcc>
   14780:	ldr	r0, [sp, #8]
   14784:	ldr	r2, [sp, #12]
   14788:	movw	r1, #0
   1478c:	and	r1, r1, #255	; 0xff
   14790:	bl	12778 <memset@plt>
   14794:	ldr	r0, [fp, #-8]
   14798:	ldr	r0, [r0, #224]	; 0xe0
   1479c:	ldr	r1, [sp, #8]
   147a0:	add	r2, r1, #4
   147a4:	str	r2, [sp, #8]
   147a8:	str	r0, [r1]
   147ac:	ldr	r0, [fp, #-8]
   147b0:	ldr	r0, [r0, #228]	; 0xe4
   147b4:	add	r0, r0, #4
   147b8:	ldr	r1, [fp, #-8]
   147bc:	str	r0, [r1, #224]	; 0xe0
   147c0:	ldr	r0, [sp, #12]
   147c4:	ldr	r1, [fp, #-8]
   147c8:	ldr	r2, [r1, #228]	; 0xe4
   147cc:	add	r0, r2, r0
   147d0:	str	r0, [r1, #228]	; 0xe4
   147d4:	ldr	r0, [fp, #-8]
   147d8:	ldr	r0, [r0, #224]	; 0xe0
   147dc:	str	r0, [fp, #-4]
   147e0:	ldr	r0, [fp, #-4]
   147e4:	mov	sp, fp
   147e8:	pop	{fp, pc}

000147ec <flatcc_builder_exit_user_frame@@Base>:
   147ec:	push	{fp, lr}
   147f0:	mov	fp, sp
   147f4:	sub	sp, sp, #8
   147f8:	str	r0, [sp, #4]
   147fc:	ldr	r0, [sp, #4]
   14800:	ldr	r0, [r0, #224]	; 0xe0
   14804:	cmp	r0, #0
   14808:	bls	14810 <flatcc_builder_exit_user_frame@@Base+0x24>
   1480c:	b	14830 <flatcc_builder_exit_user_frame@@Base+0x44>
   14810:	ldr	r0, [pc, #100]	; 1487c <flatcc_builder_exit_user_frame@@Base+0x90>
   14814:	add	r0, pc, r0
   14818:	ldr	r1, [pc, #96]	; 14880 <flatcc_builder_exit_user_frame@@Base+0x94>
   1481c:	add	r1, pc, r1
   14820:	ldr	r2, [pc, #92]	; 14884 <flatcc_builder_exit_user_frame@@Base+0x98>
   14824:	add	r3, pc, r2
   14828:	movw	r2, #542	; 0x21e
   1482c:	bl	127a8 <__assert_fail@plt>
   14830:	ldr	r0, [sp, #4]
   14834:	ldr	r0, [r0, #108]	; 0x6c
   14838:	ldr	r1, [sp, #4]
   1483c:	ldr	r1, [r1, #224]	; 0xe0
   14840:	add	r0, r0, r1
   14844:	str	r0, [sp]
   14848:	ldr	r0, [sp, #4]
   1484c:	ldr	r0, [r0, #224]	; 0xe0
   14850:	sub	r0, r0, #4
   14854:	ldr	r1, [sp, #4]
   14858:	str	r0, [r1, #228]	; 0xe4
   1485c:	ldr	r0, [sp]
   14860:	mvn	r1, #3
   14864:	add	r0, r0, r1
   14868:	ldr	r0, [r0]
   1486c:	ldr	r1, [sp, #4]
   14870:	str	r0, [r1, #224]	; 0xe0
   14874:	mov	sp, fp
   14878:	pop	{fp, pc}
   1487c:	andeq	r9, r0, pc, ror r0
   14880:	ldrdeq	r8, [r0], -ip
   14884:	andeq	r9, r0, r8, lsl #1

00014888 <flatcc_builder_exit_user_frame_at@@Base>:
   14888:	push	{fp, lr}
   1488c:	mov	fp, sp
   14890:	sub	sp, sp, #8
   14894:	str	r0, [sp, #4]
   14898:	str	r1, [sp]
   1489c:	ldr	r0, [sp, #4]
   148a0:	ldr	r0, [r0, #224]	; 0xe0
   148a4:	ldr	r1, [sp]
   148a8:	cmp	r0, r1
   148ac:	bcc	148b4 <flatcc_builder_exit_user_frame_at@@Base+0x2c>
   148b0:	b	148d4 <flatcc_builder_exit_user_frame_at@@Base+0x4c>
   148b4:	ldr	r0, [pc, #52]	; 148f0 <flatcc_builder_exit_user_frame_at@@Base+0x68>
   148b8:	add	r0, pc, r0
   148bc:	ldr	r1, [pc, #48]	; 148f4 <flatcc_builder_exit_user_frame_at@@Base+0x6c>
   148c0:	add	r1, pc, r1
   148c4:	ldr	r2, [pc, #44]	; 148f8 <flatcc_builder_exit_user_frame_at@@Base+0x70>
   148c8:	add	r3, pc, r2
   148cc:	movw	r2, #551	; 0x227
   148d0:	bl	127a8 <__assert_fail@plt>
   148d4:	ldr	r0, [sp]
   148d8:	ldr	r1, [sp, #4]
   148dc:	str	r0, [r1, #224]	; 0xe0
   148e0:	ldr	r0, [sp, #4]
   148e4:	bl	147ec <flatcc_builder_exit_user_frame@@Base>
   148e8:	mov	sp, fp
   148ec:	pop	{fp, pc}
   148f0:	andeq	r9, r0, lr, lsr #32
   148f4:	andeq	r8, r0, r8, lsr pc
   148f8:	andeq	r9, r0, sp, lsr r0

000148fc <flatcc_builder_get_current_user_frame@@Base>:
   148fc:	sub	sp, sp, #4
   14900:	str	r0, [sp]
   14904:	ldr	r0, [sp]
   14908:	ldr	r0, [r0, #224]	; 0xe0
   1490c:	add	sp, sp, #4
   14910:	bx	lr

00014914 <flatcc_builder_get_user_frame_ptr@@Base>:
   14914:	sub	sp, sp, #8
   14918:	str	r0, [sp, #4]
   1491c:	str	r1, [sp]
   14920:	ldr	r0, [sp, #4]
   14924:	ldr	r0, [r0, #108]	; 0x6c
   14928:	ldr	r1, [sp]
   1492c:	add	r0, r0, r1
   14930:	add	sp, sp, #8
   14934:	bx	lr

00014938 <flatcc_builder_embed_buffer@@Base>:
   14938:	push	{fp, lr}
   1493c:	mov	fp, sp
   14940:	sub	sp, sp, #120	; 0x78
   14944:	ldr	ip, [fp, #12]
   14948:	ldr	lr, [fp, #8]
   1494c:	str	r0, [fp, #-8]
   14950:	strh	r1, [fp, #-10]
   14954:	str	r2, [fp, #-16]
   14958:	str	r3, [fp, #-20]	; 0xffffffec
   1495c:	strh	lr, [fp, #-22]	; 0xffffffea
   14960:	ldr	r0, [fp, #12]
   14964:	and	r0, r0, #2
   14968:	str	r0, [sp, #12]
   1496c:	ldr	r0, [fp, #-8]
   14970:	ldrh	r1, [fp, #-10]
   14974:	ldr	r2, [fp, #-8]
   14978:	ldr	r2, [r2, #152]	; 0x98
   1497c:	cmp	r2, #0
   14980:	movw	r2, #0
   14984:	moveq	r2, #1
   14988:	mvn	r3, #0
   1498c:	eor	r2, r2, r3
   14990:	and	r3, r2, #1
   14994:	sub	r2, fp, #22
   14998:	str	r1, [sp, #8]
   1499c:	mov	r1, r2
   149a0:	ldr	r2, [sp, #8]
   149a4:	uxth	r2, r2
   149a8:	str	ip, [sp, #4]
   149ac:	bl	14b20 <flatcc_builder_embed_buffer@@Base+0x1e8>
   149b0:	cmp	r0, #0
   149b4:	beq	149c4 <flatcc_builder_embed_buffer@@Base+0x8c>
   149b8:	movw	r0, #0
   149bc:	str	r0, [fp, #-4]
   149c0:	b	14b10 <flatcc_builder_embed_buffer@@Base+0x1d8>
   149c4:	ldr	r0, [fp, #-8]
   149c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   149cc:	ldr	r2, [sp, #12]
   149d0:	cmp	r2, #0
   149d4:	movw	r2, #0
   149d8:	movne	r2, #1
   149dc:	tst	r2, #1
   149e0:	movw	r2, #4
   149e4:	moveq	r2, #0
   149e8:	add	r1, r1, r2
   149ec:	ldrh	r2, [fp, #-22]	; 0xffffffea
   149f0:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   149f4:	str	r0, [fp, #-32]	; 0xffffffe0
   149f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   149fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14a00:	add	r0, r0, r1
   14a04:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   14a08:	str	r0, [fp, #-28]	; 0xffffffe4
   14a0c:	movw	r0, #0
   14a10:	str	r0, [sp, #16]
   14a14:	str	r0, [sp, #20]
   14a18:	ldr	r0, [fp, #-8]
   14a1c:	ldr	r0, [r0, #152]	; 0x98
   14a20:	cmp	r0, #0
   14a24:	beq	14a64 <flatcc_builder_embed_buffer@@Base+0x12c>
   14a28:	ldr	r0, [sp, #16]
   14a2c:	add	r0, r0, #4
   14a30:	str	r0, [sp, #16]
   14a34:	add	r0, sp, #16
   14a38:	add	r0, r0, #8
   14a3c:	ldr	r1, [sp, #20]
   14a40:	sub	r2, fp, #28
   14a44:	str	r2, [r0, r1, lsl #3]
   14a48:	ldr	r1, [sp, #20]
   14a4c:	add	r0, r0, r1, lsl #3
   14a50:	movw	r1, #4
   14a54:	str	r1, [r0, #4]
   14a58:	ldr	r0, [sp, #20]
   14a5c:	add	r0, r0, #1
   14a60:	str	r0, [sp, #20]
   14a64:	ldr	r0, [fp, #-20]	; 0xffffffec
   14a68:	cmp	r0, #0
   14a6c:	bls	14ab0 <flatcc_builder_embed_buffer@@Base+0x178>
   14a70:	ldr	r0, [fp, #-20]	; 0xffffffec
   14a74:	ldr	r1, [sp, #16]
   14a78:	add	r0, r1, r0
   14a7c:	str	r0, [sp, #16]
   14a80:	ldr	r0, [fp, #-16]
   14a84:	add	r1, sp, #16
   14a88:	add	r1, r1, #8
   14a8c:	ldr	r2, [sp, #20]
   14a90:	str	r0, [r1, r2, lsl #3]
   14a94:	ldr	r0, [fp, #-20]	; 0xffffffec
   14a98:	ldr	r2, [sp, #20]
   14a9c:	add	r1, r1, r2, lsl #3
   14aa0:	str	r0, [r1, #4]
   14aa4:	ldr	r0, [sp, #20]
   14aa8:	add	r0, r0, #1
   14aac:	str	r0, [sp, #20]
   14ab0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ab4:	cmp	r0, #0
   14ab8:	bls	14b00 <flatcc_builder_embed_buffer@@Base+0x1c8>
   14abc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ac0:	ldr	r1, [sp, #16]
   14ac4:	add	r0, r1, r0
   14ac8:	str	r0, [sp, #16]
   14acc:	add	r0, sp, #16
   14ad0:	add	r0, r0, #8
   14ad4:	ldr	r1, [sp, #20]
   14ad8:	ldr	r2, [pc, #60]	; 14b1c <flatcc_builder_embed_buffer@@Base+0x1e4>
   14adc:	ldr	r2, [pc, r2]
   14ae0:	str	r2, [r0, r1, lsl #3]
   14ae4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14ae8:	ldr	r2, [sp, #20]
   14aec:	add	r0, r0, r2, lsl #3
   14af0:	str	r1, [r0, #4]
   14af4:	ldr	r0, [sp, #20]
   14af8:	add	r0, r0, #1
   14afc:	str	r0, [sp, #20]
   14b00:	ldr	r0, [fp, #-8]
   14b04:	add	r1, sp, #16
   14b08:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   14b0c:	str	r0, [fp, #-4]
   14b10:	ldr	r0, [fp, #-4]
   14b14:	mov	sp, fp
   14b18:	pop	{fp, pc}
   14b1c:	andeq	sl, r1, r0, ror #10
   14b20:	push	{fp, lr}
   14b24:	mov	fp, sp
   14b28:	sub	sp, sp, #104	; 0x68
   14b2c:	str	r0, [fp, #-4]
   14b30:	str	r1, [fp, #-8]
   14b34:	strh	r2, [fp, #-10]
   14b38:	str	r3, [fp, #-16]
   14b3c:	ldrh	r0, [fp, #-10]
   14b40:	cmp	r0, #0
   14b44:	beq	14b54 <flatcc_builder_embed_buffer@@Base+0x21c>
   14b48:	ldrh	r0, [fp, #-10]
   14b4c:	str	r0, [sp, #8]
   14b50:	b	14b88 <flatcc_builder_embed_buffer@@Base+0x250>
   14b54:	ldr	r0, [fp, #-4]
   14b58:	ldrh	r0, [r0, #132]	; 0x84
   14b5c:	cmp	r0, #0
   14b60:	beq	14b74 <flatcc_builder_embed_buffer@@Base+0x23c>
   14b64:	ldr	r0, [fp, #-4]
   14b68:	ldrh	r0, [r0, #132]	; 0x84
   14b6c:	str	r0, [sp, #4]
   14b70:	b	14b80 <flatcc_builder_embed_buffer@@Base+0x248>
   14b74:	movw	r0, #1
   14b78:	str	r0, [sp, #4]
   14b7c:	b	14b80 <flatcc_builder_embed_buffer@@Base+0x248>
   14b80:	ldr	r0, [sp, #4]
   14b84:	str	r0, [sp, #8]
   14b88:	ldr	r0, [sp, #8]
   14b8c:	strh	r0, [fp, #-10]
   14b90:	ldr	r0, [fp, #-8]
   14b94:	movw	r1, #4
   14b98:	uxth	r1, r1
   14b9c:	bl	16680 <flatcc_builder_start_vector@@Base+0xac>
   14ba0:	ldr	r0, [fp, #-8]
   14ba4:	ldrh	r1, [fp, #-10]
   14ba8:	bl	16680 <flatcc_builder_start_vector@@Base+0xac>
   14bac:	ldr	r0, [fp, #-16]
   14bb0:	cmp	r0, #0
   14bb4:	bne	14c70 <flatcc_builder_embed_buffer@@Base+0x338>
   14bb8:	ldr	r0, [fp, #-4]
   14bbc:	ldrh	r1, [fp, #-10]
   14bc0:	bl	19ab4 <flatcc_builder_get_emit_context@@Base+0x18>
   14bc4:	str	r0, [fp, #-20]	; 0xffffffec
   14bc8:	ldr	r0, [fp, #-20]	; 0xffffffec
   14bcc:	cmp	r0, #0
   14bd0:	beq	14c6c <flatcc_builder_embed_buffer@@Base+0x334>
   14bd4:	movw	r0, #0
   14bd8:	str	r0, [sp, #12]
   14bdc:	str	r0, [sp, #16]
   14be0:	ldr	r0, [fp, #-20]	; 0xffffffec
   14be4:	cmp	r0, #0
   14be8:	bls	14c30 <flatcc_builder_embed_buffer@@Base+0x2f8>
   14bec:	ldr	r0, [fp, #-20]	; 0xffffffec
   14bf0:	ldr	r1, [sp, #12]
   14bf4:	add	r0, r1, r0
   14bf8:	str	r0, [sp, #12]
   14bfc:	add	r0, sp, #12
   14c00:	add	r0, r0, #8
   14c04:	ldr	r1, [sp, #16]
   14c08:	ldr	r2, [pc, #120]	; 14c88 <flatcc_builder_embed_buffer@@Base+0x350>
   14c0c:	ldr	r2, [pc, r2]
   14c10:	str	r2, [r0, r1, lsl #3]
   14c14:	ldr	r1, [fp, #-20]	; 0xffffffec
   14c18:	ldr	r2, [sp, #16]
   14c1c:	add	r0, r0, r2, lsl #3
   14c20:	str	r1, [r0, #4]
   14c24:	ldr	r0, [sp, #16]
   14c28:	add	r0, r0, #1
   14c2c:	str	r0, [sp, #16]
   14c30:	ldr	r0, [fp, #-4]
   14c34:	add	r1, sp, #12
   14c38:	bl	16c64 <flatcc_builder_create_vtable@@Base+0x104>
   14c3c:	movw	r1, #0
   14c40:	cmp	r1, r0
   14c44:	bne	14c68 <flatcc_builder_embed_buffer@@Base+0x330>
   14c48:	ldr	r0, [pc, #44]	; 14c7c <flatcc_builder_embed_buffer@@Base+0x344>
   14c4c:	add	r0, pc, r0
   14c50:	ldr	r1, [pc, #40]	; 14c80 <flatcc_builder_embed_buffer@@Base+0x348>
   14c54:	add	r1, pc, r1
   14c58:	ldr	r2, [pc, #36]	; 14c84 <flatcc_builder_embed_buffer@@Base+0x34c>
   14c5c:	add	r3, pc, r2
   14c60:	movw	r2, #702	; 0x2be
   14c64:	bl	127a8 <__assert_fail@plt>
   14c68:	b	14c6c <flatcc_builder_embed_buffer@@Base+0x334>
   14c6c:	b	14c70 <flatcc_builder_embed_buffer@@Base+0x338>
   14c70:	movw	r0, #0
   14c74:	mov	sp, fp
   14c78:	pop	{fp, pc}
   14c7c:	andeq	r9, r0, r9, ror #26
   14c80:	andeq	r8, r0, r4, lsr #23
   14c84:	ldrdeq	r9, [r0], -r6
   14c88:	andeq	sl, r1, r0, lsr r4
   14c8c:	sub	sp, sp, #12
   14c90:	str	r0, [sp, #8]
   14c94:	str	r1, [sp, #4]
   14c98:	strh	r2, [sp, #2]
   14c9c:	ldr	r0, [sp, #8]
   14ca0:	ldr	r0, [r0, #136]	; 0x88
   14ca4:	ldr	r1, [sp, #4]
   14ca8:	sub	r0, r0, r1
   14cac:	ldrh	r1, [sp, #2]
   14cb0:	sub	r1, r1, #1
   14cb4:	and	r0, r0, r1
   14cb8:	add	sp, sp, #12
   14cbc:	bx	lr
   14cc0:	sub	sp, sp, #4
   14cc4:	str	r0, [sp]
   14cc8:	ldr	r0, [sp]
   14ccc:	add	sp, sp, #4
   14cd0:	bx	lr
   14cd4:	push	{fp, lr}
   14cd8:	mov	fp, sp
   14cdc:	sub	sp, sp, #24
   14ce0:	str	r0, [fp, #-4]
   14ce4:	str	r1, [fp, #-8]
   14ce8:	ldr	r0, [fp, #-4]
   14cec:	ldr	r0, [r0, #136]	; 0x88
   14cf0:	ldr	r1, [fp, #-8]
   14cf4:	ldr	r1, [r1]
   14cf8:	sub	r0, r0, r1
   14cfc:	str	r0, [sp, #12]
   14d00:	ldr	r0, [fp, #-8]
   14d04:	ldr	r0, [r0]
   14d08:	cmp	r0, #16
   14d0c:	bls	14d24 <flatcc_builder_embed_buffer@@Base+0x3ec>
   14d10:	ldr	r0, [fp, #-8]
   14d14:	ldr	r0, [r0]
   14d18:	sub	r0, r0, #16
   14d1c:	cmn	r0, #1
   14d20:	bhi	14d38 <flatcc_builder_embed_buffer@@Base+0x400>
   14d24:	ldr	r0, [sp, #12]
   14d28:	ldr	r1, [fp, #-4]
   14d2c:	ldr	r1, [r1, #136]	; 0x88
   14d30:	cmp	r0, r1
   14d34:	blt	14d58 <flatcc_builder_embed_buffer@@Base+0x420>
   14d38:	ldr	r0, [pc, #172]	; 14dec <flatcc_builder_embed_buffer@@Base+0x4b4>
   14d3c:	add	r0, pc, r0
   14d40:	ldr	r1, [pc, #168]	; 14df0 <flatcc_builder_embed_buffer@@Base+0x4b8>
   14d44:	add	r1, pc, r1
   14d48:	ldr	r2, [pc, #164]	; 14df4 <flatcc_builder_embed_buffer@@Base+0x4bc>
   14d4c:	add	r3, pc, r2
   14d50:	movw	r2, #647	; 0x287
   14d54:	bl	127a8 <__assert_fail@plt>
   14d58:	ldr	r0, [fp, #-4]
   14d5c:	ldr	r0, [r0, #44]	; 0x2c
   14d60:	ldr	r1, [fp, #-4]
   14d64:	ldr	r1, [r1, #36]	; 0x24
   14d68:	ldr	r2, [fp, #-8]
   14d6c:	add	r2, r2, #8
   14d70:	ldr	r3, [fp, #-8]
   14d74:	ldr	r3, [r3, #4]
   14d78:	ldr	ip, [sp, #12]
   14d7c:	ldr	lr, [fp, #-8]
   14d80:	ldr	lr, [lr]
   14d84:	str	r0, [sp, #8]
   14d88:	mov	r0, r1
   14d8c:	mov	r1, r2
   14d90:	mov	r2, r3
   14d94:	mov	r3, ip
   14d98:	str	lr, [sp]
   14d9c:	ldr	ip, [sp, #8]
   14da0:	blx	ip
   14da4:	cmp	r0, #0
   14da8:	beq	14dcc <flatcc_builder_embed_buffer@@Base+0x494>
   14dac:	ldr	r0, [pc, #44]	; 14de0 <flatcc_builder_embed_buffer@@Base+0x4a8>
   14db0:	add	r0, pc, r0
   14db4:	ldr	r1, [pc, #40]	; 14de4 <flatcc_builder_embed_buffer@@Base+0x4ac>
   14db8:	add	r1, pc, r1
   14dbc:	ldr	r2, [pc, #36]	; 14de8 <flatcc_builder_embed_buffer@@Base+0x4b0>
   14dc0:	add	r3, pc, r2
   14dc4:	movw	r2, #651	; 0x28b
   14dc8:	bl	127a8 <__assert_fail@plt>
   14dcc:	ldr	r0, [sp, #12]
   14dd0:	ldr	r1, [fp, #-4]
   14dd4:	str	r0, [r1, #136]	; 0x88
   14dd8:	mov	sp, fp
   14ddc:	pop	{fp, pc}
   14de0:	andeq	r9, r0, r5, lsl #24
   14de4:	andeq	r8, r0, r0, asr #20
   14de8:			; <UNDEFINED> instruction: 0x00009ab4
   14dec:	andeq	r9, r0, r9, ror ip
   14df0:			; <UNDEFINED> instruction: 0x00008ab4
   14df4:	andeq	r9, r0, r8, lsr #22

00014df8 <flatcc_builder_create_buffer@@Base>:
   14df8:	push	{fp, lr}
   14dfc:	mov	fp, sp
   14e00:	sub	sp, sp, #152	; 0x98
   14e04:	ldr	ip, [fp, #12]
   14e08:	ldr	lr, [fp, #8]
   14e0c:	str	r0, [fp, #-8]
   14e10:	str	r1, [fp, #-12]
   14e14:	strh	r2, [fp, #-14]
   14e18:	str	r3, [fp, #-20]	; 0xffffffec
   14e1c:	strh	lr, [fp, #-22]	; 0xffffffea
   14e20:	movw	r0, #0
   14e24:	str	r0, [fp, #-36]	; 0xffffffdc
   14e28:	str	r0, [sp, #28]
   14e2c:	ldr	r0, [fp, #12]
   14e30:	and	r0, r0, #1
   14e34:	cmp	r0, #0
   14e38:	movw	r0, #0
   14e3c:	movne	r0, #1
   14e40:	and	r0, r0, #1
   14e44:	str	r0, [sp, #24]
   14e48:	ldr	r0, [fp, #12]
   14e4c:	and	r0, r0, #2
   14e50:	cmp	r0, #0
   14e54:	movw	r0, #0
   14e58:	movne	r0, #1
   14e5c:	and	r0, r0, #1
   14e60:	str	r0, [sp, #20]
   14e64:	ldr	r0, [fp, #-8]
   14e68:	ldrh	r1, [fp, #-14]
   14e6c:	ldr	r3, [sp, #24]
   14e70:	sub	r2, fp, #22
   14e74:	str	r1, [sp, #16]
   14e78:	mov	r1, r2
   14e7c:	ldr	r2, [sp, #16]
   14e80:	uxth	r2, r2
   14e84:	str	ip, [sp, #12]
   14e88:	bl	14b20 <flatcc_builder_embed_buffer@@Base+0x1e8>
   14e8c:	cmp	r0, #0
   14e90:	beq	14ea0 <flatcc_builder_create_buffer@@Base+0xa8>
   14e94:	movw	r0, #0
   14e98:	str	r0, [fp, #-4]
   14e9c:	b	15184 <flatcc_builder_create_buffer@@Base+0x38c>
   14ea0:	ldr	r0, [fp, #-8]
   14ea4:	ldrh	r1, [fp, #-22]	; 0xffffffea
   14ea8:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   14eac:	ldr	r0, [fp, #-12]
   14eb0:	movw	r1, #0
   14eb4:	cmp	r0, r1
   14eb8:	beq	14ef8 <flatcc_builder_create_buffer@@Base+0x100>
   14ebc:	ldr	r0, [fp, #-12]
   14ec0:	ldrb	r1, [r0]
   14ec4:	strb	r1, [sp, #28]
   14ec8:	ldrb	r1, [r0, #1]
   14ecc:	strb	r1, [sp, #29]
   14ed0:	ldrb	r1, [r0, #2]
   14ed4:	strb	r1, [sp, #30]
   14ed8:	ldrb	r0, [r0, #3]
   14edc:	strb	r0, [sp, #31]
   14ee0:	ldr	r0, [sp, #28]
   14ee4:	bl	151d4 <flatcc_builder_create_buffer@@Base+0x3dc>
   14ee8:	str	r0, [sp, #28]
   14eec:	ldr	r0, [sp, #28]
   14ef0:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   14ef4:	str	r0, [sp, #28]
   14ef8:	ldr	r0, [sp, #28]
   14efc:	cmp	r0, #0
   14f00:	movw	r0, #0
   14f04:	movne	r0, #1
   14f08:	tst	r0, #1
   14f0c:	movw	r0, #4
   14f10:	mov	r1, r0
   14f14:	moveq	r1, #0
   14f18:	str	r1, [fp, #-36]	; 0xffffffdc
   14f1c:	ldr	r1, [fp, #-8]
   14f20:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14f24:	add	r2, r2, #4
   14f28:	ldr	r3, [sp, #20]
   14f2c:	cmp	r3, #0
   14f30:	movw	r3, #0
   14f34:	movne	r3, #1
   14f38:	tst	r3, #1
   14f3c:	moveq	r0, #0
   14f40:	add	r0, r2, r0
   14f44:	str	r0, [sp, #8]
   14f48:	mov	r0, r1
   14f4c:	ldr	r1, [sp, #8]
   14f50:	ldrh	r2, [fp, #-22]	; 0xffffffea
   14f54:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   14f58:	str	r0, [fp, #-32]	; 0xffffffe0
   14f5c:	movw	r0, #0
   14f60:	str	r0, [sp, #32]
   14f64:	str	r0, [sp, #36]	; 0x24
   14f68:	ldr	r0, [sp, #24]
   14f6c:	cmp	r0, #0
   14f70:	bne	14f80 <flatcc_builder_create_buffer@@Base+0x188>
   14f74:	ldr	r0, [sp, #20]
   14f78:	cmp	r0, #0
   14f7c:	beq	14fbc <flatcc_builder_create_buffer@@Base+0x1c4>
   14f80:	ldr	r0, [sp, #32]
   14f84:	add	r0, r0, #4
   14f88:	str	r0, [sp, #32]
   14f8c:	add	r0, sp, #32
   14f90:	add	r0, r0, #8
   14f94:	ldr	r1, [sp, #36]	; 0x24
   14f98:	sub	r2, fp, #44	; 0x2c
   14f9c:	str	r2, [r0, r1, lsl #3]
   14fa0:	ldr	r1, [sp, #36]	; 0x24
   14fa4:	add	r0, r0, r1, lsl #3
   14fa8:	movw	r1, #4
   14fac:	str	r1, [r0, #4]
   14fb0:	ldr	r0, [sp, #36]	; 0x24
   14fb4:	add	r0, r0, #1
   14fb8:	str	r0, [sp, #36]	; 0x24
   14fbc:	ldr	r0, [sp, #32]
   14fc0:	add	r0, r0, #4
   14fc4:	str	r0, [sp, #32]
   14fc8:	add	r0, sp, #32
   14fcc:	add	r0, r0, #8
   14fd0:	ldr	r1, [sp, #36]	; 0x24
   14fd4:	sub	r2, fp, #40	; 0x28
   14fd8:	str	r2, [r0, r1, lsl #3]
   14fdc:	ldr	r1, [sp, #36]	; 0x24
   14fe0:	add	r0, r0, r1, lsl #3
   14fe4:	movw	r1, #4
   14fe8:	str	r1, [r0, #4]
   14fec:	ldr	r0, [sp, #36]	; 0x24
   14ff0:	add	r0, r0, #1
   14ff4:	str	r0, [sp, #36]	; 0x24
   14ff8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14ffc:	cmp	r0, #0
   15000:	bls	15044 <flatcc_builder_create_buffer@@Base+0x24c>
   15004:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15008:	ldr	r1, [sp, #32]
   1500c:	add	r0, r1, r0
   15010:	str	r0, [sp, #32]
   15014:	add	r0, sp, #32
   15018:	add	r0, r0, #8
   1501c:	ldr	r1, [sp, #36]	; 0x24
   15020:	add	r2, sp, #28
   15024:	str	r2, [r0, r1, lsl #3]
   15028:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1502c:	ldr	r2, [sp, #36]	; 0x24
   15030:	add	r0, r0, r2, lsl #3
   15034:	str	r1, [r0, #4]
   15038:	ldr	r0, [sp, #36]	; 0x24
   1503c:	add	r0, r0, #1
   15040:	str	r0, [sp, #36]	; 0x24
   15044:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15048:	cmp	r0, #0
   1504c:	bls	15094 <flatcc_builder_create_buffer@@Base+0x29c>
   15050:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15054:	ldr	r1, [sp, #32]
   15058:	add	r0, r1, r0
   1505c:	str	r0, [sp, #32]
   15060:	add	r0, sp, #32
   15064:	add	r0, r0, #8
   15068:	ldr	r1, [sp, #36]	; 0x24
   1506c:	ldr	r2, [pc, #296]	; 1519c <flatcc_builder_create_buffer@@Base+0x3a4>
   15070:	ldr	r2, [pc, r2]
   15074:	str	r2, [r0, r1, lsl #3]
   15078:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1507c:	ldr	r2, [sp, #36]	; 0x24
   15080:	add	r0, r0, r2, lsl #3
   15084:	str	r1, [r0, #4]
   15088:	ldr	r0, [sp, #36]	; 0x24
   1508c:	add	r0, r0, #1
   15090:	str	r0, [sp, #36]	; 0x24
   15094:	ldr	r0, [fp, #-8]
   15098:	ldr	r0, [r0, #136]	; 0x88
   1509c:	ldr	r1, [sp, #32]
   150a0:	sub	r0, r0, r1
   150a4:	ldr	r1, [sp, #24]
   150a8:	cmp	r1, #0
   150ac:	movw	r1, #1
   150b0:	str	r0, [sp, #4]
   150b4:	str	r1, [sp]
   150b8:	bne	150d0 <flatcc_builder_create_buffer@@Base+0x2d8>
   150bc:	ldr	r0, [sp, #20]
   150c0:	cmp	r0, #0
   150c4:	movw	r0, #0
   150c8:	movne	r0, #1
   150cc:	str	r0, [sp]
   150d0:	ldr	r0, [sp]
   150d4:	tst	r0, #1
   150d8:	movw	r0, #4
   150dc:	moveq	r0, #0
   150e0:	ldr	r1, [sp, #4]
   150e4:	add	r0, r1, r0
   150e8:	str	r0, [fp, #-48]	; 0xffffffd0
   150ec:	ldr	r0, [sp, #24]
   150f0:	cmp	r0, #0
   150f4:	beq	15114 <flatcc_builder_create_buffer@@Base+0x31c>
   150f8:	ldr	r0, [fp, #-8]
   150fc:	ldr	r0, [r0, #144]	; 0x90
   15100:	ldr	r1, [fp, #-48]	; 0xffffffd0
   15104:	sub	r0, r0, r1
   15108:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   1510c:	str	r0, [fp, #-44]	; 0xffffffd4
   15110:	b	1512c <flatcc_builder_create_buffer@@Base+0x334>
   15114:	ldr	r0, [fp, #-8]
   15118:	ldr	r0, [r0, #140]	; 0x8c
   1511c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   15120:	sub	r0, r0, r1
   15124:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   15128:	str	r0, [fp, #-44]	; 0xffffffd4
   1512c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15130:	ldr	r1, [fp, #-48]	; 0xffffffd0
   15134:	sub	r0, r0, r1
   15138:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   1513c:	str	r0, [fp, #-40]	; 0xffffffd8
   15140:	ldr	r0, [fp, #-8]
   15144:	add	r1, sp, #32
   15148:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   1514c:	str	r0, [fp, #-28]	; 0xffffffe4
   15150:	movw	r1, #0
   15154:	cmp	r1, r0
   15158:	bne	1517c <flatcc_builder_create_buffer@@Base+0x384>
   1515c:	ldr	r0, [pc, #44]	; 15190 <flatcc_builder_create_buffer@@Base+0x398>
   15160:	add	r0, pc, r0
   15164:	ldr	r1, [pc, #40]	; 15194 <flatcc_builder_create_buffer@@Base+0x39c>
   15168:	add	r1, pc, r1
   1516c:	ldr	r2, [pc, #36]	; 15198 <flatcc_builder_create_buffer@@Base+0x3a0>
   15170:	add	r3, pc, r2
   15174:	movw	r2, #772	; 0x304
   15178:	bl	127a8 <__assert_fail@plt>
   1517c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15180:	str	r0, [fp, #-4]
   15184:	ldr	r0, [fp, #-4]
   15188:	mov	sp, fp
   1518c:	pop	{fp, pc}
   15190:	andeq	r9, r0, r5, asr r8
   15194:	muleq	r0, r0, r6
   15198:	ldrdeq	r8, [r0], -sl
   1519c:	andeq	r9, r1, ip, asr #31
   151a0:	sub	sp, sp, #8
   151a4:	str	r0, [sp, #4]
   151a8:	strh	r1, [sp, #2]
   151ac:	ldr	r0, [sp, #4]
   151b0:	ldrh	r0, [r0, #128]	; 0x80
   151b4:	ldrh	r1, [sp, #2]
   151b8:	cmp	r0, r1
   151bc:	bge	151cc <flatcc_builder_create_buffer@@Base+0x3d4>
   151c0:	ldrh	r0, [sp, #2]
   151c4:	ldr	r1, [sp, #4]
   151c8:	strh	r0, [r1, #128]	; 0x80
   151cc:	add	sp, sp, #8
   151d0:	bx	lr
   151d4:	sub	sp, sp, #4
   151d8:	str	r0, [sp]
   151dc:	ldr	r0, [sp]
   151e0:	add	sp, sp, #4
   151e4:	bx	lr

000151e8 <flatcc_builder_create_struct@@Base>:
   151e8:	push	{fp, lr}
   151ec:	mov	fp, sp
   151f0:	sub	sp, sp, #96	; 0x60
   151f4:	str	r0, [fp, #-4]
   151f8:	str	r1, [fp, #-8]
   151fc:	str	r2, [fp, #-12]
   15200:	strh	r3, [fp, #-14]
   15204:	ldrh	r0, [fp, #-14]
   15208:	cmp	r0, #1
   1520c:	blt	15214 <flatcc_builder_create_struct@@Base+0x2c>
   15210:	b	15234 <flatcc_builder_create_struct@@Base+0x4c>
   15214:	ldr	r0, [pc, #244]	; 15310 <flatcc_builder_create_struct@@Base+0x128>
   15218:	add	r0, pc, r0
   1521c:	ldr	r1, [pc, #240]	; 15314 <flatcc_builder_create_struct@@Base+0x12c>
   15220:	add	r1, pc, r1
   15224:	ldr	r2, [pc, #236]	; 15318 <flatcc_builder_create_struct@@Base+0x130>
   15228:	add	r3, pc, r2
   1522c:	movw	r2, #783	; 0x30f
   15230:	bl	127a8 <__assert_fail@plt>
   15234:	ldr	r0, [fp, #-4]
   15238:	ldrh	r1, [fp, #-14]
   1523c:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   15240:	ldr	r0, [fp, #-4]
   15244:	ldr	r1, [fp, #-12]
   15248:	ldrh	r2, [fp, #-14]
   1524c:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   15250:	str	r0, [fp, #-20]	; 0xffffffec
   15254:	movw	r0, #0
   15258:	str	r0, [sp, #4]
   1525c:	str	r0, [sp, #8]
   15260:	ldr	r0, [fp, #-12]
   15264:	cmp	r0, #0
   15268:	bls	152ac <flatcc_builder_create_struct@@Base+0xc4>
   1526c:	ldr	r0, [fp, #-12]
   15270:	ldr	r1, [sp, #4]
   15274:	add	r0, r1, r0
   15278:	str	r0, [sp, #4]
   1527c:	ldr	r0, [fp, #-8]
   15280:	add	r1, sp, #4
   15284:	add	r1, r1, #8
   15288:	ldr	r2, [sp, #8]
   1528c:	str	r0, [r1, r2, lsl #3]
   15290:	ldr	r0, [fp, #-12]
   15294:	ldr	r2, [sp, #8]
   15298:	add	r1, r1, r2, lsl #3
   1529c:	str	r0, [r1, #4]
   152a0:	ldr	r0, [sp, #8]
   152a4:	add	r0, r0, #1
   152a8:	str	r0, [sp, #8]
   152ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   152b0:	cmp	r0, #0
   152b4:	bls	152fc <flatcc_builder_create_struct@@Base+0x114>
   152b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   152bc:	ldr	r1, [sp, #4]
   152c0:	add	r0, r1, r0
   152c4:	str	r0, [sp, #4]
   152c8:	add	r0, sp, #4
   152cc:	add	r0, r0, #8
   152d0:	ldr	r1, [sp, #8]
   152d4:	ldr	r2, [pc, #64]	; 1531c <flatcc_builder_create_struct@@Base+0x134>
   152d8:	ldr	r2, [pc, r2]
   152dc:	str	r2, [r0, r1, lsl #3]
   152e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   152e4:	ldr	r2, [sp, #8]
   152e8:	add	r0, r0, r2, lsl #3
   152ec:	str	r1, [r0, #4]
   152f0:	ldr	r0, [sp, #8]
   152f4:	add	r0, r0, #1
   152f8:	str	r0, [sp, #8]
   152fc:	ldr	r0, [fp, #-4]
   15300:	add	r1, sp, #4
   15304:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   15308:	mov	sp, fp
   1530c:	pop	{fp, pc}
   15310:			; <UNDEFINED> instruction: 0x000087b5
   15314:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   15318:			; <UNDEFINED> instruction: 0x000087b0
   1531c:	andeq	r9, r1, r4, ror #26

00015320 <flatcc_builder_start_buffer@@Base>:
   15320:	push	{fp, lr}
   15324:	mov	fp, sp
   15328:	sub	sp, sp, #32
   1532c:	str	r0, [fp, #-8]
   15330:	str	r1, [fp, #-12]
   15334:	strh	r2, [fp, #-14]
   15338:	str	r3, [sp, #12]
   1533c:	ldr	r0, [fp, #-8]
   15340:	ldr	r1, [fp, #-8]
   15344:	ldrh	r1, [r1, #128]	; 0x80
   15348:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   1534c:	cmp	r0, #0
   15350:	beq	15360 <flatcc_builder_start_buffer@@Base+0x40>
   15354:	mvn	r0, #0
   15358:	str	r0, [fp, #-4]
   1535c:	b	15488 <flatcc_builder_start_buffer@@Base+0x168>
   15360:	ldr	r0, [fp, #-8]
   15364:	movw	r1, #1
   15368:	strh	r1, [r0, #128]	; 0x80
   1536c:	ldr	r0, [fp, #-8]
   15370:	ldrh	r0, [r0, #132]	; 0x84
   15374:	ldr	r1, [fp, #-8]
   15378:	ldr	r1, [r1, #32]
   1537c:	strh	r0, [r1, #34]	; 0x22
   15380:	ldrh	r0, [fp, #-14]
   15384:	ldr	r1, [fp, #-8]
   15388:	strh	r0, [r1, #132]	; 0x84
   1538c:	ldr	r0, [fp, #-8]
   15390:	ldrh	r0, [r0, #164]	; 0xa4
   15394:	ldr	r1, [fp, #-8]
   15398:	ldr	r1, [r1, #32]
   1539c:	strh	r0, [r1, #32]
   153a0:	ldr	r0, [sp, #12]
   153a4:	ldr	r1, [fp, #-8]
   153a8:	strh	r0, [r1, #164]	; 0xa4
   153ac:	ldr	r0, [fp, #-8]
   153b0:	ldr	r0, [r0, #144]	; 0x90
   153b4:	ldr	r1, [fp, #-8]
   153b8:	ldr	r1, [r1, #32]
   153bc:	str	r0, [r1, #20]
   153c0:	ldr	r0, [fp, #-8]
   153c4:	ldr	r0, [r0, #152]	; 0x98
   153c8:	ldr	r1, [fp, #-8]
   153cc:	ldr	r1, [r1, #32]
   153d0:	str	r0, [r1, #28]
   153d4:	ldr	r0, [fp, #-8]
   153d8:	ldr	r0, [r0, #136]	; 0x88
   153dc:	ldr	r1, [fp, #-8]
   153e0:	str	r0, [r1, #144]	; 0x90
   153e4:	ldr	r0, [fp, #-8]
   153e8:	ldr	r1, [r0, #148]	; 0x94
   153ec:	add	r2, r1, #1
   153f0:	str	r2, [r0, #148]	; 0x94
   153f4:	ldr	r0, [fp, #-8]
   153f8:	str	r1, [r0, #152]	; 0x98
   153fc:	ldr	r0, [fp, #-8]
   15400:	ldr	r0, [r0, #168]	; 0xa8
   15404:	ldr	r1, [fp, #-8]
   15408:	ldr	r1, [r1, #32]
   1540c:	str	r0, [r1, #16]
   15410:	ldr	r0, [fp, #-8]
   15414:	add	r0, r0, #168	; 0xa8
   15418:	ldr	r1, [fp, #-12]
   1541c:	movw	r2, #0
   15420:	cmp	r1, r2
   15424:	str	r0, [sp, #8]
   15428:	beq	15438 <flatcc_builder_start_buffer@@Base+0x118>
   1542c:	ldr	r0, [fp, #-12]
   15430:	str	r0, [sp, #4]
   15434:	b	15448 <flatcc_builder_start_buffer@@Base+0x128>
   15438:	ldr	r0, [pc, #84]	; 15494 <flatcc_builder_start_buffer@@Base+0x174>
   1543c:	ldr	r0, [pc, r0]
   15440:	str	r0, [sp, #4]
   15444:	b	15448 <flatcc_builder_start_buffer@@Base+0x128>
   15448:	ldr	r0, [sp, #4]
   1544c:	ldrb	r1, [r0]
   15450:	ldr	r2, [sp, #8]
   15454:	strb	r1, [r2]
   15458:	ldrb	r1, [r0, #1]
   1545c:	strb	r1, [r2, #1]
   15460:	ldrb	r1, [r0, #2]
   15464:	strb	r1, [r2, #2]
   15468:	ldrb	r0, [r0, #3]
   1546c:	strb	r0, [r2, #3]
   15470:	ldr	r0, [fp, #-8]
   15474:	ldr	r0, [r0, #32]
   15478:	movw	r1, #1
   1547c:	strh	r1, [r0, #14]
   15480:	movw	r0, #0
   15484:	str	r0, [fp, #-4]
   15488:	ldr	r0, [fp, #-4]
   1548c:	mov	sp, fp
   15490:	pop	{fp, pc}
   15494:	andeq	r9, r1, r0, lsl #24
   15498:	push	{fp, lr}
   1549c:	mov	fp, sp
   154a0:	sub	sp, sp, #24
   154a4:	str	r0, [fp, #-8]
   154a8:	strh	r1, [fp, #-10]
   154ac:	ldr	r0, [fp, #-8]
   154b0:	ldr	r1, [r0, #156]	; 0x9c
   154b4:	add	r1, r1, #1
   154b8:	str	r1, [r0, #156]	; 0x9c
   154bc:	ldr	r0, [fp, #-8]
   154c0:	ldr	r0, [r0, #160]	; 0xa0
   154c4:	cmp	r1, r0
   154c8:	ble	155b4 <flatcc_builder_start_buffer@@Base+0x294>
   154cc:	ldr	r0, [fp, #-8]
   154d0:	ldr	r0, [r0, #176]	; 0xb0
   154d4:	cmp	r0, #0
   154d8:	ble	15500 <flatcc_builder_start_buffer@@Base+0x1e0>
   154dc:	ldr	r0, [fp, #-8]
   154e0:	ldr	r0, [r0, #156]	; 0x9c
   154e4:	ldr	r1, [fp, #-8]
   154e8:	ldr	r1, [r1, #176]	; 0xb0
   154ec:	cmp	r0, r1
   154f0:	ble	15500 <flatcc_builder_start_buffer@@Base+0x1e0>
   154f4:	mvn	r0, #0
   154f8:	str	r0, [fp, #-4]
   154fc:	b	15658 <flatcc_builder_start_buffer@@Base+0x338>
   15500:	ldr	r0, [fp, #-8]
   15504:	ldr	r1, [fp, #-8]
   15508:	ldr	r1, [r1, #156]	; 0x9c
   1550c:	sub	r1, r1, #1
   15510:	movw	r2, #36	; 0x24
   15514:	mul	r1, r1, r2
   15518:	movw	r3, #4
   1551c:	str	r1, [sp, #8]
   15520:	mov	r1, r3
   15524:	ldr	r3, [sp, #8]
   15528:	str	r2, [sp, #4]
   1552c:	mov	r2, r3
   15530:	ldr	r3, [sp, #4]
   15534:	movw	ip, #0
   15538:	str	ip, [sp]
   1553c:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   15540:	ldr	r1, [fp, #-8]
   15544:	str	r0, [r1, #32]
   15548:	movw	r1, #0
   1554c:	cmp	r0, r1
   15550:	bne	15560 <flatcc_builder_start_buffer@@Base+0x240>
   15554:	mvn	r0, #0
   15558:	str	r0, [fp, #-4]
   1555c:	b	15658 <flatcc_builder_start_buffer@@Base+0x338>
   15560:	ldr	r0, [fp, #-8]
   15564:	ldr	r0, [r0, #88]	; 0x58
   15568:	movw	r1, #36	; 0x24
   1556c:	udiv	r0, r0, r1
   15570:	ldr	r1, [fp, #-8]
   15574:	str	r0, [r1, #160]	; 0xa0
   15578:	ldr	r0, [fp, #-8]
   1557c:	ldr	r0, [r0, #176]	; 0xb0
   15580:	cmp	r0, #0
   15584:	ble	155b0 <flatcc_builder_start_buffer@@Base+0x290>
   15588:	ldr	r0, [fp, #-8]
   1558c:	ldr	r0, [r0, #176]	; 0xb0
   15590:	ldr	r1, [fp, #-8]
   15594:	ldr	r1, [r1, #160]	; 0xa0
   15598:	cmp	r0, r1
   1559c:	bge	155b0 <flatcc_builder_start_buffer@@Base+0x290>
   155a0:	ldr	r0, [fp, #-8]
   155a4:	ldr	r0, [r0, #176]	; 0xb0
   155a8:	ldr	r1, [fp, #-8]
   155ac:	str	r0, [r1, #160]	; 0xa0
   155b0:	b	155c4 <flatcc_builder_start_buffer@@Base+0x2a4>
   155b4:	ldr	r0, [fp, #-8]
   155b8:	ldr	r1, [r0, #32]
   155bc:	add	r1, r1, #36	; 0x24
   155c0:	str	r1, [r0, #32]
   155c4:	ldr	r0, [fp, #-8]
   155c8:	ldr	r0, [r0, #20]
   155cc:	ldr	r1, [fp, #-8]
   155d0:	ldr	r1, [r1, #32]
   155d4:	str	r0, [r1, #8]
   155d8:	ldr	r0, [fp, #-8]
   155dc:	ldrh	r0, [r0, #130]	; 0x82
   155e0:	ldr	r1, [fp, #-8]
   155e4:	ldr	r1, [r1, #32]
   155e8:	strh	r0, [r1, #12]
   155ec:	ldrh	r0, [fp, #-10]
   155f0:	ldr	r1, [fp, #-8]
   155f4:	strh	r0, [r1, #130]	; 0x82
   155f8:	ldr	r0, [fp, #-8]
   155fc:	ldr	r0, [r0, #28]
   15600:	ldr	r1, [fp, #-8]
   15604:	ldr	r1, [r1, #32]
   15608:	str	r0, [r1]
   1560c:	ldr	r0, [fp, #-8]
   15610:	ldr	r0, [r0, #32]
   15614:	mvn	r1, #3
   15618:	str	r1, [r0, #4]
   1561c:	ldr	r0, [fp, #-8]
   15620:	ldr	r0, [r0, #28]
   15624:	ldr	r1, [fp, #-8]
   15628:	ldr	r1, [r1, #20]
   1562c:	add	r0, r0, r1
   15630:	add	r0, r0, #8
   15634:	sub	r0, r0, #1
   15638:	mvn	r1, #7
   1563c:	and	r0, r0, r1
   15640:	ldr	r1, [fp, #-8]
   15644:	str	r0, [r1, #28]
   15648:	ldr	r0, [fp, #-8]
   1564c:	movw	r1, #0
   15650:	str	r1, [r0, #20]
   15654:	str	r1, [fp, #-4]
   15658:	ldr	r0, [fp, #-4]
   1565c:	mov	sp, fp
   15660:	pop	{fp, pc}

00015664 <flatcc_builder_end_buffer@@Base>:
   15664:	push	{fp, lr}
   15668:	mov	fp, sp
   1566c:	sub	sp, sp, #32
   15670:	str	r0, [fp, #-8]
   15674:	str	r1, [fp, #-12]
   15678:	ldr	r0, [fp, #-8]
   1567c:	ldrh	r0, [r0, #164]	; 0xa4
   15680:	and	r0, r0, #2
   15684:	str	r0, [sp, #12]
   15688:	ldr	r0, [fp, #-8]
   1568c:	ldr	r0, [r0, #152]	; 0x98
   15690:	cmp	r0, #0
   15694:	movw	r0, #0
   15698:	moveq	r0, #1
   1569c:	tst	r0, #1
   156a0:	movw	r0, #0
   156a4:	moveq	r0, #1
   156a8:	ldr	r1, [sp, #12]
   156ac:	orr	r0, r1, r0
   156b0:	str	r0, [sp, #12]
   156b4:	ldr	r0, [fp, #-8]
   156b8:	ldr	r0, [r0, #32]
   156bc:	ldrh	r0, [r0, #14]
   156c0:	cmp	r0, #1
   156c4:	bne	156cc <flatcc_builder_end_buffer@@Base+0x68>
   156c8:	b	156ec <flatcc_builder_end_buffer@@Base+0x88>
   156cc:	ldr	r0, [pc, #232]	; 157bc <flatcc_builder_end_buffer@@Base+0x158>
   156d0:	add	r0, pc, r0
   156d4:	ldr	r1, [pc, #228]	; 157c0 <flatcc_builder_end_buffer@@Base+0x15c>
   156d8:	add	r1, pc, r1
   156dc:	ldr	r2, [pc, #224]	; 157c4 <flatcc_builder_end_buffer@@Base+0x160>
   156e0:	add	r3, pc, r2
   156e4:	movw	r2, #838	; 0x346
   156e8:	bl	127a8 <__assert_fail@plt>
   156ec:	ldr	r0, [fp, #-8]
   156f0:	ldr	r1, [fp, #-8]
   156f4:	ldrh	r1, [r1, #132]	; 0x84
   156f8:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   156fc:	ldr	r0, [fp, #-8]
   15700:	ldr	r1, [fp, #-8]
   15704:	add	r1, r1, #168	; 0xa8
   15708:	ldr	r2, [fp, #-8]
   1570c:	ldrh	r2, [r2, #132]	; 0x84
   15710:	ldr	r3, [fp, #-12]
   15714:	ldr	ip, [fp, #-8]
   15718:	ldrh	ip, [ip, #128]	; 0x80
   1571c:	ldr	lr, [sp, #12]
   15720:	uxth	r2, r2
   15724:	uxth	ip, ip
   15728:	str	ip, [sp]
   1572c:	str	lr, [sp, #4]
   15730:	bl	14df8 <flatcc_builder_create_buffer@@Base>
   15734:	str	r0, [sp, #16]
   15738:	movw	r1, #0
   1573c:	cmp	r1, r0
   15740:	bne	15750 <flatcc_builder_end_buffer@@Base+0xec>
   15744:	movw	r0, #0
   15748:	str	r0, [fp, #-4]
   1574c:	b	157b0 <flatcc_builder_end_buffer@@Base+0x14c>
   15750:	ldr	r0, [fp, #-8]
   15754:	ldr	r0, [r0, #32]
   15758:	ldr	r0, [r0, #20]
   1575c:	ldr	r1, [fp, #-8]
   15760:	str	r0, [r1, #144]	; 0x90
   15764:	ldr	r0, [fp, #-8]
   15768:	ldr	r0, [r0, #32]
   1576c:	ldr	r0, [r0, #28]
   15770:	ldr	r1, [fp, #-8]
   15774:	str	r0, [r1, #152]	; 0x98
   15778:	ldr	r0, [fp, #-8]
   1577c:	ldr	r0, [r0, #32]
   15780:	ldr	r0, [r0, #16]
   15784:	ldr	r1, [fp, #-8]
   15788:	str	r0, [r1, #168]	; 0xa8
   1578c:	ldr	r0, [fp, #-8]
   15790:	ldr	r0, [r0, #32]
   15794:	ldrh	r0, [r0, #32]
   15798:	ldr	r1, [fp, #-8]
   1579c:	strh	r0, [r1, #164]	; 0xa4
   157a0:	ldr	r0, [fp, #-8]
   157a4:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   157a8:	ldr	r0, [sp, #16]
   157ac:	str	r0, [fp, #-4]
   157b0:	ldr	r0, [fp, #-4]
   157b4:	mov	sp, fp
   157b8:	pop	{fp, pc}
   157bc:	andeq	r8, r0, lr, ror #6
   157c0:	andeq	r8, r0, r0, lsr #2
   157c4:	andeq	r8, r0, sl, lsl #7
   157c8:	push	{fp, lr}
   157cc:	mov	fp, sp
   157d0:	sub	sp, sp, #8
   157d4:	str	r0, [sp, #4]
   157d8:	ldr	r0, [sp, #4]
   157dc:	ldr	r0, [r0, #16]
   157e0:	ldr	r1, [sp, #4]
   157e4:	ldr	r2, [r1, #20]
   157e8:	movw	r1, #0
   157ec:	and	r1, r1, #255	; 0xff
   157f0:	bl	12778 <memset@plt>
   157f4:	ldr	r0, [sp, #4]
   157f8:	ldr	r0, [r0, #32]
   157fc:	ldr	r0, [r0, #8]
   15800:	ldr	r1, [sp, #4]
   15804:	str	r0, [r1, #20]
   15808:	ldr	r0, [sp, #4]
   1580c:	ldr	r0, [r0, #32]
   15810:	ldr	r0, [r0]
   15814:	ldr	r1, [sp, #4]
   15818:	str	r0, [r1, #28]
   1581c:	ldr	r0, [sp, #4]
   15820:	ldr	r1, [sp, #4]
   15824:	ldr	r1, [r1, #32]
   15828:	ldr	r1, [r1, #4]
   1582c:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   15830:	ldr	r0, [sp, #4]
   15834:	ldr	r1, [sp, #4]
   15838:	ldrh	r1, [r1, #130]	; 0x82
   1583c:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   15840:	ldr	r0, [sp, #4]
   15844:	ldr	r0, [r0, #32]
   15848:	ldrh	r0, [r0, #12]
   1584c:	ldr	r1, [sp, #4]
   15850:	strh	r0, [r1, #130]	; 0x82
   15854:	ldr	r0, [sp, #4]
   15858:	ldr	r1, [r0, #32]
   1585c:	mvn	r2, #35	; 0x23
   15860:	add	r1, r1, r2
   15864:	str	r1, [r0, #32]
   15868:	ldr	r0, [sp, #4]
   1586c:	ldr	r1, [r0, #156]	; 0x9c
   15870:	mvn	r2, #0
   15874:	add	r1, r1, r2
   15878:	str	r1, [r0, #156]	; 0x9c
   1587c:	mov	sp, fp
   15880:	pop	{fp, pc}

00015884 <flatcc_builder_start_struct@@Base>:
   15884:	push	{fp, lr}
   15888:	mov	fp, sp
   1588c:	sub	sp, sp, #16
   15890:	str	r0, [sp, #8]
   15894:	str	r1, [sp, #4]
   15898:	strh	r2, [sp, #2]
   1589c:	ldr	r0, [sp, #8]
   158a0:	ldrh	r1, [sp, #2]
   158a4:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   158a8:	cmp	r0, #0
   158ac:	beq	158bc <flatcc_builder_start_struct@@Base+0x38>
   158b0:	movw	r0, #0
   158b4:	str	r0, [fp, #-4]
   158b8:	b	158e8 <flatcc_builder_start_struct@@Base+0x64>
   158bc:	ldr	r0, [sp, #8]
   158c0:	ldr	r0, [r0, #32]
   158c4:	movw	r1, #2
   158c8:	strh	r1, [r0, #14]
   158cc:	ldr	r0, [sp, #8]
   158d0:	mvn	r1, #3
   158d4:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   158d8:	ldr	r0, [sp, #8]
   158dc:	ldr	r1, [sp, #4]
   158e0:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   158e4:	str	r0, [fp, #-4]
   158e8:	ldr	r0, [fp, #-4]
   158ec:	mov	sp, fp
   158f0:	pop	{fp, pc}
   158f4:	sub	sp, sp, #12
   158f8:	str	r0, [sp, #8]
   158fc:	str	r1, [sp, #4]
   15900:	ldr	r0, [sp, #8]
   15904:	add	r0, r0, #52	; 0x34
   15908:	add	r0, r0, #8
   1590c:	str	r0, [sp]
   15910:	ldr	r0, [sp, #8]
   15914:	ldr	r0, [r0, #60]	; 0x3c
   15918:	ldr	r1, [sp, #8]
   1591c:	ldr	r1, [r1, #28]
   15920:	add	r0, r0, r1
   15924:	ldr	r1, [sp, #8]
   15928:	str	r0, [r1, #16]
   1592c:	ldr	r0, [sp]
   15930:	ldr	r0, [r0, #4]
   15934:	ldr	r1, [sp, #8]
   15938:	ldr	r1, [r1, #28]
   1593c:	sub	r0, r0, r1
   15940:	ldr	r1, [sp, #8]
   15944:	str	r0, [r1, #24]
   15948:	ldr	r0, [sp, #8]
   1594c:	ldr	r0, [r0, #24]
   15950:	ldr	r1, [sp, #4]
   15954:	cmp	r0, r1
   15958:	bls	15968 <flatcc_builder_start_struct@@Base+0xe4>
   1595c:	ldr	r0, [sp, #4]
   15960:	ldr	r1, [sp, #8]
   15964:	str	r0, [r1, #24]
   15968:	ldr	r0, [sp, #4]
   1596c:	ldr	r1, [sp, #8]
   15970:	ldr	r1, [r1, #32]
   15974:	str	r0, [r1, #4]
   15978:	add	sp, sp, #12
   1597c:	bx	lr
   15980:	push	{fp, lr}
   15984:	mov	fp, sp
   15988:	sub	sp, sp, #16
   1598c:	str	r0, [sp, #8]
   15990:	str	r1, [sp, #4]
   15994:	ldr	r0, [sp, #8]
   15998:	ldr	r0, [r0, #20]
   1599c:	str	r0, [sp]
   159a0:	ldr	r0, [sp, #4]
   159a4:	ldr	r1, [sp, #8]
   159a8:	ldr	r2, [r1, #20]
   159ac:	add	r0, r2, r0
   159b0:	str	r0, [r1, #20]
   159b4:	ldr	r1, [sp, #8]
   159b8:	ldr	r1, [r1, #24]
   159bc:	cmp	r0, r1
   159c0:	bcc	159f4 <flatcc_builder_start_struct@@Base+0x170>
   159c4:	ldr	r0, [sp, #8]
   159c8:	ldr	r1, [sp, #8]
   159cc:	ldr	r1, [r1, #20]
   159d0:	add	r1, r1, #1
   159d4:	mvn	r2, #3
   159d8:	bl	19adc <flatcc_builder_get_emit_context@@Base+0x40>
   159dc:	cmp	r0, #0
   159e0:	beq	159f0 <flatcc_builder_start_struct@@Base+0x16c>
   159e4:	movw	r0, #0
   159e8:	str	r0, [fp, #-4]
   159ec:	b	15a08 <flatcc_builder_start_struct@@Base+0x184>
   159f0:	b	159f4 <flatcc_builder_start_struct@@Base+0x170>
   159f4:	ldr	r0, [sp, #8]
   159f8:	ldr	r0, [r0, #16]
   159fc:	ldr	r1, [sp]
   15a00:	add	r0, r0, r1
   15a04:	str	r0, [fp, #-4]
   15a08:	ldr	r0, [fp, #-4]
   15a0c:	mov	sp, fp
   15a10:	pop	{fp, pc}

00015a14 <flatcc_builder_struct_edit@@Base>:
   15a14:	sub	sp, sp, #4
   15a18:	str	r0, [sp]
   15a1c:	ldr	r0, [sp]
   15a20:	ldr	r0, [r0, #16]
   15a24:	add	sp, sp, #4
   15a28:	bx	lr

00015a2c <flatcc_builder_end_struct@@Base>:
   15a2c:	push	{fp, lr}
   15a30:	mov	fp, sp
   15a34:	sub	sp, sp, #16
   15a38:	str	r0, [sp, #8]
   15a3c:	ldr	r0, [sp, #8]
   15a40:	ldr	r0, [r0, #32]
   15a44:	ldrh	r0, [r0, #14]
   15a48:	cmp	r0, #2
   15a4c:	bne	15a54 <flatcc_builder_end_struct@@Base+0x28>
   15a50:	b	15a74 <flatcc_builder_end_struct@@Base+0x48>
   15a54:	ldr	r0, [pc, #112]	; 15acc <flatcc_builder_end_struct@@Base+0xa0>
   15a58:	add	r0, pc, r0
   15a5c:	ldr	r1, [pc, #108]	; 15ad0 <flatcc_builder_end_struct@@Base+0xa4>
   15a60:	add	r1, pc, r1
   15a64:	ldr	r2, [pc, #104]	; 15ad4 <flatcc_builder_end_struct@@Base+0xa8>
   15a68:	add	r3, pc, r2
   15a6c:	movw	r2, #872	; 0x368
   15a70:	bl	127a8 <__assert_fail@plt>
   15a74:	ldr	r0, [sp, #8]
   15a78:	ldr	r1, [sp, #8]
   15a7c:	ldr	r1, [r1, #16]
   15a80:	ldr	r2, [sp, #8]
   15a84:	ldr	r2, [r2, #20]
   15a88:	ldr	r3, [sp, #8]
   15a8c:	ldrh	r3, [r3, #130]	; 0x82
   15a90:	bl	151e8 <flatcc_builder_create_struct@@Base>
   15a94:	str	r0, [sp, #4]
   15a98:	movw	r1, #0
   15a9c:	cmp	r1, r0
   15aa0:	bne	15ab0 <flatcc_builder_end_struct@@Base+0x84>
   15aa4:	movw	r0, #0
   15aa8:	str	r0, [fp, #-4]
   15aac:	b	15ac0 <flatcc_builder_end_struct@@Base+0x94>
   15ab0:	ldr	r0, [sp, #8]
   15ab4:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   15ab8:	ldr	r0, [sp, #4]
   15abc:	str	r0, [fp, #-4]
   15ac0:	ldr	r0, [fp, #-4]
   15ac4:	mov	sp, fp
   15ac8:	pop	{fp, pc}
   15acc:	andeq	r8, r0, fp, rrx
   15ad0:	muleq	r0, r8, sp
   15ad4:	andeq	r8, r0, r7, lsl #1

00015ad8 <flatcc_builder_extend_vector@@Base>:
   15ad8:	push	{fp, lr}
   15adc:	mov	fp, sp
   15ae0:	sub	sp, sp, #16
   15ae4:	str	r0, [sp, #8]
   15ae8:	str	r1, [sp, #4]
   15aec:	ldr	r0, [sp, #8]
   15af0:	ldr	r1, [sp, #4]
   15af4:	ldr	r2, [sp, #8]
   15af8:	ldr	r2, [r2, #32]
   15afc:	ldr	r2, [r2, #24]
   15b00:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   15b04:	cmp	r0, #0
   15b08:	beq	15b18 <flatcc_builder_extend_vector@@Base+0x40>
   15b0c:	movw	r0, #0
   15b10:	str	r0, [fp, #-4]
   15b14:	b	15b38 <flatcc_builder_extend_vector@@Base+0x60>
   15b18:	ldr	r0, [sp, #8]
   15b1c:	ldr	r1, [sp, #8]
   15b20:	ldr	r1, [r1, #32]
   15b24:	ldr	r1, [r1, #16]
   15b28:	ldr	r2, [sp, #4]
   15b2c:	mul	r1, r1, r2
   15b30:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   15b34:	str	r0, [fp, #-4]
   15b38:	ldr	r0, [fp, #-4]
   15b3c:	mov	sp, fp
   15b40:	pop	{fp, pc}
   15b44:	push	{fp, lr}
   15b48:	mov	fp, sp
   15b4c:	sub	sp, sp, #24
   15b50:	str	r0, [fp, #-8]
   15b54:	str	r1, [sp, #12]
   15b58:	str	r2, [sp, #8]
   15b5c:	ldr	r0, [fp, #-8]
   15b60:	ldr	r0, [r0, #32]
   15b64:	ldr	r0, [r0, #20]
   15b68:	str	r0, [sp, #4]
   15b6c:	ldr	r0, [sp, #4]
   15b70:	ldr	r1, [sp, #12]
   15b74:	add	r0, r0, r1
   15b78:	str	r0, [sp]
   15b7c:	ldr	r0, [sp, #4]
   15b80:	ldr	r1, [sp]
   15b84:	cmp	r0, r1
   15b88:	bhi	15b9c <flatcc_builder_extend_vector@@Base+0xc4>
   15b8c:	ldr	r0, [sp]
   15b90:	ldr	r1, [sp, #8]
   15b94:	cmp	r0, r1
   15b98:	bls	15bec <flatcc_builder_extend_vector@@Base+0x114>
   15b9c:	ldr	r0, [sp, #4]
   15ba0:	ldr	r1, [sp]
   15ba4:	cmp	r0, r1
   15ba8:	bhi	15bc0 <flatcc_builder_extend_vector@@Base+0xe8>
   15bac:	ldr	r0, [sp]
   15bb0:	ldr	r1, [sp, #8]
   15bb4:	cmp	r0, r1
   15bb8:	bhi	15bc0 <flatcc_builder_extend_vector@@Base+0xe8>
   15bbc:	b	15be0 <flatcc_builder_extend_vector@@Base+0x108>
   15bc0:	ldr	r0, [pc, #72]	; 15c10 <flatcc_builder_extend_vector@@Base+0x138>
   15bc4:	add	r0, pc, r0
   15bc8:	ldr	r1, [pc, #68]	; 15c14 <flatcc_builder_extend_vector@@Base+0x13c>
   15bcc:	add	r1, pc, r1
   15bd0:	ldr	r2, [pc, #64]	; 15c18 <flatcc_builder_extend_vector@@Base+0x140>
   15bd4:	add	r3, pc, r2
   15bd8:	movw	r2, #892	; 0x37c
   15bdc:	bl	127a8 <__assert_fail@plt>
   15be0:	mvn	r0, #0
   15be4:	str	r0, [fp, #-4]
   15be8:	b	15c04 <flatcc_builder_extend_vector@@Base+0x12c>
   15bec:	ldr	r0, [sp]
   15bf0:	ldr	r1, [fp, #-8]
   15bf4:	ldr	r1, [r1, #32]
   15bf8:	str	r0, [r1, #20]
   15bfc:	movw	r0, #0
   15c00:	str	r0, [fp, #-4]
   15c04:	ldr	r0, [fp, #-4]
   15c08:	mov	sp, fp
   15c0c:	pop	{fp, pc}
   15c10:	strdeq	r8, [r0], -sl
   15c14:	andeq	r7, r0, ip, lsr #24
   15c18:	andeq	r8, r0, r5, lsl #26

00015c1c <flatcc_builder_vector_push@@Base>:
   15c1c:	push	{fp, lr}
   15c20:	mov	fp, sp
   15c24:	sub	sp, sp, #16
   15c28:	str	r0, [sp, #8]
   15c2c:	str	r1, [sp, #4]
   15c30:	ldr	r0, [sp, #8]
   15c34:	ldr	r0, [r0, #32]
   15c38:	ldrh	r0, [r0, #14]
   15c3c:	cmp	r0, #4
   15c40:	bne	15c48 <flatcc_builder_vector_push@@Base+0x2c>
   15c44:	b	15c68 <flatcc_builder_vector_push@@Base+0x4c>
   15c48:	ldr	r0, [pc, #196]	; 15d14 <flatcc_builder_vector_push@@Base+0xf8>
   15c4c:	add	r0, pc, r0
   15c50:	ldr	r1, [pc, #192]	; 15d18 <flatcc_builder_vector_push@@Base+0xfc>
   15c54:	add	r1, pc, r1
   15c58:	ldr	r2, [pc, #188]	; 15d1c <flatcc_builder_vector_push@@Base+0x100>
   15c5c:	add	r3, pc, r2
   15c60:	movw	r2, #907	; 0x38b
   15c64:	bl	127a8 <__assert_fail@plt>
   15c68:	ldr	r0, [sp, #8]
   15c6c:	ldr	r0, [r0, #32]
   15c70:	ldr	r0, [r0, #20]
   15c74:	ldr	r1, [sp, #8]
   15c78:	ldr	r1, [r1, #32]
   15c7c:	ldr	r1, [r1, #24]
   15c80:	cmp	r0, r1
   15c84:	bls	15cd8 <flatcc_builder_vector_push@@Base+0xbc>
   15c88:	ldr	r0, [sp, #8]
   15c8c:	ldr	r0, [r0, #32]
   15c90:	ldr	r0, [r0, #20]
   15c94:	ldr	r1, [sp, #8]
   15c98:	ldr	r1, [r1, #32]
   15c9c:	ldr	r1, [r1, #24]
   15ca0:	cmp	r0, r1
   15ca4:	bhi	15cac <flatcc_builder_vector_push@@Base+0x90>
   15ca8:	b	15ccc <flatcc_builder_vector_push@@Base+0xb0>
   15cac:	ldr	r0, [pc, #108]	; 15d20 <flatcc_builder_vector_push@@Base+0x104>
   15cb0:	add	r0, pc, r0
   15cb4:	ldr	r1, [pc, #104]	; 15d24 <flatcc_builder_vector_push@@Base+0x108>
   15cb8:	add	r1, pc, r1
   15cbc:	ldr	r2, [pc, #100]	; 15d28 <flatcc_builder_vector_push@@Base+0x10c>
   15cc0:	add	r3, pc, r2
   15cc4:	movw	r2, #908	; 0x38c
   15cc8:	bl	127a8 <__assert_fail@plt>
   15ccc:	movw	r0, #0
   15cd0:	str	r0, [fp, #-4]
   15cd4:	b	15d08 <flatcc_builder_vector_push@@Base+0xec>
   15cd8:	ldr	r0, [sp, #8]
   15cdc:	ldr	r0, [r0, #32]
   15ce0:	ldr	r1, [r0, #20]
   15ce4:	add	r1, r1, #1
   15ce8:	str	r1, [r0, #20]
   15cec:	ldr	r0, [sp, #8]
   15cf0:	ldr	r1, [sp, #4]
   15cf4:	ldr	r2, [sp, #8]
   15cf8:	ldr	r2, [r2, #32]
   15cfc:	ldr	r2, [r2, #16]
   15d00:	bl	15d2c <flatcc_builder_vector_push@@Base+0x110>
   15d04:	str	r0, [fp, #-4]
   15d08:	ldr	r0, [fp, #-4]
   15d0c:	mov	sp, fp
   15d10:	pop	{fp, pc}
   15d14:	andeq	r7, r0, r6, ror #29
   15d18:	andeq	r7, r0, r4, lsr #23
   15d1c:	andeq	r7, r0, r2, lsl #30
   15d20:	strdeq	r7, [r0], -r1
   15d24:	andeq	r7, r0, r0, asr #22
   15d28:	muleq	r0, lr, lr
   15d2c:	push	{fp, lr}
   15d30:	mov	fp, sp
   15d34:	sub	sp, sp, #24
   15d38:	str	r0, [fp, #-8]
   15d3c:	str	r1, [sp, #12]
   15d40:	str	r2, [sp, #8]
   15d44:	ldr	r0, [fp, #-8]
   15d48:	ldr	r1, [sp, #8]
   15d4c:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   15d50:	str	r0, [sp, #4]
   15d54:	movw	r1, #0
   15d58:	cmp	r0, r1
   15d5c:	bne	15d6c <flatcc_builder_vector_push@@Base+0x150>
   15d60:	movw	r0, #0
   15d64:	str	r0, [fp, #-4]
   15d68:	b	15d84 <flatcc_builder_vector_push@@Base+0x168>
   15d6c:	ldr	r0, [sp, #4]
   15d70:	ldr	r1, [sp, #12]
   15d74:	ldr	r2, [sp, #8]
   15d78:	bl	12718 <memcpy@plt>
   15d7c:	ldr	r0, [sp, #4]
   15d80:	str	r0, [fp, #-4]
   15d84:	ldr	r0, [fp, #-4]
   15d88:	mov	sp, fp
   15d8c:	pop	{fp, pc}

00015d90 <flatcc_builder_append_vector@@Base>:
   15d90:	push	{fp, lr}
   15d94:	mov	fp, sp
   15d98:	sub	sp, sp, #16
   15d9c:	str	r0, [sp, #8]
   15da0:	str	r1, [sp, #4]
   15da4:	str	r2, [sp]
   15da8:	ldr	r0, [sp, #8]
   15dac:	ldr	r0, [r0, #32]
   15db0:	ldrh	r0, [r0, #14]
   15db4:	cmp	r0, #4
   15db8:	bne	15dc0 <flatcc_builder_append_vector@@Base+0x30>
   15dbc:	b	15de0 <flatcc_builder_append_vector@@Base+0x50>
   15dc0:	ldr	r0, [pc, #116]	; 15e3c <flatcc_builder_append_vector@@Base+0xac>
   15dc4:	add	r0, pc, r0
   15dc8:	ldr	r1, [pc, #112]	; 15e40 <flatcc_builder_append_vector@@Base+0xb0>
   15dcc:	add	r1, pc, r1
   15dd0:	ldr	r2, [pc, #108]	; 15e44 <flatcc_builder_append_vector@@Base+0xb4>
   15dd4:	add	r3, pc, r2
   15dd8:	movw	r2, #915	; 0x393
   15ddc:	bl	127a8 <__assert_fail@plt>
   15de0:	ldr	r0, [sp, #8]
   15de4:	ldr	r1, [sp]
   15de8:	ldr	r2, [sp, #8]
   15dec:	ldr	r2, [r2, #32]
   15df0:	ldr	r2, [r2, #24]
   15df4:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   15df8:	cmp	r0, #0
   15dfc:	beq	15e0c <flatcc_builder_append_vector@@Base+0x7c>
   15e00:	movw	r0, #0
   15e04:	str	r0, [fp, #-4]
   15e08:	b	15e30 <flatcc_builder_append_vector@@Base+0xa0>
   15e0c:	ldr	r0, [sp, #8]
   15e10:	ldr	r1, [sp, #4]
   15e14:	ldr	r2, [sp, #8]
   15e18:	ldr	r2, [r2, #32]
   15e1c:	ldr	r2, [r2, #16]
   15e20:	ldr	r3, [sp]
   15e24:	mul	r2, r2, r3
   15e28:	bl	15d2c <flatcc_builder_vector_push@@Base+0x110>
   15e2c:	str	r0, [fp, #-4]
   15e30:	ldr	r0, [fp, #-4]
   15e34:	mov	sp, fp
   15e38:	pop	{fp, pc}
   15e3c:	andeq	r7, r0, lr, ror #26
   15e40:	andeq	r7, r0, ip, lsr #20
   15e44:	andeq	r7, r0, sl, lsl #28

00015e48 <flatcc_builder_extend_offset_vector@@Base>:
   15e48:	push	{fp, lr}
   15e4c:	mov	fp, sp
   15e50:	sub	sp, sp, #16
   15e54:	ldr	r2, [pc, #68]	; 15ea0 <flatcc_builder_extend_offset_vector@@Base+0x58>
   15e58:	str	r0, [sp, #8]
   15e5c:	str	r1, [sp, #4]
   15e60:	ldr	r0, [sp, #8]
   15e64:	ldr	r1, [sp, #4]
   15e68:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   15e6c:	cmp	r0, #0
   15e70:	beq	15e80 <flatcc_builder_extend_offset_vector@@Base+0x38>
   15e74:	movw	r0, #0
   15e78:	str	r0, [fp, #-4]
   15e7c:	b	15e94 <flatcc_builder_extend_offset_vector@@Base+0x4c>
   15e80:	ldr	r0, [sp, #8]
   15e84:	ldr	r1, [sp, #4]
   15e88:	lsl	r1, r1, #2
   15e8c:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   15e90:	str	r0, [fp, #-4]
   15e94:	ldr	r0, [fp, #-4]
   15e98:	mov	sp, fp
   15e9c:	pop	{fp, pc}
   15ea0:	svccc	0x00ffffff

00015ea4 <flatcc_builder_offset_vector_push@@Base>:
   15ea4:	push	{fp, lr}
   15ea8:	mov	fp, sp
   15eac:	sub	sp, sp, #16
   15eb0:	str	r0, [sp, #8]
   15eb4:	str	r1, [sp, #4]
   15eb8:	ldr	r0, [sp, #8]
   15ebc:	ldr	r0, [r0, #32]
   15ec0:	ldrh	r0, [r0, #14]
   15ec4:	cmp	r0, #5
   15ec8:	bne	15ed0 <flatcc_builder_offset_vector_push@@Base+0x2c>
   15ecc:	b	15ef0 <flatcc_builder_offset_vector_push@@Base+0x4c>
   15ed0:	ldr	r0, [pc, #152]	; 15f70 <flatcc_builder_offset_vector_push@@Base+0xcc>
   15ed4:	add	r0, pc, r0
   15ed8:	ldr	r1, [pc, #148]	; 15f74 <flatcc_builder_offset_vector_push@@Base+0xd0>
   15edc:	add	r1, pc, r1
   15ee0:	ldr	r2, [pc, #144]	; 15f78 <flatcc_builder_offset_vector_push@@Base+0xd4>
   15ee4:	add	r3, pc, r2
   15ee8:	movw	r2, #934	; 0x3a6
   15eec:	bl	127a8 <__assert_fail@plt>
   15ef0:	ldr	r0, [pc, #132]	; 15f7c <flatcc_builder_offset_vector_push@@Base+0xd8>
   15ef4:	ldr	r1, [sp, #8]
   15ef8:	ldr	r1, [r1, #32]
   15efc:	ldr	r1, [r1, #20]
   15f00:	cmp	r1, r0
   15f04:	bne	15f14 <flatcc_builder_offset_vector_push@@Base+0x70>
   15f08:	movw	r0, #0
   15f0c:	str	r0, [fp, #-4]
   15f10:	b	15f64 <flatcc_builder_offset_vector_push@@Base+0xc0>
   15f14:	ldr	r0, [sp, #8]
   15f18:	ldr	r0, [r0, #32]
   15f1c:	ldr	r1, [r0, #20]
   15f20:	add	r1, r1, #1
   15f24:	str	r1, [r0, #20]
   15f28:	ldr	r0, [sp, #8]
   15f2c:	movw	r1, #4
   15f30:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   15f34:	str	r0, [sp]
   15f38:	movw	r1, #0
   15f3c:	cmp	r1, r0
   15f40:	bne	15f50 <flatcc_builder_offset_vector_push@@Base+0xac>
   15f44:	movw	r0, #0
   15f48:	str	r0, [fp, #-4]
   15f4c:	b	15f64 <flatcc_builder_offset_vector_push@@Base+0xc0>
   15f50:	ldr	r0, [sp, #4]
   15f54:	ldr	r1, [sp]
   15f58:	str	r0, [r1]
   15f5c:	ldr	r0, [sp]
   15f60:	str	r0, [fp, #-4]
   15f64:	ldr	r0, [fp, #-4]
   15f68:	mov	sp, fp
   15f6c:	pop	{fp, pc}
   15f70:	andeq	r7, r0, r7, asr sp
   15f74:	andeq	r7, r0, ip, lsl r9
   15f78:	andeq	r7, r0, sl, ror sp
   15f7c:	svccc	0x00ffffff

00015f80 <flatcc_builder_append_offset_vector@@Base>:
   15f80:	push	{fp, lr}
   15f84:	mov	fp, sp
   15f88:	sub	sp, sp, #16
   15f8c:	str	r0, [sp, #8]
   15f90:	str	r1, [sp, #4]
   15f94:	str	r2, [sp]
   15f98:	ldr	r0, [sp, #8]
   15f9c:	ldr	r0, [r0, #32]
   15fa0:	ldrh	r0, [r0, #14]
   15fa4:	cmp	r0, #5
   15fa8:	bne	15fb0 <flatcc_builder_append_offset_vector@@Base+0x30>
   15fac:	b	15fd0 <flatcc_builder_append_offset_vector@@Base+0x50>
   15fb0:	ldr	r0, [pc, #96]	; 16018 <flatcc_builder_append_offset_vector@@Base+0x98>
   15fb4:	add	r0, pc, r0
   15fb8:	ldr	r1, [pc, #92]	; 1601c <flatcc_builder_append_offset_vector@@Base+0x9c>
   15fbc:	add	r1, pc, r1
   15fc0:	ldr	r2, [pc, #88]	; 16020 <flatcc_builder_append_offset_vector@@Base+0xa0>
   15fc4:	add	r3, pc, r2
   15fc8:	movw	r2, #948	; 0x3b4
   15fcc:	bl	127a8 <__assert_fail@plt>
   15fd0:	ldr	r2, [pc, #76]	; 16024 <flatcc_builder_append_offset_vector@@Base+0xa4>
   15fd4:	ldr	r0, [sp, #8]
   15fd8:	ldr	r1, [sp]
   15fdc:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   15fe0:	cmp	r0, #0
   15fe4:	beq	15ff4 <flatcc_builder_append_offset_vector@@Base+0x74>
   15fe8:	movw	r0, #0
   15fec:	str	r0, [fp, #-4]
   15ff0:	b	1600c <flatcc_builder_append_offset_vector@@Base+0x8c>
   15ff4:	ldr	r0, [sp, #8]
   15ff8:	ldr	r1, [sp, #4]
   15ffc:	ldr	r2, [sp]
   16000:	lsl	r2, r2, #2
   16004:	bl	15d2c <flatcc_builder_vector_push@@Base+0x110>
   16008:	str	r0, [fp, #-4]
   1600c:	ldr	r0, [fp, #-4]
   16010:	mov	sp, fp
   16014:	pop	{fp, pc}
   16018:	andeq	r7, r0, r7, ror ip
   1601c:	andeq	r7, r0, ip, lsr r8
   16020:	strdeq	r7, [r0], -ip
   16024:	svccc	0x00ffffff

00016028 <flatcc_builder_extend_string@@Base>:
   16028:	push	{fp, lr}
   1602c:	mov	fp, sp
   16030:	sub	sp, sp, #16
   16034:	str	r0, [sp, #8]
   16038:	str	r1, [sp, #4]
   1603c:	ldr	r0, [sp, #8]
   16040:	ldr	r0, [r0, #32]
   16044:	ldrh	r0, [r0, #14]
   16048:	cmp	r0, #6
   1604c:	bne	16054 <flatcc_builder_extend_string@@Base+0x2c>
   16050:	b	16074 <flatcc_builder_extend_string@@Base+0x4c>
   16054:	ldr	r0, [pc, #88]	; 160b4 <flatcc_builder_extend_string@@Base+0x8c>
   16058:	add	r0, pc, r0
   1605c:	ldr	r1, [pc, #84]	; 160b8 <flatcc_builder_extend_string@@Base+0x90>
   16060:	add	r1, pc, r1
   16064:	ldr	r2, [pc, #80]	; 160bc <flatcc_builder_extend_string@@Base+0x94>
   16068:	add	r3, pc, r2
   1606c:	movw	r2, #957	; 0x3bd
   16070:	bl	127a8 <__assert_fail@plt>
   16074:	ldr	r0, [sp, #8]
   16078:	ldr	r1, [sp, #4]
   1607c:	mvn	r2, #0
   16080:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   16084:	cmp	r0, #0
   16088:	beq	16098 <flatcc_builder_extend_string@@Base+0x70>
   1608c:	movw	r0, #0
   16090:	str	r0, [fp, #-4]
   16094:	b	160a8 <flatcc_builder_extend_string@@Base+0x80>
   16098:	ldr	r0, [sp, #8]
   1609c:	ldr	r1, [sp, #4]
   160a0:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   160a4:	str	r0, [fp, #-4]
   160a8:	ldr	r0, [fp, #-4]
   160ac:	mov	sp, fp
   160b0:	pop	{fp, pc}
   160b4:	ldrdeq	r7, [r0], -ip
   160b8:	muleq	r0, r8, r7
   160bc:	strdeq	r7, [r0], -r8

000160c0 <flatcc_builder_append_string@@Base>:
   160c0:	push	{fp, lr}
   160c4:	mov	fp, sp
   160c8:	sub	sp, sp, #16
   160cc:	str	r0, [sp, #8]
   160d0:	str	r1, [sp, #4]
   160d4:	str	r2, [sp]
   160d8:	ldr	r0, [sp, #8]
   160dc:	ldr	r0, [r0, #32]
   160e0:	ldrh	r0, [r0, #14]
   160e4:	cmp	r0, #6
   160e8:	bne	160f0 <flatcc_builder_append_string@@Base+0x30>
   160ec:	b	16110 <flatcc_builder_append_string@@Base+0x50>
   160f0:	ldr	r0, [pc, #92]	; 16154 <flatcc_builder_append_string@@Base+0x94>
   160f4:	add	r0, pc, r0
   160f8:	ldr	r1, [pc, #88]	; 16158 <flatcc_builder_append_string@@Base+0x98>
   160fc:	add	r1, pc, r1
   16100:	ldr	r2, [pc, #84]	; 1615c <flatcc_builder_append_string@@Base+0x9c>
   16104:	add	r3, pc, r2
   16108:	movw	r2, #966	; 0x3c6
   1610c:	bl	127a8 <__assert_fail@plt>
   16110:	ldr	r0, [sp, #8]
   16114:	ldr	r1, [sp]
   16118:	mvn	r2, #0
   1611c:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   16120:	cmp	r0, #0
   16124:	beq	16134 <flatcc_builder_append_string@@Base+0x74>
   16128:	movw	r0, #0
   1612c:	str	r0, [fp, #-4]
   16130:	b	16148 <flatcc_builder_append_string@@Base+0x88>
   16134:	ldr	r0, [sp, #8]
   16138:	ldr	r1, [sp, #4]
   1613c:	ldr	r2, [sp]
   16140:	bl	15d2c <flatcc_builder_vector_push@@Base+0x110>
   16144:	str	r0, [fp, #-4]
   16148:	ldr	r0, [fp, #-4]
   1614c:	mov	sp, fp
   16150:	pop	{fp, pc}
   16154:	andeq	r7, r0, r0, asr #24
   16158:	strdeq	r7, [r0], -ip
   1615c:	muleq	r0, fp, ip

00016160 <flatcc_builder_append_string_str@@Base>:
   16160:	push	{fp, lr}
   16164:	mov	fp, sp
   16168:	sub	sp, sp, #24
   1616c:	str	r0, [fp, #-4]
   16170:	str	r1, [fp, #-8]
   16174:	ldr	r0, [fp, #-4]
   16178:	ldr	r1, [fp, #-8]
   1617c:	ldr	r2, [fp, #-8]
   16180:	str	r0, [sp, #12]
   16184:	mov	r0, r2
   16188:	str	r1, [sp, #8]
   1618c:	bl	12760 <strlen@plt>
   16190:	ldr	r1, [sp, #12]
   16194:	str	r0, [sp, #4]
   16198:	mov	r0, r1
   1619c:	ldr	r1, [sp, #8]
   161a0:	ldr	r2, [sp, #4]
   161a4:	bl	160c0 <flatcc_builder_append_string@@Base>
   161a8:	mov	sp, fp
   161ac:	pop	{fp, pc}

000161b0 <flatcc_builder_append_string_strn@@Base>:
   161b0:	push	{fp, lr}
   161b4:	mov	fp, sp
   161b8:	sub	sp, sp, #24
   161bc:	str	r0, [fp, #-4]
   161c0:	str	r1, [fp, #-8]
   161c4:	str	r2, [sp, #12]
   161c8:	ldr	r0, [fp, #-4]
   161cc:	ldr	r1, [fp, #-8]
   161d0:	ldr	r2, [fp, #-8]
   161d4:	ldr	r3, [sp, #12]
   161d8:	str	r0, [sp, #8]
   161dc:	mov	r0, r2
   161e0:	str	r1, [sp, #4]
   161e4:	mov	r1, r3
   161e8:	bl	1620c <flatcc_builder_append_string_strn@@Base+0x5c>
   161ec:	ldr	r1, [sp, #8]
   161f0:	str	r0, [sp]
   161f4:	mov	r0, r1
   161f8:	ldr	r1, [sp, #4]
   161fc:	ldr	r2, [sp]
   16200:	bl	160c0 <flatcc_builder_append_string@@Base>
   16204:	mov	sp, fp
   16208:	pop	{fp, pc}
   1620c:	push	{fp, lr}
   16210:	mov	fp, sp
   16214:	sub	sp, sp, #16
   16218:	str	r0, [fp, #-4]
   1621c:	str	r1, [sp, #8]
   16220:	ldr	r0, [fp, #-4]
   16224:	ldr	r2, [sp, #8]
   16228:	mov	r1, #0
   1622c:	bl	12790 <memchr@plt>
   16230:	str	r0, [sp, #4]
   16234:	ldr	r0, [sp, #4]
   16238:	movw	r1, #0
   1623c:	cmp	r0, r1
   16240:	beq	16258 <flatcc_builder_append_string_strn@@Base+0xa8>
   16244:	ldr	r0, [sp, #4]
   16248:	ldr	r1, [fp, #-4]
   1624c:	sub	r0, r0, r1
   16250:	str	r0, [sp]
   16254:	b	16260 <flatcc_builder_append_string_strn@@Base+0xb0>
   16258:	ldr	r0, [sp, #8]
   1625c:	str	r0, [sp]
   16260:	ldr	r0, [sp]
   16264:	mov	sp, fp
   16268:	pop	{fp, pc}

0001626c <flatcc_builder_truncate_vector@@Base>:
   1626c:	push	{fp, lr}
   16270:	mov	fp, sp
   16274:	sub	sp, sp, #16
   16278:	str	r0, [sp, #8]
   1627c:	str	r1, [sp, #4]
   16280:	ldr	r0, [sp, #8]
   16284:	ldr	r0, [r0, #32]
   16288:	ldrh	r0, [r0, #14]
   1628c:	cmp	r0, #4
   16290:	bne	16298 <flatcc_builder_truncate_vector@@Base+0x2c>
   16294:	b	162b8 <flatcc_builder_truncate_vector@@Base+0x4c>
   16298:	ldr	r0, [pc, #192]	; 16360 <flatcc_builder_truncate_vector@@Base+0xf4>
   1629c:	add	r0, pc, r0
   162a0:	ldr	r1, [pc, #188]	; 16364 <flatcc_builder_truncate_vector@@Base+0xf8>
   162a4:	add	r1, pc, r1
   162a8:	ldr	r2, [pc, #184]	; 16368 <flatcc_builder_truncate_vector@@Base+0xfc>
   162ac:	add	r3, pc, r2
   162b0:	movw	r2, #985	; 0x3d9
   162b4:	bl	127a8 <__assert_fail@plt>
   162b8:	ldr	r0, [sp, #8]
   162bc:	ldr	r0, [r0, #32]
   162c0:	ldr	r0, [r0, #20]
   162c4:	ldr	r1, [sp, #4]
   162c8:	cmp	r0, r1
   162cc:	bcs	16318 <flatcc_builder_truncate_vector@@Base+0xac>
   162d0:	ldr	r0, [sp, #8]
   162d4:	ldr	r0, [r0, #32]
   162d8:	ldr	r0, [r0, #20]
   162dc:	ldr	r1, [sp, #4]
   162e0:	cmp	r0, r1
   162e4:	bcc	162ec <flatcc_builder_truncate_vector@@Base+0x80>
   162e8:	b	1630c <flatcc_builder_truncate_vector@@Base+0xa0>
   162ec:	ldr	r0, [pc, #120]	; 1636c <flatcc_builder_truncate_vector@@Base+0x100>
   162f0:	add	r0, pc, r0
   162f4:	ldr	r1, [pc, #116]	; 16370 <flatcc_builder_truncate_vector@@Base+0x104>
   162f8:	add	r1, pc, r1
   162fc:	ldr	r2, [pc, #112]	; 16374 <flatcc_builder_truncate_vector@@Base+0x108>
   16300:	add	r3, pc, r2
   16304:	movw	r2, #986	; 0x3da
   16308:	bl	127a8 <__assert_fail@plt>
   1630c:	mvn	r0, #0
   16310:	str	r0, [fp, #-4]
   16314:	b	16354 <flatcc_builder_truncate_vector@@Base+0xe8>
   16318:	ldr	r0, [sp, #4]
   1631c:	ldr	r1, [sp, #8]
   16320:	ldr	r1, [r1, #32]
   16324:	ldr	r2, [r1, #20]
   16328:	sub	r0, r2, r0
   1632c:	str	r0, [r1, #20]
   16330:	ldr	r0, [sp, #8]
   16334:	ldr	r1, [sp, #8]
   16338:	ldr	r1, [r1, #32]
   1633c:	ldr	r1, [r1, #16]
   16340:	ldr	r2, [sp, #4]
   16344:	mul	r1, r1, r2
   16348:	bl	16378 <flatcc_builder_truncate_vector@@Base+0x10c>
   1634c:	movw	r0, #0
   16350:	str	r0, [fp, #-4]
   16354:	ldr	r0, [fp, #-4]
   16358:	mov	sp, fp
   1635c:	pop	{fp, pc}
   16360:	muleq	r0, r6, r8
   16364:	andeq	r7, r0, r4, asr r5
   16368:	andeq	r7, r0, r0, asr #22
   1636c:	andeq	r7, r0, fp, lsr fp
   16370:	andeq	r7, r0, r0, lsl #10
   16374:	andeq	r7, r0, ip, ror #21
   16378:	push	{fp, lr}
   1637c:	mov	fp, sp
   16380:	sub	sp, sp, #8
   16384:	str	r0, [sp, #4]
   16388:	str	r1, [sp]
   1638c:	ldr	r0, [sp]
   16390:	ldr	r1, [sp, #4]
   16394:	ldr	r2, [r1, #20]
   16398:	sub	r0, r2, r0
   1639c:	str	r0, [r1, #20]
   163a0:	ldr	r0, [sp, #4]
   163a4:	ldr	r0, [r0, #16]
   163a8:	ldr	r1, [sp, #4]
   163ac:	ldr	r1, [r1, #20]
   163b0:	add	r0, r0, r1
   163b4:	ldr	r2, [sp]
   163b8:	movw	r1, #0
   163bc:	and	r1, r1, #255	; 0xff
   163c0:	bl	12778 <memset@plt>
   163c4:	mov	sp, fp
   163c8:	pop	{fp, pc}

000163cc <flatcc_builder_truncate_offset_vector@@Base>:
   163cc:	push	{fp, lr}
   163d0:	mov	fp, sp
   163d4:	sub	sp, sp, #16
   163d8:	str	r0, [sp, #8]
   163dc:	str	r1, [sp, #4]
   163e0:	ldr	r0, [sp, #8]
   163e4:	ldr	r0, [r0, #32]
   163e8:	ldrh	r0, [r0, #14]
   163ec:	cmp	r0, #5
   163f0:	bne	163f8 <flatcc_builder_truncate_offset_vector@@Base+0x2c>
   163f4:	b	16418 <flatcc_builder_truncate_offset_vector@@Base+0x4c>
   163f8:	ldr	r0, [pc, #192]	; 164c0 <flatcc_builder_truncate_offset_vector@@Base+0xf4>
   163fc:	add	r0, pc, r0
   16400:	ldr	r1, [pc, #188]	; 164c4 <flatcc_builder_truncate_offset_vector@@Base+0xf8>
   16404:	add	r1, pc, r1
   16408:	ldr	r2, [pc, #184]	; 164c8 <flatcc_builder_truncate_offset_vector@@Base+0xfc>
   1640c:	add	r3, pc, r2
   16410:	movw	r2, #994	; 0x3e2
   16414:	bl	127a8 <__assert_fail@plt>
   16418:	ldr	r0, [sp, #8]
   1641c:	ldr	r0, [r0, #32]
   16420:	ldr	r0, [r0, #20]
   16424:	ldr	r1, [sp, #4]
   16428:	cmp	r0, r1
   1642c:	bcs	16478 <flatcc_builder_truncate_offset_vector@@Base+0xac>
   16430:	ldr	r0, [sp, #8]
   16434:	ldr	r0, [r0, #32]
   16438:	ldr	r0, [r0, #20]
   1643c:	ldr	r1, [sp, #4]
   16440:	cmp	r0, r1
   16444:	bcc	1644c <flatcc_builder_truncate_offset_vector@@Base+0x80>
   16448:	b	1646c <flatcc_builder_truncate_offset_vector@@Base+0xa0>
   1644c:	ldr	r0, [pc, #120]	; 164cc <flatcc_builder_truncate_offset_vector@@Base+0x100>
   16450:	add	r0, pc, r0
   16454:	ldr	r1, [pc, #116]	; 164d0 <flatcc_builder_truncate_offset_vector@@Base+0x104>
   16458:	add	r1, pc, r1
   1645c:	ldr	r2, [pc, #112]	; 164d4 <flatcc_builder_truncate_offset_vector@@Base+0x108>
   16460:	add	r3, pc, r2
   16464:	movw	r2, #995	; 0x3e3
   16468:	bl	127a8 <__assert_fail@plt>
   1646c:	mvn	r0, #0
   16470:	str	r0, [fp, #-4]
   16474:	b	164b4 <flatcc_builder_truncate_offset_vector@@Base+0xe8>
   16478:	ldr	r0, [sp, #4]
   1647c:	ldr	r1, [sp, #8]
   16480:	ldr	r1, [r1, #32]
   16484:	ldr	r2, [r1, #20]
   16488:	sub	r0, r2, r0
   1648c:	str	r0, [r1, #20]
   16490:	ldr	r0, [sp, #8]
   16494:	ldr	r1, [sp, #8]
   16498:	ldr	r1, [r1, #32]
   1649c:	ldr	r1, [r1, #16]
   164a0:	ldr	r2, [sp, #4]
   164a4:	mul	r1, r1, r2
   164a8:	bl	16378 <flatcc_builder_truncate_vector@@Base+0x10c>
   164ac:	movw	r0, #0
   164b0:	str	r0, [fp, #-4]
   164b4:	ldr	r0, [fp, #-4]
   164b8:	mov	sp, fp
   164bc:	pop	{fp, pc}
   164c0:	andeq	r7, r0, pc, lsr #16
   164c4:	strdeq	r7, [r0], -r4
   164c8:	andeq	r7, r0, r3, asr #20
   164cc:	andeq	r7, r0, r5, asr #20
   164d0:	andeq	r7, r0, r0, lsr #7
   164d4:	andeq	r7, r0, pc, ror #19

000164d8 <flatcc_builder_truncate_string@@Base>:
   164d8:	push	{fp, lr}
   164dc:	mov	fp, sp
   164e0:	sub	sp, sp, #16
   164e4:	str	r0, [sp, #8]
   164e8:	str	r1, [sp, #4]
   164ec:	ldr	r0, [sp, #8]
   164f0:	ldr	r0, [r0, #32]
   164f4:	ldrh	r0, [r0, #14]
   164f8:	cmp	r0, #6
   164fc:	bne	16504 <flatcc_builder_truncate_string@@Base+0x2c>
   16500:	b	16524 <flatcc_builder_truncate_string@@Base+0x4c>
   16504:	ldr	r0, [pc, #176]	; 165bc <flatcc_builder_truncate_string@@Base+0xe4>
   16508:	add	r0, pc, r0
   1650c:	ldr	r1, [pc, #172]	; 165c0 <flatcc_builder_truncate_string@@Base+0xe8>
   16510:	add	r1, pc, r1
   16514:	ldr	r2, [pc, #168]	; 165c4 <flatcc_builder_truncate_string@@Base+0xec>
   16518:	add	r3, pc, r2
   1651c:	movw	r2, #1003	; 0x3eb
   16520:	bl	127a8 <__assert_fail@plt>
   16524:	ldr	r0, [sp, #8]
   16528:	ldr	r0, [r0, #32]
   1652c:	ldr	r0, [r0, #20]
   16530:	ldr	r1, [sp, #4]
   16534:	cmp	r0, r1
   16538:	bcs	16584 <flatcc_builder_truncate_string@@Base+0xac>
   1653c:	ldr	r0, [sp, #8]
   16540:	ldr	r0, [r0, #32]
   16544:	ldr	r0, [r0, #20]
   16548:	ldr	r1, [sp, #4]
   1654c:	cmp	r0, r1
   16550:	bcc	16558 <flatcc_builder_truncate_string@@Base+0x80>
   16554:	b	16578 <flatcc_builder_truncate_string@@Base+0xa0>
   16558:	ldr	r0, [pc, #104]	; 165c8 <flatcc_builder_truncate_string@@Base+0xf0>
   1655c:	add	r0, pc, r0
   16560:	ldr	r1, [pc, #100]	; 165cc <flatcc_builder_truncate_string@@Base+0xf4>
   16564:	add	r1, pc, r1
   16568:	ldr	r2, [pc, #96]	; 165d0 <flatcc_builder_truncate_string@@Base+0xf8>
   1656c:	add	r3, pc, r2
   16570:	movw	r2, #1004	; 0x3ec
   16574:	bl	127a8 <__assert_fail@plt>
   16578:	mvn	r0, #0
   1657c:	str	r0, [fp, #-4]
   16580:	b	165b0 <flatcc_builder_truncate_string@@Base+0xd8>
   16584:	ldr	r0, [sp, #4]
   16588:	ldr	r1, [sp, #8]
   1658c:	ldr	r1, [r1, #32]
   16590:	ldr	r2, [r1, #20]
   16594:	sub	r0, r2, r0
   16598:	str	r0, [r1, #20]
   1659c:	ldr	r0, [sp, #8]
   165a0:	ldr	r1, [sp, #4]
   165a4:	bl	16378 <flatcc_builder_truncate_vector@@Base+0x10c>
   165a8:	movw	r0, #0
   165ac:	str	r0, [fp, #-4]
   165b0:	ldr	r0, [fp, #-4]
   165b4:	mov	sp, fp
   165b8:	pop	{fp, pc}
   165bc:	andeq	r7, r0, ip, lsr #16
   165c0:	andeq	r7, r0, r8, ror #5
   165c4:			; <UNDEFINED> instruction: 0x000079b8
   165c8:			; <UNDEFINED> instruction: 0x000079b3
   165cc:	muleq	r0, r4, r2
   165d0:	andeq	r7, r0, r4, ror #18

000165d4 <flatcc_builder_start_vector@@Base>:
   165d4:	push	{fp, lr}
   165d8:	mov	fp, sp
   165dc:	sub	sp, sp, #24
   165e0:	str	r0, [fp, #-8]
   165e4:	str	r1, [sp, #12]
   165e8:	strh	r2, [sp, #10]
   165ec:	str	r3, [sp, #4]
   165f0:	add	r0, sp, #10
   165f4:	movw	r1, #4
   165f8:	uxth	r1, r1
   165fc:	bl	16680 <flatcc_builder_start_vector@@Base+0xac>
   16600:	ldr	r0, [fp, #-8]
   16604:	ldrh	r1, [sp, #10]
   16608:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   1660c:	cmp	r0, #0
   16610:	beq	16620 <flatcc_builder_start_vector@@Base+0x4c>
   16614:	mvn	r0, #0
   16618:	str	r0, [fp, #-4]
   1661c:	b	16674 <flatcc_builder_start_vector@@Base+0xa0>
   16620:	ldr	r0, [sp, #12]
   16624:	ldr	r1, [fp, #-8]
   16628:	ldr	r1, [r1, #32]
   1662c:	str	r0, [r1, #16]
   16630:	ldr	r0, [fp, #-8]
   16634:	ldr	r0, [r0, #32]
   16638:	movw	r1, #0
   1663c:	str	r1, [r0, #20]
   16640:	ldr	r0, [sp, #4]
   16644:	ldr	r1, [fp, #-8]
   16648:	ldr	r1, [r1, #32]
   1664c:	str	r0, [r1, #24]
   16650:	ldr	r0, [fp, #-8]
   16654:	ldr	r0, [r0, #32]
   16658:	movw	r1, #4
   1665c:	strh	r1, [r0, #14]
   16660:	ldr	r0, [fp, #-8]
   16664:	mvn	r1, #3
   16668:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   1666c:	movw	r0, #0
   16670:	str	r0, [fp, #-4]
   16674:	ldr	r0, [fp, #-4]
   16678:	mov	sp, fp
   1667c:	pop	{fp, pc}
   16680:	sub	sp, sp, #8
   16684:	str	r0, [sp, #4]
   16688:	strh	r1, [sp, #2]
   1668c:	ldr	r0, [sp, #4]
   16690:	ldrh	r0, [r0]
   16694:	ldrh	r1, [sp, #2]
   16698:	cmp	r0, r1
   1669c:	bge	166ac <flatcc_builder_start_vector@@Base+0xd8>
   166a0:	ldrh	r0, [sp, #2]
   166a4:	ldr	r1, [sp, #4]
   166a8:	strh	r0, [r1]
   166ac:	add	sp, sp, #8
   166b0:	bx	lr

000166b4 <flatcc_builder_start_offset_vector@@Base>:
   166b4:	push	{fp, lr}
   166b8:	mov	fp, sp
   166bc:	sub	sp, sp, #8
   166c0:	str	r0, [sp]
   166c4:	ldr	r0, [sp]
   166c8:	movw	r1, #4
   166cc:	uxth	r1, r1
   166d0:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   166d4:	cmp	r0, #0
   166d8:	beq	166e8 <flatcc_builder_start_offset_vector@@Base+0x34>
   166dc:	mvn	r0, #0
   166e0:	str	r0, [sp, #4]
   166e4:	b	1672c <flatcc_builder_start_offset_vector@@Base+0x78>
   166e8:	ldr	r0, [sp]
   166ec:	ldr	r0, [r0, #32]
   166f0:	movw	r1, #4
   166f4:	str	r1, [r0, #16]
   166f8:	ldr	r0, [sp]
   166fc:	ldr	r0, [r0, #32]
   16700:	movw	r1, #0
   16704:	str	r1, [r0, #20]
   16708:	ldr	r0, [sp]
   1670c:	ldr	r0, [r0, #32]
   16710:	movw	r1, #5
   16714:	strh	r1, [r0, #14]
   16718:	ldr	r0, [sp]
   1671c:	mvn	r1, #3
   16720:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   16724:	movw	r0, #0
   16728:	str	r0, [sp, #4]
   1672c:	ldr	r0, [sp, #4]
   16730:	mov	sp, fp
   16734:	pop	{fp, pc}

00016738 <flatcc_builder_create_offset_vector@@Base>:
   16738:	push	{fp, lr}
   1673c:	mov	fp, sp
   16740:	sub	sp, sp, #24
   16744:	str	r0, [fp, #-8]
   16748:	str	r1, [sp, #12]
   1674c:	str	r2, [sp, #8]
   16750:	ldr	r0, [fp, #-8]
   16754:	bl	166b4 <flatcc_builder_start_offset_vector@@Base>
   16758:	cmp	r0, #0
   1675c:	beq	1676c <flatcc_builder_create_offset_vector@@Base+0x34>
   16760:	movw	r0, #0
   16764:	str	r0, [fp, #-4]
   16768:	b	167b4 <flatcc_builder_create_offset_vector@@Base+0x7c>
   1676c:	ldr	r0, [fp, #-8]
   16770:	ldr	r1, [sp, #8]
   16774:	bl	15e48 <flatcc_builder_extend_offset_vector@@Base>
   16778:	str	r0, [sp, #4]
   1677c:	movw	r1, #0
   16780:	cmp	r0, r1
   16784:	bne	16794 <flatcc_builder_create_offset_vector@@Base+0x5c>
   16788:	movw	r0, #0
   1678c:	str	r0, [fp, #-4]
   16790:	b	167b4 <flatcc_builder_create_offset_vector@@Base+0x7c>
   16794:	ldr	r0, [sp, #4]
   16798:	ldr	r1, [sp, #12]
   1679c:	ldr	r2, [sp, #8]
   167a0:	lsl	r2, r2, #2
   167a4:	bl	12718 <memcpy@plt>
   167a8:	ldr	r0, [fp, #-8]
   167ac:	bl	167c0 <flatcc_builder_end_offset_vector@@Base>
   167b0:	str	r0, [fp, #-4]
   167b4:	ldr	r0, [fp, #-4]
   167b8:	mov	sp, fp
   167bc:	pop	{fp, pc}

000167c0 <flatcc_builder_end_offset_vector@@Base>:
   167c0:	push	{fp, lr}
   167c4:	mov	fp, sp
   167c8:	sub	sp, sp, #16
   167cc:	str	r0, [sp, #8]
   167d0:	ldr	r0, [sp, #8]
   167d4:	ldr	r0, [r0, #32]
   167d8:	ldrh	r0, [r0, #14]
   167dc:	cmp	r0, #5
   167e0:	bne	167e8 <flatcc_builder_end_offset_vector@@Base+0x28>
   167e4:	b	16808 <flatcc_builder_end_offset_vector@@Base+0x48>
   167e8:	ldr	r0, [pc, #108]	; 1685c <flatcc_builder_end_offset_vector@@Base+0x9c>
   167ec:	add	r0, pc, r0
   167f0:	ldr	r1, [pc, #104]	; 16860 <flatcc_builder_end_offset_vector@@Base+0xa0>
   167f4:	add	r1, pc, r1
   167f8:	ldr	r2, [pc, #100]	; 16864 <flatcc_builder_end_offset_vector@@Base+0xa4>
   167fc:	add	r3, pc, r2
   16800:	movw	r2, #1480	; 0x5c8
   16804:	bl	127a8 <__assert_fail@plt>
   16808:	ldr	r0, [sp, #8]
   1680c:	ldr	r1, [sp, #8]
   16810:	ldr	r1, [r1, #16]
   16814:	ldr	r2, [sp, #8]
   16818:	ldr	r2, [r2, #32]
   1681c:	ldr	r2, [r2, #20]
   16820:	bl	17bbc <flatcc_builder_create_offset_vector_direct@@Base>
   16824:	str	r0, [sp, #4]
   16828:	movw	r1, #0
   1682c:	cmp	r1, r0
   16830:	bne	16840 <flatcc_builder_end_offset_vector@@Base+0x80>
   16834:	movw	r0, #0
   16838:	str	r0, [fp, #-4]
   1683c:	b	16850 <flatcc_builder_end_offset_vector@@Base+0x90>
   16840:	ldr	r0, [sp, #8]
   16844:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   16848:	ldr	r0, [sp, #4]
   1684c:	str	r0, [fp, #-4]
   16850:	ldr	r0, [fp, #-4]
   16854:	mov	sp, fp
   16858:	pop	{fp, pc}
   1685c:	andeq	r7, r0, pc, lsr r4
   16860:	andeq	r7, r0, r4
   16864:	andeq	r7, r0, lr, asr sl

00016868 <flatcc_builder_start_string@@Base>:
   16868:	push	{fp, lr}
   1686c:	mov	fp, sp
   16870:	sub	sp, sp, #8
   16874:	str	r0, [sp]
   16878:	ldr	r0, [sp]
   1687c:	movw	r1, #1
   16880:	uxth	r1, r1
   16884:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   16888:	cmp	r0, #0
   1688c:	beq	1689c <flatcc_builder_start_string@@Base+0x34>
   16890:	mvn	r0, #0
   16894:	str	r0, [sp, #4]
   16898:	b	168e0 <flatcc_builder_start_string@@Base+0x78>
   1689c:	ldr	r0, [sp]
   168a0:	ldr	r0, [r0, #32]
   168a4:	movw	r1, #1
   168a8:	str	r1, [r0, #16]
   168ac:	ldr	r0, [sp]
   168b0:	ldr	r0, [r0, #32]
   168b4:	movw	r1, #0
   168b8:	str	r1, [r0, #20]
   168bc:	ldr	r0, [sp]
   168c0:	ldr	r0, [r0, #32]
   168c4:	movw	r1, #6
   168c8:	strh	r1, [r0, #14]
   168cc:	ldr	r0, [sp]
   168d0:	mvn	r1, #3
   168d4:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   168d8:	movw	r0, #0
   168dc:	str	r0, [sp, #4]
   168e0:	ldr	r0, [sp, #4]
   168e4:	mov	sp, fp
   168e8:	pop	{fp, pc}

000168ec <flatcc_builder_reserve_table@@Base>:
   168ec:	push	{fp, lr}
   168f0:	mov	fp, sp
   168f4:	sub	sp, sp, #8
   168f8:	str	r0, [sp, #4]
   168fc:	str	r1, [sp]
   16900:	ldr	r0, [sp]
   16904:	cmp	r0, #0
   16908:	blt	16910 <flatcc_builder_reserve_table@@Base+0x24>
   1690c:	b	16930 <flatcc_builder_reserve_table@@Base+0x44>
   16910:	ldr	r0, [pc, #44]	; 16944 <flatcc_builder_reserve_table@@Base+0x58>
   16914:	add	r0, pc, r0
   16918:	ldr	r1, [pc, #40]	; 16948 <flatcc_builder_reserve_table@@Base+0x5c>
   1691c:	add	r1, pc, r1
   16920:	ldr	r2, [pc, #36]	; 1694c <flatcc_builder_reserve_table@@Base+0x60>
   16924:	add	r3, pc, r2
   16928:	movw	r2, #1065	; 0x429
   1692c:	bl	127a8 <__assert_fail@plt>
   16930:	ldr	r0, [sp, #4]
   16934:	ldr	r1, [sp]
   16938:	bl	16950 <flatcc_builder_reserve_table@@Base+0x64>
   1693c:	mov	sp, fp
   16940:	pop	{fp, pc}
   16944:	andeq	r7, r0, lr, asr r6
   16948:	ldrdeq	r6, [r0], -ip
   1694c:	andeq	r7, r0, sp, lsl #12
   16950:	push	{fp, lr}
   16954:	mov	fp, sp
   16958:	sub	sp, sp, #24
   1695c:	str	r0, [fp, #-8]
   16960:	str	r1, [sp, #12]
   16964:	ldr	r0, [fp, #-8]
   16968:	ldr	r0, [r0, #32]
   1696c:	ldr	r1, [r0, #16]
   16970:	ldrh	r0, [r0, #28]
   16974:	add	r0, r1, r0, lsl #1
   16978:	str	r0, [sp, #8]
   1697c:	ldr	r0, [sp, #12]
   16980:	add	r0, r0, #2
   16984:	lsl	r0, r0, #1
   16988:	str	r0, [sp, #4]
   1698c:	ldr	r0, [fp, #-8]
   16990:	ldr	r2, [sp, #8]
   16994:	ldr	r3, [sp, #4]
   16998:	movw	r1, #0
   1699c:	movw	ip, #1
   169a0:	str	ip, [sp]
   169a4:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   169a8:	ldr	r1, [fp, #-8]
   169ac:	str	r0, [r1, #4]
   169b0:	movw	r1, #0
   169b4:	cmp	r0, r1
   169b8:	bne	169c8 <flatcc_builder_reserve_table@@Base+0xdc>
   169bc:	mvn	r0, #0
   169c0:	str	r0, [fp, #-4]
   169c4:	b	16a3c <flatcc_builder_reserve_table@@Base+0x150>
   169c8:	ldr	r0, [fp, #-8]
   169cc:	ldr	r1, [r0, #4]
   169d0:	add	r1, r1, #4
   169d4:	str	r1, [r0, #4]
   169d8:	ldr	r0, [fp, #-8]
   169dc:	ldr	r0, [r0, #32]
   169e0:	ldr	r0, [r0, #20]
   169e4:	str	r0, [sp, #8]
   169e8:	ldr	r0, [sp, #12]
   169ec:	lsl	r0, r0, #1
   169f0:	add	r0, r0, #1
   169f4:	str	r0, [sp, #4]
   169f8:	ldr	r0, [fp, #-8]
   169fc:	ldr	r2, [sp, #8]
   16a00:	ldr	r3, [sp, #4]
   16a04:	movw	r1, #3
   16a08:	movw	ip, #0
   16a0c:	str	ip, [sp]
   16a10:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   16a14:	ldr	r1, [fp, #-8]
   16a18:	str	r0, [r1]
   16a1c:	movw	r1, #0
   16a20:	cmp	r0, r1
   16a24:	bne	16a34 <flatcc_builder_reserve_table@@Base+0x148>
   16a28:	mvn	r0, #0
   16a2c:	str	r0, [fp, #-4]
   16a30:	b	16a3c <flatcc_builder_reserve_table@@Base+0x150>
   16a34:	movw	r0, #0
   16a38:	str	r0, [fp, #-4]
   16a3c:	ldr	r0, [fp, #-4]
   16a40:	mov	sp, fp
   16a44:	pop	{fp, pc}

00016a48 <flatcc_builder_start_table@@Base>:
   16a48:	push	{fp, lr}
   16a4c:	mov	fp, sp
   16a50:	sub	sp, sp, #16
   16a54:	str	r0, [sp, #8]
   16a58:	str	r1, [sp, #4]
   16a5c:	ldr	r0, [sp, #8]
   16a60:	movw	r1, #4
   16a64:	uxth	r1, r1
   16a68:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   16a6c:	cmp	r0, #0
   16a70:	beq	16a80 <flatcc_builder_start_table@@Base+0x38>
   16a74:	mvn	r0, #0
   16a78:	str	r0, [fp, #-4]
   16a7c:	b	16b50 <flatcc_builder_start_table@@Base+0x108>
   16a80:	ldr	r0, [pc, #212]	; 16b5c <flatcc_builder_start_table@@Base+0x114>
   16a84:	ldr	r1, [sp, #8]
   16a88:	ldr	r1, [r1, #4]
   16a8c:	ldr	r2, [sp, #8]
   16a90:	ldr	r2, [r2, #52]	; 0x34
   16a94:	sub	r1, r1, r2
   16a98:	ldr	r2, [sp, #8]
   16a9c:	ldr	r2, [r2, #32]
   16aa0:	str	r1, [r2, #16]
   16aa4:	ldr	r1, [sp, #8]
   16aa8:	ldr	r1, [r1]
   16aac:	ldr	r2, [sp, #8]
   16ab0:	ldr	r2, [r2, #76]	; 0x4c
   16ab4:	sub	r1, r1, r2
   16ab8:	ldr	r2, [sp, #8]
   16abc:	ldr	r2, [r2, #32]
   16ac0:	str	r1, [r2, #20]
   16ac4:	ldr	r1, [sp, #8]
   16ac8:	ldr	r1, [r1, #12]
   16acc:	ldr	r2, [sp, #8]
   16ad0:	ldr	r2, [r2, #32]
   16ad4:	str	r1, [r2, #24]
   16ad8:	ldr	r1, [sp, #8]
   16adc:	ldrh	r1, [r1, #8]
   16ae0:	ldr	r2, [sp, #8]
   16ae4:	ldr	r2, [r2, #32]
   16ae8:	strh	r1, [r2, #28]
   16aec:	ldr	r1, [sp, #8]
   16af0:	movw	r2, #0
   16af4:	str	r2, [r1, #12]
   16af8:	ldr	r1, [sp, #8]
   16afc:	str	r0, [r1, #12]
   16b00:	ldr	r0, [sp, #8]
   16b04:	movw	r1, #0
   16b08:	strh	r1, [r0, #8]
   16b0c:	ldr	r0, [sp, #8]
   16b10:	ldr	r0, [r0, #32]
   16b14:	movw	r1, #3
   16b18:	strh	r1, [r0, #14]
   16b1c:	ldr	r0, [sp, #8]
   16b20:	ldr	r1, [sp, #4]
   16b24:	bl	16950 <flatcc_builder_reserve_table@@Base+0x64>
   16b28:	cmp	r0, #0
   16b2c:	beq	16b3c <flatcc_builder_start_table@@Base+0xf4>
   16b30:	mvn	r0, #0
   16b34:	str	r0, [fp, #-4]
   16b38:	b	16b50 <flatcc_builder_start_table@@Base+0x108>
   16b3c:	ldr	r0, [sp, #8]
   16b40:	movw	r1, #65532	; 0xfffc
   16b44:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   16b48:	movw	r0, #0
   16b4c:	str	r0, [fp, #-4]
   16b50:	ldr	r0, [fp, #-4]
   16b54:	mov	sp, fp
   16b58:	pop	{fp, pc}
   16b5c:	svccs	0x00693b52

00016b60 <flatcc_builder_create_vtable@@Base>:
   16b60:	push	{fp, lr}
   16b64:	mov	fp, sp
   16b68:	sub	sp, sp, #104	; 0x68
   16b6c:	str	r0, [fp, #-8]
   16b70:	str	r1, [fp, #-12]
   16b74:	strh	r2, [fp, #-14]
   16b78:	movw	r0, #0
   16b7c:	str	r0, [sp, #12]
   16b80:	str	r0, [sp, #16]
   16b84:	ldrh	r0, [fp, #-14]
   16b88:	cmp	r0, #0
   16b8c:	ble	16bd0 <flatcc_builder_create_vtable@@Base+0x70>
   16b90:	ldrh	r0, [fp, #-14]
   16b94:	ldr	r1, [sp, #12]
   16b98:	add	r0, r1, r0
   16b9c:	str	r0, [sp, #12]
   16ba0:	ldr	r0, [fp, #-12]
   16ba4:	add	r1, sp, #12
   16ba8:	add	r1, r1, #8
   16bac:	ldr	r2, [sp, #16]
   16bb0:	str	r0, [r1, r2, lsl #3]
   16bb4:	ldrh	r0, [fp, #-14]
   16bb8:	ldr	r2, [sp, #16]
   16bbc:	add	r1, r1, r2, lsl #3
   16bc0:	str	r0, [r1, #4]
   16bc4:	ldr	r0, [sp, #16]
   16bc8:	add	r0, r0, #1
   16bcc:	str	r0, [sp, #16]
   16bd0:	ldr	r0, [fp, #-8]
   16bd4:	ldr	r0, [r0, #152]	; 0x98
   16bd8:	cmp	r0, #0
   16bdc:	bne	16c1c <flatcc_builder_create_vtable@@Base+0xbc>
   16be0:	ldr	r0, [fp, #-8]
   16be4:	ldr	r0, [r0, #180]	; 0xb4
   16be8:	cmp	r0, #0
   16bec:	bne	16c1c <flatcc_builder_create_vtable@@Base+0xbc>
   16bf0:	ldr	r0, [fp, #-8]
   16bf4:	add	r1, sp, #12
   16bf8:	bl	16c64 <flatcc_builder_create_vtable@@Base+0x104>
   16bfc:	str	r0, [fp, #-20]	; 0xffffffec
   16c00:	movw	r1, #0
   16c04:	cmp	r1, r0
   16c08:	bne	16c18 <flatcc_builder_create_vtable@@Base+0xb8>
   16c0c:	movw	r0, #0
   16c10:	str	r0, [fp, #-4]
   16c14:	b	16c58 <flatcc_builder_create_vtable@@Base+0xf8>
   16c18:	b	16c50 <flatcc_builder_create_vtable@@Base+0xf0>
   16c1c:	ldr	r0, [fp, #-8]
   16c20:	add	r1, sp, #12
   16c24:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   16c28:	str	r0, [fp, #-20]	; 0xffffffec
   16c2c:	movw	r1, #0
   16c30:	cmp	r1, r0
   16c34:	bne	16c44 <flatcc_builder_create_vtable@@Base+0xe4>
   16c38:	movw	r0, #0
   16c3c:	str	r0, [fp, #-4]
   16c40:	b	16c58 <flatcc_builder_create_vtable@@Base+0xf8>
   16c44:	ldr	r0, [fp, #-20]	; 0xffffffec
   16c48:	add	r0, r0, #1
   16c4c:	str	r0, [fp, #-20]	; 0xffffffec
   16c50:	ldr	r0, [fp, #-20]	; 0xffffffec
   16c54:	str	r0, [fp, #-4]
   16c58:	ldr	r0, [fp, #-4]
   16c5c:	mov	sp, fp
   16c60:	pop	{fp, pc}
   16c64:	push	{fp, lr}
   16c68:	mov	fp, sp
   16c6c:	sub	sp, sp, #24
   16c70:	str	r0, [fp, #-4]
   16c74:	str	r1, [fp, #-8]
   16c78:	ldr	r0, [fp, #-4]
   16c7c:	ldr	r0, [r0, #140]	; 0x8c
   16c80:	str	r0, [sp, #12]
   16c84:	ldr	r0, [sp, #12]
   16c88:	ldr	r1, [fp, #-8]
   16c8c:	ldr	r1, [r1]
   16c90:	add	r0, r0, r1
   16c94:	ldr	r1, [fp, #-4]
   16c98:	str	r0, [r1, #140]	; 0x8c
   16c9c:	ldr	r0, [fp, #-4]
   16ca0:	ldr	r0, [r0, #140]	; 0x8c
   16ca4:	ldr	r1, [sp, #12]
   16ca8:	cmp	r0, r1
   16cac:	bge	16cd0 <flatcc_builder_create_vtable@@Base+0x170>
   16cb0:	ldr	r0, [pc, #168]	; 16d60 <flatcc_builder_create_vtable@@Base+0x200>
   16cb4:	add	r0, pc, r0
   16cb8:	ldr	r1, [pc, #164]	; 16d64 <flatcc_builder_create_vtable@@Base+0x204>
   16cbc:	add	r1, pc, r1
   16cc0:	ldr	r2, [pc, #160]	; 16d68 <flatcc_builder_create_vtable@@Base+0x208>
   16cc4:	add	r3, pc, r2
   16cc8:	movw	r2, #673	; 0x2a1
   16ccc:	bl	127a8 <__assert_fail@plt>
   16cd0:	ldr	r0, [fp, #-4]
   16cd4:	ldr	r0, [r0, #44]	; 0x2c
   16cd8:	ldr	r1, [fp, #-4]
   16cdc:	ldr	r1, [r1, #36]	; 0x24
   16ce0:	ldr	r2, [fp, #-8]
   16ce4:	add	r2, r2, #8
   16ce8:	ldr	r3, [fp, #-8]
   16cec:	ldr	r3, [r3, #4]
   16cf0:	ldr	ip, [sp, #12]
   16cf4:	ldr	lr, [fp, #-8]
   16cf8:	ldr	lr, [lr]
   16cfc:	str	r0, [sp, #8]
   16d00:	mov	r0, r1
   16d04:	mov	r1, r2
   16d08:	mov	r2, r3
   16d0c:	mov	r3, ip
   16d10:	str	lr, [sp]
   16d14:	ldr	ip, [sp, #8]
   16d18:	blx	ip
   16d1c:	cmp	r0, #0
   16d20:	beq	16d44 <flatcc_builder_create_vtable@@Base+0x1e4>
   16d24:	ldr	r0, [pc, #40]	; 16d54 <flatcc_builder_create_vtable@@Base+0x1f4>
   16d28:	add	r0, pc, r0
   16d2c:	ldr	r1, [pc, #36]	; 16d58 <flatcc_builder_create_vtable@@Base+0x1f8>
   16d30:	add	r1, pc, r1
   16d34:	ldr	r2, [pc, #32]	; 16d5c <flatcc_builder_create_vtable@@Base+0x1fc>
   16d38:	add	r3, pc, r2
   16d3c:	movw	r2, #677	; 0x2a5
   16d40:	bl	127a8 <__assert_fail@plt>
   16d44:	ldr	r0, [sp, #12]
   16d48:	add	r0, r0, #1
   16d4c:	mov	sp, fp
   16d50:	pop	{fp, pc}
   16d54:	andeq	r7, r0, sp, lsl #25
   16d58:	andeq	r6, r0, r8, asr #21
   16d5c:	strdeq	r7, [r0], -r8
   16d60:	andeq	r7, r0, r1, lsl #26
   16d64:	andeq	r6, r0, ip, lsr fp
   16d68:	andeq	r7, r0, ip, ror #24

00016d6c <flatcc_builder_create_cached_vtable@@Base>:
   16d6c:	push	{fp, lr}
   16d70:	mov	fp, sp
   16d74:	sub	sp, sp, #48	; 0x30
   16d78:	str	r0, [fp, #-8]
   16d7c:	str	r1, [fp, #-12]
   16d80:	strh	r2, [fp, #-14]
   16d84:	str	r3, [fp, #-20]	; 0xffffffec
   16d88:	ldr	r0, [fp, #-8]
   16d8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   16d90:	bl	17078 <flatcc_builder_create_cached_vtable@@Base+0x30c>
   16d94:	str	r0, [sp, #12]
   16d98:	movw	r1, #0
   16d9c:	cmp	r0, r1
   16da0:	bne	16db0 <flatcc_builder_create_cached_vtable@@Base+0x44>
   16da4:	movw	r0, #0
   16da8:	str	r0, [fp, #-4]
   16dac:	b	1706c <flatcc_builder_create_cached_vtable@@Base+0x300>
   16db0:	ldr	r0, [sp, #12]
   16db4:	str	r0, [sp, #16]
   16db8:	ldr	r0, [sp, #16]
   16dbc:	ldr	r0, [r0]
   16dc0:	str	r0, [sp, #8]
   16dc4:	movw	r0, #0
   16dc8:	str	r0, [sp, #20]
   16dcc:	ldr	r0, [sp, #8]
   16dd0:	cmp	r0, #0
   16dd4:	beq	16ed8 <flatcc_builder_create_cached_vtable@@Base+0x16c>
   16dd8:	ldr	r0, [fp, #-8]
   16ddc:	ldr	r0, [r0, #100]	; 0x64
   16de0:	ldr	r1, [sp, #8]
   16de4:	add	r0, r0, r1
   16de8:	str	r0, [sp, #24]
   16dec:	ldr	r0, [fp, #-8]
   16df0:	ldr	r0, [r0, #68]	; 0x44
   16df4:	ldr	r1, [sp, #24]
   16df8:	ldr	r1, [r1, #8]
   16dfc:	add	r0, r0, r1
   16e00:	str	r0, [sp, #4]
   16e04:	ldr	r0, [sp, #4]
   16e08:	ldrh	r0, [r0]
   16e0c:	ldrh	r1, [fp, #-14]
   16e10:	cmp	r0, r1
   16e14:	bne	16e34 <flatcc_builder_create_cached_vtable@@Base+0xc8>
   16e18:	ldr	r0, [fp, #-12]
   16e1c:	ldr	r1, [sp, #4]
   16e20:	ldrh	r2, [fp, #-14]
   16e24:	bl	12724 <memcmp@plt>
   16e28:	movw	r1, #0
   16e2c:	cmp	r1, r0
   16e30:	beq	16e50 <flatcc_builder_create_cached_vtable@@Base+0xe4>
   16e34:	ldr	r0, [sp, #24]
   16e38:	add	r0, r0, #12
   16e3c:	str	r0, [sp, #16]
   16e40:	ldr	r0, [sp, #24]
   16e44:	ldr	r0, [r0, #12]
   16e48:	str	r0, [sp, #8]
   16e4c:	b	16dcc <flatcc_builder_create_cached_vtable@@Base+0x60>
   16e50:	ldr	r0, [sp, #24]
   16e54:	ldr	r0, [r0, #4]
   16e58:	ldr	r1, [fp, #-8]
   16e5c:	ldr	r1, [r1, #152]	; 0x98
   16e60:	cmp	r0, r1
   16e64:	beq	16e8c <flatcc_builder_create_cached_vtable@@Base+0x120>
   16e68:	ldr	r0, [sp, #24]
   16e6c:	str	r0, [sp, #20]
   16e70:	ldr	r0, [sp, #24]
   16e74:	add	r0, r0, #12
   16e78:	str	r0, [sp, #16]
   16e7c:	ldr	r0, [sp, #24]
   16e80:	ldr	r0, [r0, #12]
   16e84:	str	r0, [sp, #8]
   16e88:	b	16dcc <flatcc_builder_create_cached_vtable@@Base+0x60>
   16e8c:	ldr	r0, [sp, #16]
   16e90:	ldr	r1, [sp, #12]
   16e94:	cmp	r0, r1
   16e98:	beq	16ec8 <flatcc_builder_create_cached_vtable@@Base+0x15c>
   16e9c:	ldr	r0, [sp, #24]
   16ea0:	ldr	r0, [r0, #12]
   16ea4:	ldr	r1, [sp, #16]
   16ea8:	str	r0, [r1]
   16eac:	ldr	r0, [sp, #12]
   16eb0:	ldr	r0, [r0]
   16eb4:	ldr	r1, [sp, #24]
   16eb8:	str	r0, [r1, #12]
   16ebc:	ldr	r0, [sp, #8]
   16ec0:	ldr	r1, [sp, #12]
   16ec4:	str	r0, [r1]
   16ec8:	ldr	r0, [sp, #24]
   16ecc:	ldr	r0, [r0]
   16ed0:	str	r0, [fp, #-4]
   16ed4:	b	1706c <flatcc_builder_create_cached_vtable@@Base+0x300>
   16ed8:	ldr	r0, [fp, #-8]
   16edc:	ldr	r1, [fp, #-8]
   16ee0:	ldr	r2, [r1, #124]	; 0x7c
   16ee4:	movw	r1, #6
   16ee8:	movw	r3, #16
   16eec:	movw	ip, #0
   16ef0:	str	ip, [sp]
   16ef4:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   16ef8:	str	r0, [sp, #24]
   16efc:	movw	r1, #0
   16f00:	cmp	r0, r1
   16f04:	bne	16f14 <flatcc_builder_create_cached_vtable@@Base+0x1a8>
   16f08:	movw	r0, #0
   16f0c:	str	r0, [fp, #-4]
   16f10:	b	1706c <flatcc_builder_create_cached_vtable@@Base+0x300>
   16f14:	ldr	r0, [fp, #-8]
   16f18:	ldr	r0, [r0, #124]	; 0x7c
   16f1c:	str	r0, [sp, #8]
   16f20:	ldr	r0, [fp, #-8]
   16f24:	ldr	r1, [r0, #124]	; 0x7c
   16f28:	add	r1, r1, #16
   16f2c:	str	r1, [r0, #124]	; 0x7c
   16f30:	ldr	r0, [fp, #-8]
   16f34:	ldr	r0, [r0, #152]	; 0x98
   16f38:	ldr	r1, [sp, #24]
   16f3c:	str	r0, [r1, #4]
   16f40:	ldr	r0, [sp, #12]
   16f44:	ldr	r0, [r0]
   16f48:	ldr	r1, [sp, #24]
   16f4c:	str	r0, [r1, #12]
   16f50:	ldr	r0, [sp, #8]
   16f54:	ldr	r1, [sp, #12]
   16f58:	str	r0, [r1]
   16f5c:	ldr	r0, [fp, #-8]
   16f60:	ldr	r1, [fp, #-12]
   16f64:	ldrh	r2, [fp, #-14]
   16f68:	bl	16b60 <flatcc_builder_create_vtable@@Base>
   16f6c:	ldr	r1, [sp, #24]
   16f70:	str	r0, [r1]
   16f74:	movw	r1, #0
   16f78:	cmp	r1, r0
   16f7c:	bne	16f8c <flatcc_builder_create_cached_vtable@@Base+0x220>
   16f80:	movw	r0, #0
   16f84:	str	r0, [fp, #-4]
   16f88:	b	1706c <flatcc_builder_create_cached_vtable@@Base+0x300>
   16f8c:	ldr	r0, [sp, #20]
   16f90:	movw	r1, #0
   16f94:	cmp	r0, r1
   16f98:	beq	16fb0 <flatcc_builder_create_cached_vtable@@Base+0x244>
   16f9c:	ldr	r0, [sp, #20]
   16fa0:	ldr	r0, [r0, #8]
   16fa4:	ldr	r1, [sp, #24]
   16fa8:	str	r0, [r1, #8]
   16fac:	b	17060 <flatcc_builder_create_cached_vtable@@Base+0x2f4>
   16fb0:	ldr	r0, [fp, #-8]
   16fb4:	ldr	r0, [r0, #172]	; 0xac
   16fb8:	cmp	r0, #0
   16fbc:	beq	16fec <flatcc_builder_create_cached_vtable@@Base+0x280>
   16fc0:	ldr	r0, [fp, #-8]
   16fc4:	ldr	r0, [r0, #172]	; 0xac
   16fc8:	ldr	r1, [fp, #-8]
   16fcc:	ldr	r1, [r1, #120]	; 0x78
   16fd0:	ldrh	r2, [fp, #-14]
   16fd4:	add	r1, r1, r2
   16fd8:	cmp	r0, r1
   16fdc:	bcs	16fec <flatcc_builder_create_cached_vtable@@Base+0x280>
   16fe0:	ldr	r0, [fp, #-8]
   16fe4:	bl	140a8 <flatcc_builder_flush_vtable_cache@@Base>
   16fe8:	b	1705c <flatcc_builder_create_cached_vtable@@Base+0x2f0>
   16fec:	ldr	r0, [fp, #-8]
   16ff0:	ldr	r1, [fp, #-8]
   16ff4:	ldr	r2, [r1, #120]	; 0x78
   16ff8:	ldrh	r3, [fp, #-14]
   16ffc:	movw	r1, #2
   17000:	movw	ip, #0
   17004:	str	ip, [sp]
   17008:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   1700c:	str	r0, [sp, #4]
   17010:	movw	r1, #0
   17014:	cmp	r0, r1
   17018:	bne	17028 <flatcc_builder_create_cached_vtable@@Base+0x2bc>
   1701c:	mvn	r0, #0
   17020:	str	r0, [fp, #-4]
   17024:	b	1706c <flatcc_builder_create_cached_vtable@@Base+0x300>
   17028:	ldr	r0, [fp, #-8]
   1702c:	ldr	r0, [r0, #120]	; 0x78
   17030:	ldr	r1, [sp, #24]
   17034:	str	r0, [r1, #8]
   17038:	ldrh	r0, [fp, #-14]
   1703c:	ldr	r1, [fp, #-8]
   17040:	ldr	r2, [r1, #120]	; 0x78
   17044:	add	r0, r2, r0
   17048:	str	r0, [r1, #120]	; 0x78
   1704c:	ldr	r0, [sp, #4]
   17050:	ldr	r1, [fp, #-12]
   17054:	ldrh	r2, [fp, #-14]
   17058:	bl	12718 <memcpy@plt>
   1705c:	b	17060 <flatcc_builder_create_cached_vtable@@Base+0x2f4>
   17060:	ldr	r0, [sp, #24]
   17064:	ldr	r0, [r0]
   17068:	str	r0, [fp, #-4]
   1706c:	ldr	r0, [fp, #-4]
   17070:	mov	sp, fp
   17074:	pop	{fp, pc}
   17078:	push	{fp, lr}
   1707c:	mov	fp, sp
   17080:	sub	sp, sp, #16
   17084:	str	r0, [sp, #8]
   17088:	str	r1, [sp, #4]
   1708c:	ldr	r0, [sp, #8]
   17090:	ldr	r0, [r0, #116]	; 0x74
   17094:	cmp	r0, #0
   17098:	bne	170bc <flatcc_builder_create_cached_vtable@@Base+0x350>
   1709c:	ldr	r0, [sp, #8]
   170a0:	bl	19b84 <flatcc_builder_get_emit_context@@Base+0xe8>
   170a4:	cmp	r0, #0
   170a8:	beq	170b8 <flatcc_builder_create_cached_vtable@@Base+0x34c>
   170ac:	movw	r0, #0
   170b0:	str	r0, [fp, #-4]
   170b4:	b	170ec <flatcc_builder_create_cached_vtable@@Base+0x380>
   170b8:	b	170bc <flatcc_builder_create_cached_vtable@@Base+0x350>
   170bc:	ldr	r0, [sp, #8]
   170c0:	ldr	r0, [r0, #92]	; 0x5c
   170c4:	str	r0, [sp]
   170c8:	ldr	r0, [sp]
   170cc:	ldr	r1, [sp, #4]
   170d0:	ldr	r2, [sp, #8]
   170d4:	ldr	r2, [r2, #116]	; 0x74
   170d8:	rsb	r2, r2, #32
   170dc:	lsr	r1, r1, r2
   170e0:	mov	r2, r1
   170e4:	add	r0, r0, r1, lsl #2
   170e8:	str	r0, [fp, #-4]
   170ec:	ldr	r0, [fp, #-4]
   170f0:	mov	sp, fp
   170f4:	pop	{fp, pc}

000170f8 <flatcc_builder_create_table@@Base>:
   170f8:	push	{r4, sl, fp, lr}
   170fc:	add	fp, sp, #8
   17100:	sub	sp, sp, #128	; 0x80
   17104:	ldr	ip, [fp, #16]
   17108:	ldr	lr, [fp, #12]
   1710c:	ldr	r4, [fp, #8]
   17110:	str	r0, [fp, #-16]
   17114:	str	r1, [fp, #-20]	; 0xffffffec
   17118:	str	r2, [fp, #-24]	; 0xffffffe8
   1711c:	strh	r3, [fp, #-26]	; 0xffffffe6
   17120:	ldr	r0, [fp, #12]
   17124:	cmp	r0, #0
   17128:	blt	17130 <flatcc_builder_create_table@@Base+0x38>
   1712c:	b	17150 <flatcc_builder_create_table@@Base+0x58>
   17130:	ldr	r0, [pc, #616]	; 173a0 <flatcc_builder_create_table@@Base+0x2a8>
   17134:	add	r0, pc, r0
   17138:	ldr	r1, [pc, #612]	; 173a4 <flatcc_builder_create_table@@Base+0x2ac>
   1713c:	add	r1, pc, r1
   17140:	ldr	r2, [pc, #608]	; 173a8 <flatcc_builder_create_table@@Base+0x2b0>
   17144:	add	r3, pc, r2
   17148:	movw	r2, #1237	; 0x4d5
   1714c:	bl	127a8 <__assert_fail@plt>
   17150:	ldr	r0, [fp, #16]
   17154:	and	r0, r0, #1
   17158:	cmp	r0, #0
   1715c:	beq	17164 <flatcc_builder_create_table@@Base+0x6c>
   17160:	b	17184 <flatcc_builder_create_table@@Base+0x8c>
   17164:	ldr	r0, [pc, #576]	; 173ac <flatcc_builder_create_table@@Base+0x2b4>
   17168:	add	r0, pc, r0
   1716c:	ldr	r1, [pc, #572]	; 173b0 <flatcc_builder_create_table@@Base+0x2b8>
   17170:	add	r1, pc, r1
   17174:	ldr	r2, [pc, #568]	; 173b4 <flatcc_builder_create_table@@Base+0x2bc>
   17178:	add	r3, pc, r2
   1717c:	movw	r2, #1243	; 0x4db
   17180:	bl	127a8 <__assert_fail@plt>
   17184:	sub	r0, fp, #26
   17188:	movw	r1, #4
   1718c:	uxth	r1, r1
   17190:	bl	16680 <flatcc_builder_start_vector@@Base+0xac>
   17194:	ldr	r0, [fp, #-16]
   17198:	ldrh	r1, [fp, #-26]	; 0xffffffe6
   1719c:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   171a0:	ldr	r0, [fp, #-16]
   171a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   171a8:	ldrh	r2, [fp, #-26]	; 0xffffffe6
   171ac:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   171b0:	str	r0, [fp, #-36]	; 0xffffffdc
   171b4:	ldr	r0, [fp, #-16]
   171b8:	ldr	r0, [r0, #136]	; 0x88
   171bc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   171c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   171c4:	add	r1, r1, r2
   171c8:	add	r1, r1, #4
   171cc:	sub	r0, r0, r1
   171d0:	str	r0, [fp, #-52]	; 0xffffffcc
   171d4:	ldr	r0, [fp, #16]
   171d8:	sub	r0, r0, #1
   171dc:	str	r0, [fp, #-48]	; 0xffffffd0
   171e0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   171e4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   171e8:	sub	r0, r0, r1
   171ec:	str	r0, [fp, #-40]	; 0xffffffd8
   171f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   171f4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   171f8:	sub	r0, r0, r1
   171fc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   17200:	cmp	r0, r1
   17204:	beq	17214 <flatcc_builder_create_table@@Base+0x11c>
   17208:	mvn	r0, #0
   1720c:	str	r0, [fp, #-12]
   17210:	b	17394 <flatcc_builder_create_table@@Base+0x29c>
   17214:	ldr	r0, [fp, #-40]	; 0xffffffd8
   17218:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   1721c:	str	r0, [fp, #-44]	; 0xffffffd4
   17220:	movw	r0, #0
   17224:	str	r0, [fp, #-32]	; 0xffffffe0
   17228:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1722c:	ldr	r1, [fp, #12]
   17230:	cmp	r0, r1
   17234:	bge	172a0 <flatcc_builder_create_table@@Base+0x1a8>
   17238:	ldr	r0, [fp, #-20]	; 0xffffffec
   1723c:	ldr	r1, [fp, #8]
   17240:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17244:	add	r1, r1, r2, lsl #1
   17248:	ldrh	r1, [r1]
   1724c:	add	r0, r0, r1
   17250:	str	r0, [fp, #-60]	; 0xffffffc4
   17254:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17258:	ldr	r0, [r0]
   1725c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   17260:	sub	r0, r0, r1
   17264:	ldr	r1, [fp, #8]
   17268:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1726c:	add	r1, r1, r2, lsl #1
   17270:	ldrh	r1, [r1]
   17274:	sub	r0, r0, r1
   17278:	sub	r0, r0, #4
   1727c:	str	r0, [fp, #-56]	; 0xffffffc8
   17280:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17284:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   17288:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1728c:	str	r0, [r1]
   17290:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17294:	add	r0, r0, #1
   17298:	str	r0, [fp, #-32]	; 0xffffffe0
   1729c:	b	17228 <flatcc_builder_create_table@@Base+0x130>
   172a0:	mov	r0, #0
   172a4:	str	r0, [sp, #4]
   172a8:	str	r0, [sp, #8]
   172ac:	ldr	r0, [sp, #4]
   172b0:	add	r0, r0, #4
   172b4:	str	r0, [sp, #4]
   172b8:	add	r0, sp, #4
   172bc:	add	r0, r0, #8
   172c0:	ldr	r1, [sp, #8]
   172c4:	sub	r2, fp, #44	; 0x2c
   172c8:	str	r2, [r0, r1, lsl #3]
   172cc:	ldr	r1, [sp, #8]
   172d0:	add	r0, r0, r1, lsl #3
   172d4:	movw	r1, #4
   172d8:	str	r1, [r0, #4]
   172dc:	ldr	r0, [sp, #8]
   172e0:	add	r0, r0, #1
   172e4:	str	r0, [sp, #8]
   172e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172ec:	cmp	r0, #0
   172f0:	bls	17334 <flatcc_builder_create_table@@Base+0x23c>
   172f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172f8:	ldr	r1, [sp, #4]
   172fc:	add	r0, r1, r0
   17300:	str	r0, [sp, #4]
   17304:	ldr	r0, [fp, #-20]	; 0xffffffec
   17308:	add	r1, sp, #4
   1730c:	add	r1, r1, #8
   17310:	ldr	r2, [sp, #8]
   17314:	str	r0, [r1, r2, lsl #3]
   17318:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1731c:	ldr	r2, [sp, #8]
   17320:	add	r1, r1, r2, lsl #3
   17324:	str	r0, [r1, #4]
   17328:	ldr	r0, [sp, #8]
   1732c:	add	r0, r0, #1
   17330:	str	r0, [sp, #8]
   17334:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17338:	cmp	r0, #0
   1733c:	bls	17384 <flatcc_builder_create_table@@Base+0x28c>
   17340:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17344:	ldr	r1, [sp, #4]
   17348:	add	r0, r1, r0
   1734c:	str	r0, [sp, #4]
   17350:	add	r0, sp, #4
   17354:	add	r0, r0, #8
   17358:	ldr	r1, [sp, #8]
   1735c:	ldr	r2, [pc, #84]	; 173b8 <flatcc_builder_create_table@@Base+0x2c0>
   17360:	ldr	r2, [pc, r2]
   17364:	str	r2, [r0, r1, lsl #3]
   17368:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1736c:	ldr	r2, [sp, #8]
   17370:	add	r0, r0, r2, lsl #3
   17374:	str	r1, [r0, #4]
   17378:	ldr	r0, [sp, #8]
   1737c:	add	r0, r0, #1
   17380:	str	r0, [sp, #8]
   17384:	ldr	r0, [fp, #-16]
   17388:	add	r1, sp, #4
   1738c:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   17390:	str	r0, [fp, #-12]
   17394:	ldr	r0, [fp, #-12]
   17398:	sub	sp, fp, #8
   1739c:	pop	{r4, sl, fp, pc}
   173a0:	andeq	r6, r0, r7, lsr lr
   173a4:			; <UNDEFINED> instruction: 0x000066bc
   173a8:	andeq	r6, r0, r9, lsr lr
   173ac:			; <UNDEFINED> instruction: 0x00006eb1
   173b0:	andeq	r6, r0, r8, lsl #13
   173b4:	andeq	r6, r0, r5, lsl #28
   173b8:	ldrdeq	r7, [r1], -ip

000173bc <flatcc_builder_check_required_field@@Base>:
   173bc:	push	{fp, lr}
   173c0:	mov	fp, sp
   173c4:	sub	sp, sp, #16
   173c8:	str	r0, [fp, #-4]
   173cc:	strh	r1, [fp, #-6]
   173d0:	ldr	r0, [fp, #-4]
   173d4:	ldr	r0, [r0, #32]
   173d8:	ldrh	r0, [r0, #14]
   173dc:	cmp	r0, #3
   173e0:	bne	173e8 <flatcc_builder_check_required_field@@Base+0x2c>
   173e4:	b	17408 <flatcc_builder_check_required_field@@Base+0x4c>
   173e8:	ldr	r0, [pc, #104]	; 17458 <flatcc_builder_check_required_field@@Base+0x9c>
   173ec:	add	r0, pc, r0
   173f0:	ldr	r1, [pc, #100]	; 1745c <flatcc_builder_check_required_field@@Base+0xa0>
   173f4:	add	r1, pc, r1
   173f8:	ldr	r2, [pc, #96]	; 17460 <flatcc_builder_check_required_field@@Base+0xa4>
   173fc:	add	r3, pc, r2
   17400:	movw	r2, #1272	; 0x4f8
   17404:	bl	127a8 <__assert_fail@plt>
   17408:	ldrh	r0, [fp, #-6]
   1740c:	ldr	r1, [fp, #-4]
   17410:	ldrh	r1, [r1, #8]
   17414:	cmp	r0, r1
   17418:	movw	r0, #0
   1741c:	str	r0, [sp, #4]
   17420:	bge	17448 <flatcc_builder_check_required_field@@Base+0x8c>
   17424:	ldr	r0, [fp, #-4]
   17428:	ldr	r0, [r0, #4]
   1742c:	ldrh	r1, [fp, #-6]
   17430:	add	r0, r0, r1, lsl #1
   17434:	ldrh	r0, [r0]
   17438:	cmp	r0, #0
   1743c:	movw	r0, #0
   17440:	movne	r0, #1
   17444:	str	r0, [sp, #4]
   17448:	ldr	r0, [sp, #4]
   1744c:	and	r0, r0, #1
   17450:	mov	sp, fp
   17454:	pop	{fp, pc}
   17458:	andeq	r6, r0, r8, lsr ip
   1745c:	andeq	r6, r0, r4, lsl #8
   17460:	andeq	r6, r0, r3, asr ip

00017464 <flatcc_builder_check_union_field@@Base>:
   17464:	push	{fp, lr}
   17468:	mov	fp, sp
   1746c:	sub	sp, sp, #16
   17470:	str	r0, [sp, #8]
   17474:	strh	r1, [sp, #6]
   17478:	ldr	r0, [sp, #8]
   1747c:	ldr	r0, [r0, #32]
   17480:	ldrh	r0, [r0, #14]
   17484:	cmp	r0, #3
   17488:	bne	17490 <flatcc_builder_check_union_field@@Base+0x2c>
   1748c:	b	174b0 <flatcc_builder_check_union_field@@Base+0x4c>
   17490:	ldr	r0, [pc, #284]	; 175b4 <flatcc_builder_check_union_field@@Base+0x150>
   17494:	add	r0, pc, r0
   17498:	ldr	r1, [pc, #280]	; 175b8 <flatcc_builder_check_union_field@@Base+0x154>
   1749c:	add	r1, pc, r1
   174a0:	ldr	r2, [pc, #276]	; 175bc <flatcc_builder_check_union_field@@Base+0x158>
   174a4:	add	r3, pc, r2
   174a8:	movw	r2, #1279	; 0x4ff
   174ac:	bl	127a8 <__assert_fail@plt>
   174b0:	ldrh	r0, [sp, #6]
   174b4:	cmp	r0, #0
   174b8:	beq	174d0 <flatcc_builder_check_union_field@@Base+0x6c>
   174bc:	ldrh	r0, [sp, #6]
   174c0:	ldr	r1, [sp, #8]
   174c4:	ldrh	r1, [r1, #8]
   174c8:	cmp	r0, r1
   174cc:	blt	174dc <flatcc_builder_check_union_field@@Base+0x78>
   174d0:	movw	r0, #0
   174d4:	str	r0, [fp, #-4]
   174d8:	b	175a8 <flatcc_builder_check_union_field@@Base+0x144>
   174dc:	ldr	r0, [sp, #8]
   174e0:	ldr	r0, [r0, #4]
   174e4:	ldrh	r1, [sp, #6]
   174e8:	sub	r1, r1, #1
   174ec:	add	r0, r0, r1, lsl #1
   174f0:	ldrh	r0, [r0]
   174f4:	cmp	r0, #0
   174f8:	bne	17528 <flatcc_builder_check_union_field@@Base+0xc4>
   174fc:	ldr	r0, [sp, #8]
   17500:	ldr	r0, [r0, #4]
   17504:	ldrh	r1, [sp, #6]
   17508:	add	r0, r0, r1, lsl #1
   1750c:	ldrh	r0, [r0]
   17510:	cmp	r0, #0
   17514:	movw	r0, #0
   17518:	moveq	r0, #1
   1751c:	and	r0, r0, #1
   17520:	str	r0, [fp, #-4]
   17524:	b	175a8 <flatcc_builder_check_union_field@@Base+0x144>
   17528:	ldr	r0, [sp, #8]
   1752c:	ldr	r1, [r0, #4]
   17530:	ldr	r0, [r0, #16]
   17534:	ldrh	r2, [sp, #6]
   17538:	sub	r2, r2, #1
   1753c:	add	r1, r1, r2, lsl #1
   17540:	ldrh	r1, [r1]
   17544:	add	r0, r0, r1
   17548:	ldrsb	r0, [r0]
   1754c:	cmp	r0, #0
   17550:	beq	17580 <flatcc_builder_check_union_field@@Base+0x11c>
   17554:	ldr	r0, [sp, #8]
   17558:	ldr	r0, [r0, #4]
   1755c:	ldrh	r1, [sp, #6]
   17560:	add	r0, r0, r1, lsl #1
   17564:	ldrh	r0, [r0]
   17568:	cmp	r0, #0
   1756c:	movw	r0, #0
   17570:	movne	r0, #1
   17574:	and	r0, r0, #1
   17578:	str	r0, [fp, #-4]
   1757c:	b	175a8 <flatcc_builder_check_union_field@@Base+0x144>
   17580:	ldr	r0, [sp, #8]
   17584:	ldr	r0, [r0, #4]
   17588:	ldrh	r1, [sp, #6]
   1758c:	add	r0, r0, r1, lsl #1
   17590:	ldrh	r0, [r0]
   17594:	cmp	r0, #0
   17598:	movw	r0, #0
   1759c:	moveq	r0, #1
   175a0:	and	r0, r0, #1
   175a4:	str	r0, [fp, #-4]
   175a8:	ldr	r0, [fp, #-4]
   175ac:	mov	sp, fp
   175b0:	pop	{fp, pc}
   175b4:	muleq	r0, r0, fp
   175b8:	andeq	r6, r0, ip, asr r3
   175bc:	strdeq	r6, [r0], -lr

000175c0 <flatcc_builder_check_required@@Base>:
   175c0:	push	{fp, lr}
   175c4:	mov	fp, sp
   175c8:	sub	sp, sp, #24
   175cc:	str	r0, [fp, #-8]
   175d0:	str	r1, [sp, #12]
   175d4:	str	r2, [sp, #8]
   175d8:	ldr	r0, [fp, #-8]
   175dc:	ldr	r0, [r0, #32]
   175e0:	ldrh	r0, [r0, #14]
   175e4:	cmp	r0, #3
   175e8:	bne	175f0 <flatcc_builder_check_required@@Base+0x30>
   175ec:	b	17610 <flatcc_builder_check_required@@Base+0x50>
   175f0:	ldr	r0, [pc, #172]	; 176a4 <flatcc_builder_check_required@@Base+0xe4>
   175f4:	add	r0, pc, r0
   175f8:	ldr	r1, [pc, #168]	; 176a8 <flatcc_builder_check_required@@Base+0xe8>
   175fc:	add	r1, pc, r1
   17600:	ldr	r2, [pc, #164]	; 176ac <flatcc_builder_check_required@@Base+0xec>
   17604:	add	r3, pc, r2
   17608:	movw	r2, #1297	; 0x511
   1760c:	bl	127a8 <__assert_fail@plt>
   17610:	ldr	r0, [fp, #-8]
   17614:	ldrh	r0, [r0, #8]
   17618:	ldr	r1, [sp, #8]
   1761c:	cmp	r0, r1
   17620:	bge	17630 <flatcc_builder_check_required@@Base+0x70>
   17624:	movw	r0, #0
   17628:	str	r0, [fp, #-4]
   1762c:	b	17698 <flatcc_builder_check_required@@Base+0xd8>
   17630:	movw	r0, #0
   17634:	str	r0, [sp, #4]
   17638:	ldr	r0, [sp, #4]
   1763c:	ldr	r1, [sp, #8]
   17640:	cmp	r0, r1
   17644:	bge	17690 <flatcc_builder_check_required@@Base+0xd0>
   17648:	ldr	r0, [fp, #-8]
   1764c:	ldr	r0, [r0, #4]
   17650:	ldr	r1, [sp, #12]
   17654:	ldr	r2, [sp, #4]
   17658:	add	r1, r1, r2, lsl #1
   1765c:	ldrh	r1, [r1]
   17660:	add	r0, r0, r1, lsl #1
   17664:	ldrh	r0, [r0]
   17668:	cmp	r0, #0
   1766c:	bne	1767c <flatcc_builder_check_required@@Base+0xbc>
   17670:	movw	r0, #0
   17674:	str	r0, [fp, #-4]
   17678:	b	17698 <flatcc_builder_check_required@@Base+0xd8>
   1767c:	b	17680 <flatcc_builder_check_required@@Base+0xc0>
   17680:	ldr	r0, [sp, #4]
   17684:	add	r0, r0, #1
   17688:	str	r0, [sp, #4]
   1768c:	b	17638 <flatcc_builder_check_required@@Base+0x78>
   17690:	movw	r0, #1
   17694:	str	r0, [fp, #-4]
   17698:	ldr	r0, [fp, #-4]
   1769c:	mov	sp, fp
   176a0:	pop	{fp, pc}
   176a4:	andeq	r6, r0, r0, lsr sl
   176a8:	strdeq	r6, [r0], -ip
   176ac:	andeq	r6, r0, lr, ror #21

000176b0 <flatcc_builder_end_table@@Base>:
   176b0:	push	{r4, r5, fp, lr}
   176b4:	add	fp, sp, #8
   176b8:	sub	sp, sp, #48	; 0x30
   176bc:	str	r0, [fp, #-16]
   176c0:	ldr	r0, [fp, #-16]
   176c4:	ldr	r0, [r0, #32]
   176c8:	ldrh	r0, [r0, #14]
   176cc:	cmp	r0, #3
   176d0:	bne	176d8 <flatcc_builder_end_table@@Base+0x28>
   176d4:	b	176f8 <flatcc_builder_end_table@@Base+0x48>
   176d8:	ldr	r0, [pc, #500]	; 178d4 <flatcc_builder_end_table@@Base+0x224>
   176dc:	add	r0, pc, r0
   176e0:	ldr	r1, [pc, #496]	; 178d8 <flatcc_builder_end_table@@Base+0x228>
   176e4:	add	r1, pc, r1
   176e8:	ldr	r2, [pc, #492]	; 178dc <flatcc_builder_end_table@@Base+0x22c>
   176ec:	add	r3, pc, r2
   176f0:	movw	r2, #1317	; 0x525
   176f4:	bl	127a8 <__assert_fail@plt>
   176f8:	ldr	r0, [pc, #480]	; 178e0 <flatcc_builder_end_table@@Base+0x230>
   176fc:	ldr	r1, [fp, #-16]
   17700:	ldr	r1, [r1, #4]
   17704:	sub	r1, r1, #4
   17708:	str	r1, [fp, #-20]	; 0xffffffec
   1770c:	ldr	r1, [fp, #-16]
   17710:	ldrh	r1, [r1, #8]
   17714:	add	r1, r1, #2
   17718:	lsl	r1, r1, #1
   1771c:	strh	r1, [fp, #-22]	; 0xffffffea
   17720:	ldrh	r1, [fp, #-22]	; 0xffffffea
   17724:	ldr	r2, [fp, #-20]	; 0xffffffec
   17728:	strh	r1, [r2]
   1772c:	ldr	r1, [fp, #-16]
   17730:	ldr	r1, [r1, #20]
   17734:	uxth	r1, r1
   17738:	add	r1, r1, #4
   1773c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17740:	strh	r1, [r2, #2]
   17744:	ldr	r1, [fp, #-20]	; 0xffffffec
   17748:	ldrh	r1, [r1]
   1774c:	ldr	r2, [fp, #-16]
   17750:	ldr	r2, [r2, #12]
   17754:	eor	r1, r1, r2
   17758:	mul	r1, r1, r0
   1775c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17760:	ldrh	r2, [r2, #2]
   17764:	eor	r1, r1, r2
   17768:	mul	r0, r1, r0
   1776c:	ldr	r1, [fp, #-16]
   17770:	str	r0, [r1, #12]
   17774:	ldr	r0, [fp, #-16]
   17778:	ldr	r1, [fp, #-20]	; 0xffffffec
   1777c:	ldrh	r2, [fp, #-22]	; 0xffffffea
   17780:	ldr	r3, [fp, #-16]
   17784:	ldr	r3, [r3, #12]
   17788:	uxth	r2, r2
   1778c:	bl	16d6c <flatcc_builder_create_cached_vtable@@Base>
   17790:	str	r0, [sp, #24]
   17794:	cmp	r0, #0
   17798:	bne	177a8 <flatcc_builder_end_table@@Base+0xf8>
   1779c:	movw	r0, #0
   177a0:	str	r0, [fp, #-12]
   177a4:	b	178c8 <flatcc_builder_end_table@@Base+0x218>
   177a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   177ac:	ldrh	r2, [fp, #-22]	; 0xffffffea
   177b0:	mov	r1, #0
   177b4:	bl	12778 <memset@plt>
   177b8:	ldr	r1, [fp, #-16]
   177bc:	ldr	r2, [r1, #32]
   177c0:	ldr	r1, [r1, #76]	; 0x4c
   177c4:	ldr	r2, [r2, #20]
   177c8:	add	r1, r1, r2
   177cc:	str	r1, [sp, #16]
   177d0:	ldr	r1, [fp, #-16]
   177d4:	ldr	r1, [r1]
   177d8:	ldr	r2, [sp, #16]
   177dc:	sub	r1, r1, r2
   177e0:	asr	r1, r1, #1
   177e4:	str	r1, [sp, #20]
   177e8:	ldr	r1, [fp, #-16]
   177ec:	ldr	r2, [fp, #-16]
   177f0:	ldr	r2, [r2, #16]
   177f4:	ldr	r3, [fp, #-16]
   177f8:	ldr	r3, [r3, #20]
   177fc:	ldr	ip, [fp, #-16]
   17800:	ldrh	ip, [ip, #130]	; 0x82
   17804:	ldr	lr, [sp, #16]
   17808:	ldr	r4, [sp, #20]
   1780c:	ldr	r5, [sp, #24]
   17810:	str	r0, [sp, #12]
   17814:	mov	r0, r1
   17818:	mov	r1, r2
   1781c:	mov	r2, r3
   17820:	uxth	r3, ip
   17824:	str	lr, [sp]
   17828:	str	r4, [sp, #4]
   1782c:	str	r5, [sp, #8]
   17830:	bl	170f8 <flatcc_builder_create_table@@Base>
   17834:	str	r0, [sp, #28]
   17838:	movw	r1, #0
   1783c:	cmp	r1, r0
   17840:	bne	17850 <flatcc_builder_end_table@@Base+0x1a0>
   17844:	movw	r0, #0
   17848:	str	r0, [fp, #-12]
   1784c:	b	178c8 <flatcc_builder_end_table@@Base+0x218>
   17850:	ldr	r0, [fp, #-16]
   17854:	ldr	r0, [r0, #32]
   17858:	ldr	r0, [r0, #24]
   1785c:	ldr	r1, [fp, #-16]
   17860:	str	r0, [r1, #12]
   17864:	ldr	r0, [fp, #-16]
   17868:	ldr	r0, [r0, #32]
   1786c:	ldrh	r0, [r0, #28]
   17870:	ldr	r1, [fp, #-16]
   17874:	strh	r0, [r1, #8]
   17878:	ldr	r0, [fp, #-16]
   1787c:	ldr	r0, [r0, #52]	; 0x34
   17880:	ldr	r1, [fp, #-16]
   17884:	ldr	r1, [r1, #32]
   17888:	ldr	r1, [r1, #16]
   1788c:	add	r0, r0, r1
   17890:	ldr	r1, [fp, #-16]
   17894:	str	r0, [r1, #4]
   17898:	ldr	r0, [fp, #-16]
   1789c:	ldr	r0, [r0, #76]	; 0x4c
   178a0:	ldr	r1, [fp, #-16]
   178a4:	ldr	r1, [r1, #32]
   178a8:	ldr	r1, [r1, #20]
   178ac:	add	r0, r0, r1
   178b0:	ldr	r1, [fp, #-16]
   178b4:	str	r0, [r1]
   178b8:	ldr	r0, [fp, #-16]
   178bc:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   178c0:	ldr	r0, [sp, #28]
   178c4:	str	r0, [fp, #-12]
   178c8:	ldr	r0, [fp, #-12]
   178cc:	sub	sp, fp, #8
   178d0:	pop	{r4, r5, fp, pc}
   178d4:	andeq	r6, r0, r8, asr #18
   178d8:	andeq	r6, r0, r4, lsl r1
   178dc:	andeq	r6, r0, r0, ror #20
   178e0:			; <UNDEFINED> instruction: 0x9e3779b1

000178e4 <flatcc_builder_create_vector@@Base>:
   178e4:	push	{fp, lr}
   178e8:	mov	fp, sp
   178ec:	sub	sp, sp, #112	; 0x70
   178f0:	ldr	ip, [fp, #12]
   178f4:	ldr	lr, [fp, #8]
   178f8:	str	r0, [fp, #-8]
   178fc:	str	r1, [fp, #-12]
   17900:	str	r2, [fp, #-16]
   17904:	str	r3, [fp, #-20]	; 0xffffffec
   17908:	strh	lr, [fp, #-22]	; 0xffffffea
   1790c:	ldr	r0, [fp, #-16]
   17910:	ldr	r1, [fp, #12]
   17914:	cmp	r0, r1
   17918:	bls	1795c <flatcc_builder_create_vector@@Base+0x78>
   1791c:	ldr	r0, [fp, #-16]
   17920:	ldr	r1, [fp, #12]
   17924:	cmp	r0, r1
   17928:	bhi	17930 <flatcc_builder_create_vector@@Base+0x4c>
   1792c:	b	17950 <flatcc_builder_create_vector@@Base+0x6c>
   17930:	ldr	r0, [pc, #364]	; 17aa4 <flatcc_builder_create_vector@@Base+0x1c0>
   17934:	add	r0, pc, r0
   17938:	ldr	r1, [pc, #360]	; 17aa8 <flatcc_builder_create_vector@@Base+0x1c4>
   1793c:	add	r1, pc, r1
   17940:	ldr	r2, [pc, #356]	; 17aac <flatcc_builder_create_vector@@Base+0x1c8>
   17944:	add	r3, pc, r2
   17948:	movw	r2, #1365	; 0x555
   1794c:	bl	127a8 <__assert_fail@plt>
   17950:	movw	r0, #0
   17954:	str	r0, [fp, #-4]
   17958:	b	17a98 <flatcc_builder_create_vector@@Base+0x1b4>
   1795c:	sub	r0, fp, #22
   17960:	mov	r1, #4
   17964:	bl	16680 <flatcc_builder_start_vector@@Base+0xac>
   17968:	ldr	r0, [fp, #-8]
   1796c:	ldrh	r1, [fp, #-22]	; 0xffffffea
   17970:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   17974:	ldr	r0, [fp, #-16]
   17978:	ldr	r1, [fp, #-20]	; 0xffffffec
   1797c:	mul	r0, r0, r1
   17980:	str	r0, [fp, #-28]	; 0xffffffe4
   17984:	ldr	r0, [fp, #-16]
   17988:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   1798c:	str	r0, [fp, #-36]	; 0xffffffdc
   17990:	ldr	r0, [fp, #-8]
   17994:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17998:	ldrh	r2, [fp, #-22]	; 0xffffffea
   1799c:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   179a0:	str	r0, [fp, #-32]	; 0xffffffe0
   179a4:	mov	r0, #0
   179a8:	str	r0, [sp, #4]
   179ac:	str	r0, [sp, #8]
   179b0:	ldr	r0, [sp, #4]
   179b4:	add	r0, r0, #4
   179b8:	str	r0, [sp, #4]
   179bc:	add	r0, sp, #4
   179c0:	add	r0, r0, #8
   179c4:	ldr	r1, [sp, #8]
   179c8:	sub	r2, fp, #36	; 0x24
   179cc:	str	r2, [r0, r1, lsl #3]
   179d0:	ldr	r1, [sp, #8]
   179d4:	add	r0, r0, r1, lsl #3
   179d8:	movw	r1, #4
   179dc:	str	r1, [r0, #4]
   179e0:	ldr	r0, [sp, #8]
   179e4:	add	r0, r0, #1
   179e8:	str	r0, [sp, #8]
   179ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179f0:	cmp	r0, #0
   179f4:	bls	17a38 <flatcc_builder_create_vector@@Base+0x154>
   179f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179fc:	ldr	r1, [sp, #4]
   17a00:	add	r0, r1, r0
   17a04:	str	r0, [sp, #4]
   17a08:	ldr	r0, [fp, #-12]
   17a0c:	add	r1, sp, #4
   17a10:	add	r1, r1, #8
   17a14:	ldr	r2, [sp, #8]
   17a18:	str	r0, [r1, r2, lsl #3]
   17a1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17a20:	ldr	r2, [sp, #8]
   17a24:	add	r1, r1, r2, lsl #3
   17a28:	str	r0, [r1, #4]
   17a2c:	ldr	r0, [sp, #8]
   17a30:	add	r0, r0, #1
   17a34:	str	r0, [sp, #8]
   17a38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17a3c:	cmp	r0, #0
   17a40:	bls	17a88 <flatcc_builder_create_vector@@Base+0x1a4>
   17a44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17a48:	ldr	r1, [sp, #4]
   17a4c:	add	r0, r1, r0
   17a50:	str	r0, [sp, #4]
   17a54:	add	r0, sp, #4
   17a58:	add	r0, r0, #8
   17a5c:	ldr	r1, [sp, #8]
   17a60:	ldr	r2, [pc, #72]	; 17ab0 <flatcc_builder_create_vector@@Base+0x1cc>
   17a64:	ldr	r2, [pc, r2]
   17a68:	str	r2, [r0, r1, lsl #3]
   17a6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17a70:	ldr	r2, [sp, #8]
   17a74:	add	r0, r0, r2, lsl #3
   17a78:	str	r1, [r0, #4]
   17a7c:	ldr	r0, [sp, #8]
   17a80:	add	r0, r0, #1
   17a84:	str	r0, [sp, #8]
   17a88:	ldr	r0, [fp, #-8]
   17a8c:	add	r1, sp, #4
   17a90:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   17a94:	str	r0, [fp, #-4]
   17a98:	ldr	r0, [fp, #-4]
   17a9c:	mov	sp, fp
   17aa0:	pop	{fp, pc}
   17aa4:	andeq	r6, r0, sl, asr r8
   17aa8:			; <UNDEFINED> instruction: 0x00005ebc
   17aac:	andeq	r6, r0, sp, asr r8
   17ab0:	ldrdeq	r7, [r1], -r8

00017ab4 <flatcc_builder_end_vector@@Base>:
   17ab4:	push	{fp, lr}
   17ab8:	mov	fp, sp
   17abc:	sub	sp, sp, #24
   17ac0:	str	r0, [fp, #-8]
   17ac4:	ldr	r0, [fp, #-8]
   17ac8:	ldr	r0, [r0, #32]
   17acc:	ldrh	r0, [r0, #14]
   17ad0:	cmp	r0, #4
   17ad4:	bne	17adc <flatcc_builder_end_vector@@Base+0x28>
   17ad8:	b	17afc <flatcc_builder_end_vector@@Base+0x48>
   17adc:	ldr	r0, [pc, #152]	; 17b7c <flatcc_builder_end_vector@@Base+0xc8>
   17ae0:	add	r0, pc, r0
   17ae4:	ldr	r1, [pc, #148]	; 17b80 <flatcc_builder_end_vector@@Base+0xcc>
   17ae8:	add	r1, pc, r1
   17aec:	ldr	r2, [pc, #144]	; 17b84 <flatcc_builder_end_vector@@Base+0xd0>
   17af0:	add	r3, pc, r2
   17af4:	movw	r2, #1400	; 0x578
   17af8:	bl	127a8 <__assert_fail@plt>
   17afc:	ldr	r0, [fp, #-8]
   17b00:	ldr	r1, [fp, #-8]
   17b04:	ldr	r1, [r1, #16]
   17b08:	ldr	r2, [fp, #-8]
   17b0c:	ldr	r2, [r2, #32]
   17b10:	ldr	r2, [r2, #20]
   17b14:	ldr	r3, [fp, #-8]
   17b18:	ldr	r3, [r3, #32]
   17b1c:	ldr	r3, [r3, #16]
   17b20:	ldr	ip, [fp, #-8]
   17b24:	ldrh	ip, [ip, #130]	; 0x82
   17b28:	ldr	lr, [fp, #-8]
   17b2c:	ldr	lr, [lr, #32]
   17b30:	ldr	lr, [lr, #24]
   17b34:	uxth	ip, ip
   17b38:	str	ip, [sp]
   17b3c:	str	lr, [sp, #4]
   17b40:	bl	178e4 <flatcc_builder_create_vector@@Base>
   17b44:	str	r0, [sp, #12]
   17b48:	movw	r1, #0
   17b4c:	cmp	r1, r0
   17b50:	bne	17b60 <flatcc_builder_end_vector@@Base+0xac>
   17b54:	movw	r0, #0
   17b58:	str	r0, [fp, #-4]
   17b5c:	b	17b70 <flatcc_builder_end_vector@@Base+0xbc>
   17b60:	ldr	r0, [fp, #-8]
   17b64:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   17b68:	ldr	r0, [sp, #12]
   17b6c:	str	r0, [fp, #-4]
   17b70:	ldr	r0, [fp, #-4]
   17b74:	mov	sp, fp
   17b78:	pop	{fp, pc}
   17b7c:	andeq	r6, r0, r2, asr r0
   17b80:	andeq	r5, r0, r0, lsl sp
   17b84:	andeq	r6, r0, r7, lsr #14

00017b88 <flatcc_builder_vector_count@@Base>:
   17b88:	sub	sp, sp, #4
   17b8c:	str	r0, [sp]
   17b90:	ldr	r0, [sp]
   17b94:	ldr	r0, [r0, #32]
   17b98:	ldr	r0, [r0, #20]
   17b9c:	add	sp, sp, #4
   17ba0:	bx	lr

00017ba4 <flatcc_builder_vector_edit@@Base>:
   17ba4:	sub	sp, sp, #4
   17ba8:	str	r0, [sp]
   17bac:	ldr	r0, [sp]
   17bb0:	ldr	r0, [r0, #16]
   17bb4:	add	sp, sp, #4
   17bb8:	bx	lr

00017bbc <flatcc_builder_create_offset_vector_direct@@Base>:
   17bbc:	push	{fp, lr}
   17bc0:	mov	fp, sp
   17bc4:	sub	sp, sp, #16
   17bc8:	str	r0, [fp, #-4]
   17bcc:	str	r1, [sp, #8]
   17bd0:	str	r2, [sp, #4]
   17bd4:	ldr	r0, [fp, #-4]
   17bd8:	ldr	r1, [sp, #8]
   17bdc:	ldr	r2, [sp, #4]
   17be0:	movw	r3, #0
   17be4:	bl	17bf0 <flatcc_builder_create_offset_vector_direct@@Base+0x34>
   17be8:	mov	sp, fp
   17bec:	pop	{fp, pc}
   17bf0:	push	{fp, lr}
   17bf4:	mov	fp, sp
   17bf8:	sub	sp, sp, #120	; 0x78
   17bfc:	ldr	ip, [pc, #696]	; 17ebc <flatcc_builder_create_offset_vector_direct@@Base+0x300>
   17c00:	str	r0, [fp, #-8]
   17c04:	str	r1, [fp, #-12]
   17c08:	str	r2, [fp, #-16]
   17c0c:	str	r3, [fp, #-20]	; 0xffffffec
   17c10:	ldr	r0, [fp, #-16]
   17c14:	cmp	r0, ip
   17c18:	bls	17c28 <flatcc_builder_create_offset_vector_direct@@Base+0x6c>
   17c1c:	movw	r0, #0
   17c20:	str	r0, [fp, #-4]
   17c24:	b	17eb0 <flatcc_builder_create_offset_vector_direct@@Base+0x2f4>
   17c28:	ldr	r0, [fp, #-8]
   17c2c:	mov	r1, #4
   17c30:	str	r1, [sp]
   17c34:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   17c38:	ldr	r0, [fp, #-16]
   17c3c:	lsl	r0, r0, #2
   17c40:	str	r0, [fp, #-24]	; 0xffffffe8
   17c44:	ldr	r0, [fp, #-16]
   17c48:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   17c4c:	str	r0, [fp, #-32]	; 0xffffffe0
   17c50:	ldr	r0, [fp, #-8]
   17c54:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c58:	ldr	r2, [sp]
   17c5c:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   17c60:	str	r0, [fp, #-28]	; 0xffffffe4
   17c64:	mov	r0, #0
   17c68:	str	r0, [sp, #4]
   17c6c:	str	r0, [sp, #8]
   17c70:	ldr	r0, [sp, #4]
   17c74:	add	r0, r0, #4
   17c78:	str	r0, [sp, #4]
   17c7c:	add	r0, sp, #4
   17c80:	add	r0, r0, #8
   17c84:	ldr	r1, [sp, #8]
   17c88:	sub	r2, fp, #32
   17c8c:	str	r2, [r0, r1, lsl #3]
   17c90:	ldr	r1, [sp, #8]
   17c94:	add	r0, r0, r1, lsl #3
   17c98:	movw	r1, #4
   17c9c:	str	r1, [r0, #4]
   17ca0:	ldr	r0, [sp, #8]
   17ca4:	add	r0, r0, #1
   17ca8:	str	r0, [sp, #8]
   17cac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cb0:	cmp	r0, #0
   17cb4:	bls	17cf8 <flatcc_builder_create_offset_vector_direct@@Base+0x13c>
   17cb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cbc:	ldr	r1, [sp, #4]
   17cc0:	add	r0, r1, r0
   17cc4:	str	r0, [sp, #4]
   17cc8:	ldr	r0, [fp, #-12]
   17ccc:	add	r1, sp, #4
   17cd0:	add	r1, r1, #8
   17cd4:	ldr	r2, [sp, #8]
   17cd8:	str	r0, [r1, r2, lsl #3]
   17cdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ce0:	ldr	r2, [sp, #8]
   17ce4:	add	r1, r1, r2, lsl #3
   17ce8:	str	r0, [r1, #4]
   17cec:	ldr	r0, [sp, #8]
   17cf0:	add	r0, r0, #1
   17cf4:	str	r0, [sp, #8]
   17cf8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17cfc:	cmp	r0, #0
   17d00:	bls	17d48 <flatcc_builder_create_offset_vector_direct@@Base+0x18c>
   17d04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d08:	ldr	r1, [sp, #4]
   17d0c:	add	r0, r1, r0
   17d10:	str	r0, [sp, #4]
   17d14:	add	r0, sp, #4
   17d18:	add	r0, r0, #8
   17d1c:	ldr	r1, [sp, #8]
   17d20:	ldr	r2, [pc, #444]	; 17ee4 <flatcc_builder_create_offset_vector_direct@@Base+0x328>
   17d24:	ldr	r2, [pc, r2]
   17d28:	str	r2, [r0, r1, lsl #3]
   17d2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17d30:	ldr	r2, [sp, #8]
   17d34:	add	r0, r0, r2, lsl #3
   17d38:	str	r1, [r0, #4]
   17d3c:	ldr	r0, [sp, #8]
   17d40:	add	r0, r0, #1
   17d44:	str	r0, [sp, #8]
   17d48:	ldr	r0, [fp, #-8]
   17d4c:	ldr	r0, [r0, #136]	; 0x88
   17d50:	ldr	r1, [sp, #4]
   17d54:	sub	r0, r0, r1
   17d58:	str	r0, [fp, #-36]	; 0xffffffdc
   17d5c:	movw	r0, #0
   17d60:	str	r0, [fp, #-44]	; 0xffffffd4
   17d64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17d68:	ldr	r1, [fp, #-16]
   17d6c:	cmp	r0, r1
   17d70:	bcs	17ea0 <flatcc_builder_create_offset_vector_direct@@Base+0x2e4>
   17d74:	ldr	r0, [fp, #-12]
   17d78:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17d7c:	add	r0, r0, r1, lsl #2
   17d80:	ldr	r0, [r0]
   17d84:	cmp	r0, #0
   17d88:	beq	17e18 <flatcc_builder_create_offset_vector_direct@@Base+0x25c>
   17d8c:	ldr	r0, [fp, #-12]
   17d90:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17d94:	ldr	r0, [r0, r1, lsl #2]
   17d98:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17d9c:	sub	r0, r0, r2
   17da0:	sub	r0, r0, r1, lsl #2
   17da4:	sub	r0, r0, #4
   17da8:	str	r0, [fp, #-40]	; 0xffffffd8
   17dac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   17db0:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   17db4:	ldr	r1, [fp, #-12]
   17db8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17dbc:	add	r1, r1, r2, lsl #2
   17dc0:	str	r0, [r1]
   17dc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   17dc8:	movw	r1, #0
   17dcc:	cmp	r0, r1
   17dd0:	beq	17e14 <flatcc_builder_create_offset_vector_direct@@Base+0x258>
   17dd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   17dd8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17ddc:	add	r0, r0, r1
   17de0:	ldrb	r0, [r0]
   17de4:	cmp	r0, #0
   17de8:	beq	17df0 <flatcc_builder_create_offset_vector_direct@@Base+0x234>
   17dec:	b	17e10 <flatcc_builder_create_offset_vector_direct@@Base+0x254>
   17df0:	ldr	r0, [pc, #224]	; 17ed8 <flatcc_builder_create_offset_vector_direct@@Base+0x31c>
   17df4:	add	r0, pc, r0
   17df8:	ldr	r1, [pc, #220]	; 17edc <flatcc_builder_create_offset_vector_direct@@Base+0x320>
   17dfc:	add	r1, pc, r1
   17e00:	ldr	r2, [pc, #216]	; 17ee0 <flatcc_builder_create_offset_vector_direct@@Base+0x324>
   17e04:	add	r3, pc, r2
   17e08:	movw	r2, #1457	; 0x5b1
   17e0c:	bl	127a8 <__assert_fail@plt>
   17e10:	b	17e14 <flatcc_builder_create_offset_vector_direct@@Base+0x258>
   17e14:	b	17e8c <flatcc_builder_create_offset_vector_direct@@Base+0x2d0>
   17e18:	ldr	r0, [fp, #-20]	; 0xffffffec
   17e1c:	movw	r1, #0
   17e20:	cmp	r0, r1
   17e24:	beq	17e68 <flatcc_builder_create_offset_vector_direct@@Base+0x2ac>
   17e28:	ldr	r0, [fp, #-20]	; 0xffffffec
   17e2c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17e30:	add	r0, r0, r1
   17e34:	ldrb	r0, [r0]
   17e38:	cmp	r0, #0
   17e3c:	bne	17e44 <flatcc_builder_create_offset_vector_direct@@Base+0x288>
   17e40:	b	17e64 <flatcc_builder_create_offset_vector_direct@@Base+0x2a8>
   17e44:	ldr	r0, [pc, #128]	; 17ecc <flatcc_builder_create_offset_vector_direct@@Base+0x310>
   17e48:	add	r0, pc, r0
   17e4c:	ldr	r1, [pc, #124]	; 17ed0 <flatcc_builder_create_offset_vector_direct@@Base+0x314>
   17e50:	add	r1, pc, r1
   17e54:	ldr	r2, [pc, #120]	; 17ed4 <flatcc_builder_create_offset_vector_direct@@Base+0x318>
   17e58:	add	r3, pc, r2
   17e5c:	movw	r2, #1461	; 0x5b5
   17e60:	bl	127a8 <__assert_fail@plt>
   17e64:	b	17e88 <flatcc_builder_create_offset_vector_direct@@Base+0x2cc>
   17e68:	ldr	r0, [pc, #80]	; 17ec0 <flatcc_builder_create_offset_vector_direct@@Base+0x304>
   17e6c:	add	r0, pc, r0
   17e70:	ldr	r1, [pc, #76]	; 17ec4 <flatcc_builder_create_offset_vector_direct@@Base+0x308>
   17e74:	add	r1, pc, r1
   17e78:	ldr	r2, [pc, #72]	; 17ec8 <flatcc_builder_create_offset_vector_direct@@Base+0x30c>
   17e7c:	add	r3, pc, r2
   17e80:	movw	r2, #1463	; 0x5b7
   17e84:	bl	127a8 <__assert_fail@plt>
   17e88:	b	17e8c <flatcc_builder_create_offset_vector_direct@@Base+0x2d0>
   17e8c:	b	17e90 <flatcc_builder_create_offset_vector_direct@@Base+0x2d4>
   17e90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17e94:	add	r0, r0, #1
   17e98:	str	r0, [fp, #-44]	; 0xffffffd4
   17e9c:	b	17d64 <flatcc_builder_create_offset_vector_direct@@Base+0x1a8>
   17ea0:	ldr	r0, [fp, #-8]
   17ea4:	add	r1, sp, #4
   17ea8:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   17eac:	str	r0, [fp, #-4]
   17eb0:	ldr	r0, [fp, #-4]
   17eb4:	mov	sp, fp
   17eb8:	pop	{fp, pc}
   17ebc:	svccc	0x00ffffff
   17ec0:	andeq	r6, r0, r9, asr #22
   17ec4:	andeq	r5, r0, r4, lsl #19
   17ec8:	andeq	r6, r0, fp, lsr fp
   17ecc:	strdeq	r6, [r0], -r2
   17ed0:	andeq	r5, r0, r8, lsr #19
   17ed4:	andeq	r6, r0, pc, asr fp
   17ed8:			; <UNDEFINED> instruction: 0x00006bb5
   17edc:	strdeq	r5, [r0], -ip
   17ee0:			; <UNDEFINED> instruction: 0x00006bb3
   17ee4:	andeq	r7, r1, r8, lsl r3

00017ee8 <flatcc_builder_end_offset_vector_for_unions@@Base>:
   17ee8:	push	{fp, lr}
   17eec:	mov	fp, sp
   17ef0:	sub	sp, sp, #16
   17ef4:	str	r0, [sp, #8]
   17ef8:	str	r1, [sp, #4]
   17efc:	ldr	r0, [sp, #8]
   17f00:	ldr	r0, [r0, #32]
   17f04:	ldrh	r0, [r0, #14]
   17f08:	cmp	r0, #5
   17f0c:	bne	17f14 <flatcc_builder_end_offset_vector_for_unions@@Base+0x2c>
   17f10:	b	17f34 <flatcc_builder_end_offset_vector_for_unions@@Base+0x4c>
   17f14:	ldr	r0, [pc, #112]	; 17f8c <flatcc_builder_end_offset_vector_for_unions@@Base+0xa4>
   17f18:	add	r0, pc, r0
   17f1c:	ldr	r1, [pc, #108]	; 17f90 <flatcc_builder_end_offset_vector_for_unions@@Base+0xa8>
   17f20:	add	r1, pc, r1
   17f24:	ldr	r2, [pc, #104]	; 17f94 <flatcc_builder_end_offset_vector_for_unions@@Base+0xac>
   17f28:	add	r3, pc, r2
   17f2c:	movw	r2, #1493	; 0x5d5
   17f30:	bl	127a8 <__assert_fail@plt>
   17f34:	ldr	r0, [sp, #8]
   17f38:	ldr	r1, [sp, #8]
   17f3c:	ldr	r1, [r1, #16]
   17f40:	ldr	r2, [sp, #8]
   17f44:	ldr	r2, [r2, #32]
   17f48:	ldr	r2, [r2, #20]
   17f4c:	ldr	r3, [sp, #4]
   17f50:	bl	17bf0 <flatcc_builder_create_offset_vector_direct@@Base+0x34>
   17f54:	str	r0, [sp]
   17f58:	movw	r1, #0
   17f5c:	cmp	r1, r0
   17f60:	bne	17f70 <flatcc_builder_end_offset_vector_for_unions@@Base+0x88>
   17f64:	movw	r0, #0
   17f68:	str	r0, [fp, #-4]
   17f6c:	b	17f80 <flatcc_builder_end_offset_vector_for_unions@@Base+0x98>
   17f70:	ldr	r0, [sp, #8]
   17f74:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   17f78:	ldr	r0, [sp]
   17f7c:	str	r0, [fp, #-4]
   17f80:	ldr	r0, [fp, #-4]
   17f84:	mov	sp, fp
   17f88:	pop	{fp, pc}
   17f8c:	andeq	r5, r0, r3, lsl sp
   17f90:	ldrdeq	r5, [r0], -r8
   17f94:	andeq	r6, r0, ip, ror r3

00017f98 <flatcc_builder_offset_vector_edit@@Base>:
   17f98:	sub	sp, sp, #4
   17f9c:	str	r0, [sp]
   17fa0:	ldr	r0, [sp]
   17fa4:	ldr	r0, [r0, #16]
   17fa8:	add	sp, sp, #4
   17fac:	bx	lr

00017fb0 <flatcc_builder_offset_vector_count@@Base>:
   17fb0:	sub	sp, sp, #4
   17fb4:	str	r0, [sp]
   17fb8:	ldr	r0, [sp]
   17fbc:	ldr	r0, [r0, #32]
   17fc0:	ldr	r0, [r0, #20]
   17fc4:	add	sp, sp, #4
   17fc8:	bx	lr

00017fcc <flatcc_builder_table_add_union@@Base>:
   17fcc:	push	{fp, lr}
   17fd0:	mov	fp, sp
   17fd4:	sub	sp, sp, #32
   17fd8:	str	r2, [fp, #-12]
   17fdc:	str	r3, [fp, #-8]
   17fe0:	str	r0, [sp, #16]
   17fe4:	str	r1, [sp, #12]
   17fe8:	ldr	r0, [sp, #16]
   17fec:	ldr	r0, [r0, #32]
   17ff0:	ldrh	r0, [r0, #14]
   17ff4:	cmp	r0, #3
   17ff8:	bne	18000 <flatcc_builder_table_add_union@@Base+0x34>
   17ffc:	b	18020 <flatcc_builder_table_add_union@@Base+0x54>
   18000:	ldr	r0, [pc, #388]	; 1818c <flatcc_builder_table_add_union@@Base+0x1c0>
   18004:	add	r0, pc, r0
   18008:	ldr	r1, [pc, #384]	; 18190 <flatcc_builder_table_add_union@@Base+0x1c4>
   1800c:	add	r1, pc, r1
   18010:	ldr	r2, [pc, #380]	; 18194 <flatcc_builder_table_add_union@@Base+0x1c8>
   18014:	add	r3, pc, r2
   18018:	movw	r2, #1518	; 0x5ee
   1801c:	bl	127a8 <__assert_fail@plt>
   18020:	ldrb	r0, [fp, #-12]
   18024:	cmp	r0, #0
   18028:	bne	18080 <flatcc_builder_table_add_union@@Base+0xb4>
   1802c:	ldr	r0, [fp, #-8]
   18030:	cmp	r0, #0
   18034:	beq	18080 <flatcc_builder_table_add_union@@Base+0xb4>
   18038:	ldrb	r0, [fp, #-12]
   1803c:	cmp	r0, #0
   18040:	bne	18050 <flatcc_builder_table_add_union@@Base+0x84>
   18044:	ldr	r0, [fp, #-8]
   18048:	cmp	r0, #0
   1804c:	bne	18054 <flatcc_builder_table_add_union@@Base+0x88>
   18050:	b	18074 <flatcc_builder_table_add_union@@Base+0xa8>
   18054:	ldr	r0, [pc, #316]	; 18198 <flatcc_builder_table_add_union@@Base+0x1cc>
   18058:	add	r0, pc, r0
   1805c:	ldr	r1, [pc, #312]	; 1819c <flatcc_builder_table_add_union@@Base+0x1d0>
   18060:	add	r1, pc, r1
   18064:	ldr	r2, [pc, #308]	; 181a0 <flatcc_builder_table_add_union@@Base+0x1d4>
   18068:	add	r3, pc, r2
   1806c:	movw	r2, #1519	; 0x5ef
   18070:	bl	127a8 <__assert_fail@plt>
   18074:	mvn	r0, #0
   18078:	str	r0, [fp, #-4]
   1807c:	b	18180 <flatcc_builder_table_add_union@@Base+0x1b4>
   18080:	ldr	r0, [fp, #-8]
   18084:	cmp	r0, #0
   18088:	beq	180f8 <flatcc_builder_table_add_union@@Base+0x12c>
   1808c:	ldr	r0, [sp, #16]
   18090:	ldr	r1, [sp, #12]
   18094:	bl	181bc <flatcc_builder_table_add_offset@@Base>
   18098:	str	r0, [sp, #8]
   1809c:	ldr	r0, [sp, #8]
   180a0:	movw	r1, #0
   180a4:	cmp	r0, r1
   180a8:	bne	180ec <flatcc_builder_table_add_union@@Base+0x120>
   180ac:	ldr	r0, [sp, #8]
   180b0:	movw	r1, #0
   180b4:	cmp	r0, r1
   180b8:	beq	180c0 <flatcc_builder_table_add_union@@Base+0xf4>
   180bc:	b	180e0 <flatcc_builder_table_add_union@@Base+0x114>
   180c0:	ldr	r0, [pc, #220]	; 181a4 <flatcc_builder_table_add_union@@Base+0x1d8>
   180c4:	add	r0, pc, r0
   180c8:	ldr	r1, [pc, #216]	; 181a8 <flatcc_builder_table_add_union@@Base+0x1dc>
   180cc:	add	r1, pc, r1
   180d0:	ldr	r2, [pc, #212]	; 181ac <flatcc_builder_table_add_union@@Base+0x1e0>
   180d4:	add	r3, pc, r2
   180d8:	movw	r2, #1522	; 0x5f2
   180dc:	bl	127a8 <__assert_fail@plt>
   180e0:	mvn	r0, #0
   180e4:	str	r0, [fp, #-4]
   180e8:	b	18180 <flatcc_builder_table_add_union@@Base+0x1b4>
   180ec:	ldr	r0, [fp, #-8]
   180f0:	ldr	r1, [sp, #8]
   180f4:	str	r0, [r1]
   180f8:	ldr	r0, [sp, #16]
   180fc:	ldr	r1, [sp, #12]
   18100:	sub	r1, r1, #1
   18104:	movw	r2, #1
   18108:	movw	r3, #1
   1810c:	uxth	r3, r3
   18110:	bl	182ec <flatcc_builder_table_add@@Base>
   18114:	str	r0, [sp, #4]
   18118:	ldr	r0, [sp, #4]
   1811c:	movw	r1, #0
   18120:	cmp	r0, r1
   18124:	bne	18168 <flatcc_builder_table_add_union@@Base+0x19c>
   18128:	ldr	r0, [sp, #4]
   1812c:	movw	r1, #0
   18130:	cmp	r0, r1
   18134:	beq	1813c <flatcc_builder_table_add_union@@Base+0x170>
   18138:	b	1815c <flatcc_builder_table_add_union@@Base+0x190>
   1813c:	ldr	r0, [pc, #108]	; 181b0 <flatcc_builder_table_add_union@@Base+0x1e4>
   18140:	add	r0, pc, r0
   18144:	ldr	r1, [pc, #104]	; 181b4 <flatcc_builder_table_add_union@@Base+0x1e8>
   18148:	add	r1, pc, r1
   1814c:	ldr	r2, [pc, #100]	; 181b8 <flatcc_builder_table_add_union@@Base+0x1ec>
   18150:	add	r3, pc, r2
   18154:	movw	r2, #1526	; 0x5f6
   18158:	bl	127a8 <__assert_fail@plt>
   1815c:	mvn	r0, #0
   18160:	str	r0, [fp, #-4]
   18164:	b	18180 <flatcc_builder_table_add_union@@Base+0x1b4>
   18168:	ldrb	r0, [fp, #-12]
   1816c:	bl	18454 <flatcc_builder_table_add@@Base+0x168>
   18170:	ldr	r1, [sp, #4]
   18174:	strb	r0, [r1]
   18178:	movw	r0, #0
   1817c:	str	r0, [fp, #-4]
   18180:	ldr	r0, [fp, #-4]
   18184:	mov	sp, fp
   18188:	pop	{fp, pc}
   1818c:	andeq	r6, r0, r0, lsr #32
   18190:	andeq	r5, r0, ip, ror #15
   18194:	andeq	r6, r0, r2, lsl #6
   18198:	andeq	r6, r0, r6, lsl r3
   1819c:	muleq	r0, r8, r7
   181a0:	andeq	r6, r0, lr, lsr #5
   181a4:	andeq	r6, r0, ip, asr #5
   181a8:	andeq	r5, r0, ip, lsr #14
   181ac:	andeq	r6, r0, r2, asr #4
   181b0:	andeq	r6, r0, sl, asr r2
   181b4:			; <UNDEFINED> instruction: 0x000056b0
   181b8:	andeq	r6, r0, r6, asr #3

000181bc <flatcc_builder_table_add_offset@@Base>:
   181bc:	push	{fp, lr}
   181c0:	mov	fp, sp
   181c4:	sub	sp, sp, #8
   181c8:	str	r0, [sp, #4]
   181cc:	str	r1, [sp]
   181d0:	ldr	r0, [sp, #4]
   181d4:	ldr	r0, [r0, #32]
   181d8:	ldrh	r0, [r0, #14]
   181dc:	cmp	r0, #3
   181e0:	bne	181e8 <flatcc_builder_table_add_offset@@Base+0x2c>
   181e4:	b	18208 <flatcc_builder_table_add_offset@@Base+0x4c>
   181e8:	ldr	r0, [pc, #212]	; 182c4 <flatcc_builder_table_add_offset@@Base+0x108>
   181ec:	add	r0, pc, r0
   181f0:	ldr	r1, [pc, #208]	; 182c8 <flatcc_builder_table_add_offset@@Base+0x10c>
   181f4:	add	r1, pc, r1
   181f8:	ldr	r2, [pc, #204]	; 182cc <flatcc_builder_table_add_offset@@Base+0x110>
   181fc:	add	r3, pc, r2
   18200:	movw	r2, #1811	; 0x713
   18204:	bl	127a8 <__assert_fail@plt>
   18208:	ldr	r0, [sp]
   1820c:	cmp	r0, #0
   18210:	blt	18228 <flatcc_builder_table_add_offset@@Base+0x6c>
   18214:	ldr	r0, [sp]
   18218:	movw	r1, #32764	; 0x7ffc
   1821c:	cmp	r0, r1
   18220:	bgt	18228 <flatcc_builder_table_add_offset@@Base+0x6c>
   18224:	b	18248 <flatcc_builder_table_add_offset@@Base+0x8c>
   18228:	ldr	r0, [pc, #160]	; 182d0 <flatcc_builder_table_add_offset@@Base+0x114>
   1822c:	add	r0, pc, r0
   18230:	ldr	r1, [pc, #156]	; 182d4 <flatcc_builder_table_add_offset@@Base+0x118>
   18234:	add	r1, pc, r1
   18238:	ldr	r2, [pc, #152]	; 182d8 <flatcc_builder_table_add_offset@@Base+0x11c>
   1823c:	add	r3, pc, r2
   18240:	movw	r2, #1812	; 0x714
   18244:	bl	127a8 <__assert_fail@plt>
   18248:	ldr	r0, [sp, #4]
   1824c:	ldr	r0, [r0, #4]
   18250:	ldr	r1, [sp]
   18254:	add	r0, r0, r1, lsl #1
   18258:	ldrh	r0, [r0]
   1825c:	cmp	r0, #0
   18260:	beq	18284 <flatcc_builder_table_add_offset@@Base+0xc8>
   18264:	ldr	r0, [pc, #116]	; 182e0 <flatcc_builder_table_add_offset@@Base+0x124>
   18268:	add	r0, pc, r0
   1826c:	ldr	r1, [pc, #112]	; 182e4 <flatcc_builder_table_add_offset@@Base+0x128>
   18270:	add	r1, pc, r1
   18274:	ldr	r2, [pc, #108]	; 182e8 <flatcc_builder_table_add_offset@@Base+0x12c>
   18278:	add	r3, pc, r2
   1827c:	movw	r2, #1819	; 0x71b
   18280:	bl	127a8 <__assert_fail@plt>
   18284:	ldr	r0, [pc, #80]	; 182dc <flatcc_builder_table_add_offset@@Base+0x120>
   18288:	ldr	r1, [sp]
   1828c:	ldr	r2, [sp, #4]
   18290:	ldr	r2, [r2, #12]
   18294:	eor	r1, r1, r2
   18298:	mul	r1, r1, r0
   1829c:	eor	r1, r1, #4
   182a0:	mul	r0, r1, r0
   182a4:	ldr	r1, [sp, #4]
   182a8:	str	r0, [r1, #12]
   182ac:	ldr	r0, [sp, #4]
   182b0:	ldr	r1, [sp]
   182b4:	uxth	r1, r1
   182b8:	bl	1927c <flatcc_builder_table_add_copy@@Base+0x64>
   182bc:	mov	sp, fp
   182c0:	pop	{fp, pc}
   182c4:	andeq	r5, r0, r8, lsr lr
   182c8:	andeq	r5, r0, r4, lsl #12
   182cc:	andeq	r6, r0, ip, lsl r5
   182d0:	andeq	r6, r0, ip, ror #8
   182d4:	andeq	r5, r0, r4, asr #11
   182d8:	ldrdeq	r6, [r0], -ip
   182dc:			; <UNDEFINED> instruction: 0x9e3779b1
   182e0:	andeq	r6, r0, sp, asr #14
   182e4:	andeq	r5, r0, r8, lsl #11
   182e8:	andeq	r6, r0, r0, lsr #9

000182ec <flatcc_builder_table_add@@Base>:
   182ec:	push	{fp, lr}
   182f0:	mov	fp, sp
   182f4:	sub	sp, sp, #16
   182f8:	str	r0, [fp, #-4]
   182fc:	str	r1, [sp, #8]
   18300:	str	r2, [sp, #4]
   18304:	strh	r3, [sp, #2]
   18308:	ldr	r0, [fp, #-4]
   1830c:	ldr	r0, [r0, #32]
   18310:	ldrh	r0, [r0, #14]
   18314:	cmp	r0, #3
   18318:	bne	18320 <flatcc_builder_table_add@@Base+0x34>
   1831c:	b	18340 <flatcc_builder_table_add@@Base+0x54>
   18320:	ldr	r0, [pc, #260]	; 1842c <flatcc_builder_table_add@@Base+0x140>
   18324:	add	r0, pc, r0
   18328:	ldr	r1, [pc, #256]	; 18430 <flatcc_builder_table_add@@Base+0x144>
   1832c:	add	r1, pc, r1
   18330:	ldr	r2, [pc, #252]	; 18434 <flatcc_builder_table_add@@Base+0x148>
   18334:	add	r3, pc, r2
   18338:	movw	r2, #1773	; 0x6ed
   1833c:	bl	127a8 <__assert_fail@plt>
   18340:	ldr	r0, [sp, #8]
   18344:	cmp	r0, #0
   18348:	blt	18360 <flatcc_builder_table_add@@Base+0x74>
   1834c:	ldr	r0, [sp, #8]
   18350:	movw	r1, #32764	; 0x7ffc
   18354:	cmp	r0, r1
   18358:	bgt	18360 <flatcc_builder_table_add@@Base+0x74>
   1835c:	b	18380 <flatcc_builder_table_add@@Base+0x94>
   18360:	ldr	r0, [pc, #208]	; 18438 <flatcc_builder_table_add@@Base+0x14c>
   18364:	add	r0, pc, r0
   18368:	ldr	r1, [pc, #204]	; 1843c <flatcc_builder_table_add@@Base+0x150>
   1836c:	add	r1, pc, r1
   18370:	ldr	r2, [pc, #200]	; 18440 <flatcc_builder_table_add@@Base+0x154>
   18374:	add	r3, pc, r2
   18378:	movw	r2, #1774	; 0x6ee
   1837c:	bl	127a8 <__assert_fail@plt>
   18380:	ldrh	r0, [sp, #2]
   18384:	ldr	r1, [fp, #-4]
   18388:	ldrh	r1, [r1, #130]	; 0x82
   1838c:	cmp	r0, r1
   18390:	ble	183a0 <flatcc_builder_table_add@@Base+0xb4>
   18394:	ldrh	r0, [sp, #2]
   18398:	ldr	r1, [fp, #-4]
   1839c:	strh	r0, [r1, #130]	; 0x82
   183a0:	ldr	r0, [fp, #-4]
   183a4:	ldr	r0, [r0, #4]
   183a8:	ldr	r1, [sp, #8]
   183ac:	add	r0, r0, r1, lsl #1
   183b0:	ldrh	r0, [r0]
   183b4:	cmp	r0, #0
   183b8:	beq	183dc <flatcc_builder_table_add@@Base+0xf0>
   183bc:	ldr	r0, [pc, #132]	; 18448 <flatcc_builder_table_add@@Base+0x15c>
   183c0:	add	r0, pc, r0
   183c4:	ldr	r1, [pc, #128]	; 1844c <flatcc_builder_table_add@@Base+0x160>
   183c8:	add	r1, pc, r1
   183cc:	ldr	r2, [pc, #124]	; 18450 <flatcc_builder_table_add@@Base+0x164>
   183d0:	add	r3, pc, r2
   183d4:	movw	r2, #1784	; 0x6f8
   183d8:	bl	127a8 <__assert_fail@plt>
   183dc:	ldr	r0, [pc, #96]	; 18444 <flatcc_builder_table_add@@Base+0x158>
   183e0:	ldr	r1, [sp, #8]
   183e4:	ldr	r2, [fp, #-4]
   183e8:	ldr	r2, [r2, #12]
   183ec:	eor	r1, r1, r2
   183f0:	mul	r1, r1, r0
   183f4:	ldr	r2, [sp, #4]
   183f8:	eor	r1, r1, r2
   183fc:	mul	r0, r1, r0
   18400:	ldr	r1, [fp, #-4]
   18404:	str	r0, [r1, #12]
   18408:	ldr	r0, [fp, #-4]
   1840c:	ldr	r1, [sp, #4]
   18410:	ldrh	r2, [sp, #2]
   18414:	ldr	r3, [sp, #8]
   18418:	uxth	r2, r2
   1841c:	uxth	r3, r3
   18420:	bl	19098 <flatcc_builder_string_len@@Base+0x1c>
   18424:	mov	sp, fp
   18428:	pop	{fp, pc}
   1842c:	andeq	r5, r0, r0, lsl #26
   18430:	andeq	r5, r0, ip, asr #9
   18434:	andeq	r6, r0, sl, lsl r3
   18438:	andeq	r6, r0, r4, lsr r3
   1843c:	andeq	r5, r0, ip, lsl #9
   18440:	ldrdeq	r6, [r0], -sl
   18444:			; <UNDEFINED> instruction: 0x9e3779b1
   18448:	strdeq	r6, [r0], -r5
   1844c:	andeq	r5, r0, r0, lsr r4
   18450:	andeq	r6, r0, lr, ror r2
   18454:	sub	sp, sp, #4
   18458:	strb	r0, [sp, #3]
   1845c:	ldrb	r0, [sp, #3]
   18460:	add	sp, sp, #4
   18464:	bx	lr

00018468 <flatcc_builder_table_add_union_vector@@Base>:
   18468:	push	{fp, lr}
   1846c:	mov	fp, sp
   18470:	sub	sp, sp, #24
   18474:	str	r2, [sp, #12]
   18478:	str	r3, [sp, #16]
   1847c:	str	r0, [sp, #8]
   18480:	str	r1, [sp, #4]
   18484:	ldr	r0, [sp, #8]
   18488:	ldr	r0, [r0, #32]
   1848c:	ldrh	r0, [r0, #14]
   18490:	cmp	r0, #3
   18494:	bne	1849c <flatcc_builder_table_add_union_vector@@Base+0x34>
   18498:	b	184bc <flatcc_builder_table_add_union_vector@@Base+0x54>
   1849c:	ldr	r0, [pc, #420]	; 18648 <flatcc_builder_table_add_union_vector@@Base+0x1e0>
   184a0:	add	r0, pc, r0
   184a4:	ldr	r1, [pc, #416]	; 1864c <flatcc_builder_table_add_union_vector@@Base+0x1e4>
   184a8:	add	r1, pc, r1
   184ac:	ldr	r2, [pc, #412]	; 18650 <flatcc_builder_table_add_union_vector@@Base+0x1e8>
   184b0:	add	r3, pc, r2
   184b4:	movw	r2, #1536	; 0x600
   184b8:	bl	127a8 <__assert_fail@plt>
   184bc:	ldr	r0, [sp, #12]
   184c0:	cmp	r0, #0
   184c4:	movw	r0, #0
   184c8:	moveq	r0, #1
   184cc:	and	r0, r0, #1
   184d0:	ldr	r1, [sp, #16]
   184d4:	cmp	r1, #0
   184d8:	movw	r1, #0
   184dc:	moveq	r1, #1
   184e0:	and	r1, r1, #1
   184e4:	cmp	r0, r1
   184e8:	beq	1854c <flatcc_builder_table_add_union_vector@@Base+0xe4>
   184ec:	ldr	r0, [sp, #12]
   184f0:	cmp	r0, #0
   184f4:	movw	r0, #0
   184f8:	moveq	r0, #1
   184fc:	and	r0, r0, #1
   18500:	ldr	r1, [sp, #16]
   18504:	cmp	r1, #0
   18508:	movw	r1, #0
   1850c:	moveq	r1, #1
   18510:	and	r1, r1, #1
   18514:	cmp	r0, r1
   18518:	bne	18520 <flatcc_builder_table_add_union_vector@@Base+0xb8>
   1851c:	b	18540 <flatcc_builder_table_add_union_vector@@Base+0xd8>
   18520:	ldr	r0, [pc, #300]	; 18654 <flatcc_builder_table_add_union_vector@@Base+0x1ec>
   18524:	add	r0, pc, r0
   18528:	ldr	r1, [pc, #296]	; 18658 <flatcc_builder_table_add_union_vector@@Base+0x1f0>
   1852c:	add	r1, pc, r1
   18530:	ldr	r2, [pc, #292]	; 1865c <flatcc_builder_table_add_union_vector@@Base+0x1f4>
   18534:	add	r3, pc, r2
   18538:	movw	r2, #1537	; 0x601
   1853c:	bl	127a8 <__assert_fail@plt>
   18540:	mvn	r0, #0
   18544:	str	r0, [fp, #-4]
   18548:	b	1863c <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   1854c:	ldr	r0, [sp, #12]
   18550:	cmp	r0, #0
   18554:	beq	18634 <flatcc_builder_table_add_union_vector@@Base+0x1cc>
   18558:	ldr	r0, [sp, #8]
   1855c:	ldr	r1, [sp, #4]
   18560:	sub	r1, r1, #1
   18564:	bl	181bc <flatcc_builder_table_add_offset@@Base>
   18568:	str	r0, [sp]
   1856c:	ldr	r0, [sp]
   18570:	movw	r1, #0
   18574:	cmp	r0, r1
   18578:	bne	185bc <flatcc_builder_table_add_union_vector@@Base+0x154>
   1857c:	ldr	r0, [sp]
   18580:	movw	r1, #0
   18584:	cmp	r0, r1
   18588:	beq	18590 <flatcc_builder_table_add_union_vector@@Base+0x128>
   1858c:	b	185b0 <flatcc_builder_table_add_union_vector@@Base+0x148>
   18590:	ldr	r0, [pc, #200]	; 18660 <flatcc_builder_table_add_union_vector@@Base+0x1f8>
   18594:	add	r0, pc, r0
   18598:	ldr	r1, [pc, #196]	; 18664 <flatcc_builder_table_add_union_vector@@Base+0x1fc>
   1859c:	add	r1, pc, r1
   185a0:	ldr	r2, [pc, #192]	; 18668 <flatcc_builder_table_add_union_vector@@Base+0x200>
   185a4:	add	r3, pc, r2
   185a8:	movw	r2, #1540	; 0x604
   185ac:	bl	127a8 <__assert_fail@plt>
   185b0:	mvn	r0, #0
   185b4:	str	r0, [fp, #-4]
   185b8:	b	1863c <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   185bc:	ldr	r0, [sp, #12]
   185c0:	ldr	r1, [sp]
   185c4:	str	r0, [r1]
   185c8:	ldr	r0, [sp, #8]
   185cc:	ldr	r1, [sp, #4]
   185d0:	bl	181bc <flatcc_builder_table_add_offset@@Base>
   185d4:	str	r0, [sp]
   185d8:	ldr	r0, [sp]
   185dc:	movw	r1, #0
   185e0:	cmp	r0, r1
   185e4:	bne	18628 <flatcc_builder_table_add_union_vector@@Base+0x1c0>
   185e8:	ldr	r0, [sp]
   185ec:	movw	r1, #0
   185f0:	cmp	r0, r1
   185f4:	beq	185fc <flatcc_builder_table_add_union_vector@@Base+0x194>
   185f8:	b	1861c <flatcc_builder_table_add_union_vector@@Base+0x1b4>
   185fc:	ldr	r0, [pc, #104]	; 1866c <flatcc_builder_table_add_union_vector@@Base+0x204>
   18600:	add	r0, pc, r0
   18604:	ldr	r1, [pc, #100]	; 18670 <flatcc_builder_table_add_union_vector@@Base+0x208>
   18608:	add	r1, pc, r1
   1860c:	ldr	r2, [pc, #96]	; 18674 <flatcc_builder_table_add_union_vector@@Base+0x20c>
   18610:	add	r3, pc, r2
   18614:	movw	r2, #1544	; 0x608
   18618:	bl	127a8 <__assert_fail@plt>
   1861c:	mvn	r0, #0
   18620:	str	r0, [fp, #-4]
   18624:	b	1863c <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   18628:	ldr	r0, [sp, #16]
   1862c:	ldr	r1, [sp]
   18630:	str	r0, [r1]
   18634:	movw	r0, #0
   18638:	str	r0, [fp, #-4]
   1863c:	ldr	r0, [fp, #-4]
   18640:	mov	sp, fp
   18644:	pop	{fp, pc}
   18648:	andeq	r5, r0, r4, lsl #23
   1864c:	andeq	r5, r0, r0, asr r3
   18650:	strdeq	r5, [r0], -r6
   18654:	andeq	r5, r0, r5, ror #29
   18658:	andeq	r5, r0, ip, asr #5
   1865c:	andeq	r5, r0, r2, ror lr
   18660:	strdeq	r5, [r0], -ip
   18664:	andeq	r5, r0, ip, asr r2
   18668:	andeq	r5, r0, r2, lsl #28
   1866c:	muleq	r0, r0, sp
   18670:	strdeq	r5, [r0], -r0
   18674:	muleq	r0, r6, sp

00018678 <flatcc_builder_create_union_vector@@Base>:
   18678:	push	{fp, lr}
   1867c:	mov	fp, sp
   18680:	sub	sp, sp, #48	; 0x30
   18684:	str	r1, [fp, #-4]
   18688:	str	r2, [fp, #-8]
   1868c:	str	r3, [fp, #-12]
   18690:	mov	r1, r0
   18694:	str	r0, [sp, #12]
   18698:	mov	r0, r1
   1869c:	movw	r1, #0
   186a0:	and	r1, r1, #255	; 0xff
   186a4:	movw	r2, #8
   186a8:	bl	12778 <memset@plt>
   186ac:	ldr	r0, [fp, #-4]
   186b0:	bl	166b4 <flatcc_builder_start_offset_vector@@Base>
   186b4:	cmp	r0, #0
   186b8:	beq	186c0 <flatcc_builder_create_union_vector@@Base+0x48>
   186bc:	b	187a4 <flatcc_builder_create_union_vector@@Base+0x12c>
   186c0:	ldr	r0, [fp, #-4]
   186c4:	ldr	r1, [fp, #-12]
   186c8:	bl	15e48 <flatcc_builder_extend_offset_vector@@Base>
   186cc:	movw	r1, #0
   186d0:	cmp	r1, r0
   186d4:	bne	186dc <flatcc_builder_create_union_vector@@Base+0x64>
   186d8:	b	187a4 <flatcc_builder_create_union_vector@@Base+0x12c>
   186dc:	ldr	r0, [fp, #-4]
   186e0:	ldr	r1, [fp, #-12]
   186e4:	mov	r2, r1
   186e8:	str	r2, [sp, #8]
   186ec:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   186f0:	str	r0, [fp, #-16]
   186f4:	movw	r1, #0
   186f8:	cmp	r1, r0
   186fc:	bne	18704 <flatcc_builder_create_union_vector@@Base+0x8c>
   18700:	b	187a4 <flatcc_builder_create_union_vector@@Base+0x12c>
   18704:	ldr	r0, [fp, #-4]
   18708:	bl	17f98 <flatcc_builder_offset_vector_edit@@Base>
   1870c:	str	r0, [fp, #-20]	; 0xffffffec
   18710:	movw	r0, #0
   18714:	str	r0, [sp, #24]
   18718:	ldr	r0, [sp, #24]
   1871c:	ldr	r1, [fp, #-12]
   18720:	cmp	r0, r1
   18724:	bcs	18768 <flatcc_builder_create_union_vector@@Base+0xf0>
   18728:	ldr	r0, [fp, #-8]
   1872c:	ldr	r1, [sp, #24]
   18730:	ldrb	r0, [r0, r1, lsl #3]
   18734:	ldr	r2, [fp, #-16]
   18738:	strb	r0, [r2, r1]
   1873c:	ldr	r0, [fp, #-8]
   18740:	ldr	r1, [sp, #24]
   18744:	add	r0, r0, r1, lsl #3
   18748:	ldr	r0, [r0, #4]
   1874c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18750:	add	r1, r2, r1, lsl #2
   18754:	str	r0, [r1]
   18758:	ldr	r0, [sp, #24]
   1875c:	add	r0, r0, #1
   18760:	str	r0, [sp, #24]
   18764:	b	18718 <flatcc_builder_create_union_vector@@Base+0xa0>
   18768:	ldr	r1, [fp, #-4]
   1876c:	ldr	r2, [fp, #-16]
   18770:	ldr	r3, [fp, #-20]	; 0xffffffec
   18774:	ldr	r0, [fp, #-12]
   18778:	mov	ip, sp
   1877c:	str	r0, [ip]
   18780:	add	r0, sp, #16
   18784:	bl	187ac <flatcc_builder_create_union_vector_direct@@Base>
   18788:	ldr	r0, [sp, #16]
   1878c:	ldr	r1, [sp, #12]
   18790:	str	r0, [r1]
   18794:	ldr	r0, [sp, #20]
   18798:	str	r0, [r1, #4]
   1879c:	ldr	r0, [fp, #-4]
   187a0:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   187a4:	mov	sp, fp
   187a8:	pop	{fp, pc}

000187ac <flatcc_builder_create_union_vector_direct@@Base>:
   187ac:	push	{fp, lr}
   187b0:	mov	fp, sp
   187b4:	sub	sp, sp, #32
   187b8:	ldr	ip, [fp, #8]
   187bc:	str	r1, [fp, #-4]
   187c0:	str	r2, [fp, #-8]
   187c4:	str	r3, [fp, #-12]
   187c8:	mov	r1, r0
   187cc:	str	r0, [sp, #16]
   187d0:	mov	r0, r1
   187d4:	movw	r1, #0
   187d8:	and	r1, r1, #255	; 0xff
   187dc:	movw	r2, #8
   187e0:	str	ip, [sp, #12]
   187e4:	bl	12778 <memset@plt>
   187e8:	ldr	r0, [fp, #-4]
   187ec:	ldr	r1, [fp, #-12]
   187f0:	ldr	r2, [fp, #8]
   187f4:	ldr	r3, [fp, #-8]
   187f8:	bl	17bf0 <flatcc_builder_create_offset_vector_direct@@Base+0x34>
   187fc:	ldr	r1, [sp, #16]
   18800:	str	r0, [r1, #4]
   18804:	movw	r2, #0
   18808:	cmp	r2, r0
   1880c:	bne	18814 <flatcc_builder_create_union_vector_direct@@Base+0x68>
   18810:	b	18858 <flatcc_builder_create_union_vector_direct@@Base+0xac>
   18814:	ldr	r0, [fp, #-4]
   18818:	ldr	r1, [fp, #-8]
   1881c:	ldr	r2, [fp, #8]
   18820:	movw	r3, #1
   18824:	movw	ip, #1
   18828:	uxth	ip, ip
   1882c:	str	ip, [sp]
   18830:	mvn	ip, #0
   18834:	str	ip, [sp, #4]
   18838:	bl	178e4 <flatcc_builder_create_vector@@Base>
   1883c:	ldr	r1, [sp, #16]
   18840:	str	r0, [r1]
   18844:	movw	r2, #0
   18848:	cmp	r2, r0
   1884c:	bne	18854 <flatcc_builder_create_union_vector_direct@@Base+0xa8>
   18850:	b	18858 <flatcc_builder_create_union_vector_direct@@Base+0xac>
   18854:	b	18858 <flatcc_builder_create_union_vector_direct@@Base+0xac>
   18858:	mov	sp, fp
   1885c:	pop	{fp, pc}

00018860 <flatcc_builder_start_union_vector@@Base>:
   18860:	push	{fp, lr}
   18864:	mov	fp, sp
   18868:	sub	sp, sp, #8
   1886c:	str	r0, [sp]
   18870:	ldr	r0, [sp]
   18874:	movw	r1, #4
   18878:	uxth	r1, r1
   1887c:	bl	15498 <flatcc_builder_start_buffer@@Base+0x178>
   18880:	cmp	r0, #0
   18884:	beq	18894 <flatcc_builder_start_union_vector@@Base+0x34>
   18888:	mvn	r0, #0
   1888c:	str	r0, [sp, #4]
   18890:	b	188d8 <flatcc_builder_start_union_vector@@Base+0x78>
   18894:	ldr	r0, [sp]
   18898:	ldr	r0, [r0, #32]
   1889c:	movw	r1, #8
   188a0:	str	r1, [r0, #16]
   188a4:	ldr	r0, [sp]
   188a8:	ldr	r0, [r0, #32]
   188ac:	movw	r1, #0
   188b0:	str	r1, [r0, #20]
   188b4:	ldr	r0, [sp]
   188b8:	ldr	r0, [r0, #32]
   188bc:	movw	r1, #7
   188c0:	strh	r1, [r0, #14]
   188c4:	ldr	r0, [sp]
   188c8:	mvn	r1, #3
   188cc:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   188d0:	movw	r0, #0
   188d4:	str	r0, [sp, #4]
   188d8:	ldr	r0, [sp, #4]
   188dc:	mov	sp, fp
   188e0:	pop	{fp, pc}

000188e4 <flatcc_builder_end_union_vector@@Base>:
   188e4:	push	{fp, lr}
   188e8:	mov	fp, sp
   188ec:	sub	sp, sp, #40	; 0x28
   188f0:	str	r1, [fp, #-4]
   188f4:	mov	r1, r0
   188f8:	str	r0, [sp, #4]
   188fc:	mov	r0, r1
   18900:	movw	r1, #0
   18904:	and	r1, r1, #255	; 0xff
   18908:	movw	r2, #8
   1890c:	bl	12778 <memset@plt>
   18910:	ldr	r0, [fp, #-4]
   18914:	ldr	r0, [r0, #32]
   18918:	ldrh	r0, [r0, #14]
   1891c:	cmp	r0, #7
   18920:	bne	18928 <flatcc_builder_end_union_vector@@Base+0x44>
   18924:	b	18948 <flatcc_builder_end_union_vector@@Base+0x64>
   18928:	ldr	r0, [pc, #260]	; 18a34 <flatcc_builder_end_union_vector@@Base+0x150>
   1892c:	add	r0, pc, r0
   18930:	ldr	r1, [pc, #256]	; 18a38 <flatcc_builder_end_union_vector@@Base+0x154>
   18934:	add	r1, pc, r1
   18938:	ldr	r2, [pc, #252]	; 18a3c <flatcc_builder_end_union_vector@@Base+0x158>
   1893c:	add	r3, pc, r2
   18940:	movw	r2, #1617	; 0x651
   18944:	bl	127a8 <__assert_fail@plt>
   18948:	ldr	r0, [fp, #-4]
   1894c:	bl	18a40 <flatcc_builder_union_vector_count@@Base>
   18950:	str	r0, [sp, #16]
   18954:	ldr	r0, [fp, #-4]
   18958:	ldr	r1, [sp, #16]
   1895c:	movw	r2, #5
   18960:	mul	r1, r1, r2
   18964:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   18968:	str	r0, [fp, #-16]
   1896c:	movw	r1, #0
   18970:	cmp	r1, r0
   18974:	bne	1897c <flatcc_builder_end_union_vector@@Base+0x98>
   18978:	b	18a2c <flatcc_builder_end_union_vector@@Base+0x148>
   1897c:	ldr	r0, [fp, #-16]
   18980:	ldr	r1, [sp, #16]
   18984:	add	r0, r0, r1, lsl #2
   18988:	str	r0, [fp, #-8]
   1898c:	ldr	r0, [fp, #-4]
   18990:	bl	18a5c <flatcc_builder_union_vector_edit@@Base>
   18994:	str	r0, [fp, #-12]
   18998:	movw	r0, #0
   1899c:	str	r0, [sp, #20]
   189a0:	ldr	r0, [sp, #20]
   189a4:	ldr	r1, [sp, #16]
   189a8:	cmp	r0, r1
   189ac:	bcs	189f0 <flatcc_builder_end_union_vector@@Base+0x10c>
   189b0:	ldr	r0, [fp, #-12]
   189b4:	ldr	r1, [sp, #20]
   189b8:	ldrb	r0, [r0, r1, lsl #3]
   189bc:	ldr	r2, [fp, #-8]
   189c0:	strb	r0, [r2, r1]
   189c4:	ldr	r0, [fp, #-12]
   189c8:	ldr	r1, [sp, #20]
   189cc:	add	r0, r0, r1, lsl #3
   189d0:	ldr	r0, [r0, #4]
   189d4:	ldr	r2, [fp, #-16]
   189d8:	add	r1, r2, r1, lsl #2
   189dc:	str	r0, [r1]
   189e0:	ldr	r0, [sp, #20]
   189e4:	add	r0, r0, #1
   189e8:	str	r0, [sp, #20]
   189ec:	b	189a0 <flatcc_builder_end_union_vector@@Base+0xbc>
   189f0:	ldr	r1, [fp, #-4]
   189f4:	ldr	r2, [fp, #-8]
   189f8:	ldr	r3, [fp, #-16]
   189fc:	ldr	r0, [sp, #16]
   18a00:	mov	ip, sp
   18a04:	str	r0, [ip]
   18a08:	add	r0, sp, #8
   18a0c:	bl	187ac <flatcc_builder_create_union_vector_direct@@Base>
   18a10:	ldr	r0, [sp, #8]
   18a14:	ldr	r1, [sp, #4]
   18a18:	str	r0, [r1]
   18a1c:	ldr	r0, [sp, #12]
   18a20:	str	r0, [r1, #4]
   18a24:	ldr	r0, [fp, #-4]
   18a28:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   18a2c:	mov	sp, fp
   18a30:	pop	{fp, pc}
   18a34:	andeq	r5, r0, r5, lsl #22
   18a38:	andeq	r4, r0, r4, asr #29
   18a3c:	andeq	r5, r0, r7, lsr #22

00018a40 <flatcc_builder_union_vector_count@@Base>:
   18a40:	sub	sp, sp, #4
   18a44:	str	r0, [sp]
   18a48:	ldr	r0, [sp]
   18a4c:	ldr	r0, [r0, #32]
   18a50:	ldr	r0, [r0, #20]
   18a54:	add	sp, sp, #4
   18a58:	bx	lr

00018a5c <flatcc_builder_union_vector_edit@@Base>:
   18a5c:	sub	sp, sp, #4
   18a60:	str	r0, [sp]
   18a64:	ldr	r0, [sp]
   18a68:	ldr	r0, [r0, #16]
   18a6c:	add	sp, sp, #4
   18a70:	bx	lr

00018a74 <flatcc_builder_extend_union_vector@@Base>:
   18a74:	push	{fp, lr}
   18a78:	mov	fp, sp
   18a7c:	sub	sp, sp, #16
   18a80:	ldr	r2, [pc, #68]	; 18acc <flatcc_builder_extend_union_vector@@Base+0x58>
   18a84:	str	r0, [sp, #8]
   18a88:	str	r1, [sp, #4]
   18a8c:	ldr	r0, [sp, #8]
   18a90:	ldr	r1, [sp, #4]
   18a94:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   18a98:	cmp	r0, #0
   18a9c:	beq	18aac <flatcc_builder_extend_union_vector@@Base+0x38>
   18aa0:	movw	r0, #0
   18aa4:	str	r0, [fp, #-4]
   18aa8:	b	18ac0 <flatcc_builder_extend_union_vector@@Base+0x4c>
   18aac:	ldr	r0, [sp, #8]
   18ab0:	ldr	r1, [sp, #4]
   18ab4:	lsl	r1, r1, #3
   18ab8:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   18abc:	str	r0, [fp, #-4]
   18ac0:	ldr	r0, [fp, #-4]
   18ac4:	mov	sp, fp
   18ac8:	pop	{fp, pc}
   18acc:	svcne	0x00ffffff

00018ad0 <flatcc_builder_truncate_union_vector@@Base>:
   18ad0:	push	{fp, lr}
   18ad4:	mov	fp, sp
   18ad8:	sub	sp, sp, #16
   18adc:	str	r0, [sp, #8]
   18ae0:	str	r1, [sp, #4]
   18ae4:	ldr	r0, [sp, #8]
   18ae8:	ldr	r0, [r0, #32]
   18aec:	ldrh	r0, [r0, #14]
   18af0:	cmp	r0, #7
   18af4:	bne	18afc <flatcc_builder_truncate_union_vector@@Base+0x2c>
   18af8:	b	18b1c <flatcc_builder_truncate_union_vector@@Base+0x4c>
   18afc:	ldr	r0, [pc, #192]	; 18bc4 <flatcc_builder_truncate_union_vector@@Base+0xf4>
   18b00:	add	r0, pc, r0
   18b04:	ldr	r1, [pc, #188]	; 18bc8 <flatcc_builder_truncate_union_vector@@Base+0xf8>
   18b08:	add	r1, pc, r1
   18b0c:	ldr	r2, [pc, #184]	; 18bcc <flatcc_builder_truncate_union_vector@@Base+0xfc>
   18b10:	add	r3, pc, r2
   18b14:	movw	r2, #1665	; 0x681
   18b18:	bl	127a8 <__assert_fail@plt>
   18b1c:	ldr	r0, [sp, #8]
   18b20:	ldr	r0, [r0, #32]
   18b24:	ldr	r0, [r0, #20]
   18b28:	ldr	r1, [sp, #4]
   18b2c:	cmp	r0, r1
   18b30:	bcs	18b7c <flatcc_builder_truncate_union_vector@@Base+0xac>
   18b34:	ldr	r0, [sp, #8]
   18b38:	ldr	r0, [r0, #32]
   18b3c:	ldr	r0, [r0, #20]
   18b40:	ldr	r1, [sp, #4]
   18b44:	cmp	r0, r1
   18b48:	bcc	18b50 <flatcc_builder_truncate_union_vector@@Base+0x80>
   18b4c:	b	18b70 <flatcc_builder_truncate_union_vector@@Base+0xa0>
   18b50:	ldr	r0, [pc, #120]	; 18bd0 <flatcc_builder_truncate_union_vector@@Base+0x100>
   18b54:	add	r0, pc, r0
   18b58:	ldr	r1, [pc, #116]	; 18bd4 <flatcc_builder_truncate_union_vector@@Base+0x104>
   18b5c:	add	r1, pc, r1
   18b60:	ldr	r2, [pc, #112]	; 18bd8 <flatcc_builder_truncate_union_vector@@Base+0x108>
   18b64:	add	r3, pc, r2
   18b68:	movw	r2, #1666	; 0x682
   18b6c:	bl	127a8 <__assert_fail@plt>
   18b70:	mvn	r0, #0
   18b74:	str	r0, [fp, #-4]
   18b78:	b	18bb8 <flatcc_builder_truncate_union_vector@@Base+0xe8>
   18b7c:	ldr	r0, [sp, #4]
   18b80:	ldr	r1, [sp, #8]
   18b84:	ldr	r1, [r1, #32]
   18b88:	ldr	r2, [r1, #20]
   18b8c:	sub	r0, r2, r0
   18b90:	str	r0, [r1, #20]
   18b94:	ldr	r0, [sp, #8]
   18b98:	ldr	r1, [sp, #8]
   18b9c:	ldr	r1, [r1, #32]
   18ba0:	ldr	r1, [r1, #16]
   18ba4:	ldr	r2, [sp, #4]
   18ba8:	mul	r1, r1, r2
   18bac:	bl	16378 <flatcc_builder_truncate_vector@@Base+0x10c>
   18bb0:	movw	r0, #0
   18bb4:	str	r0, [fp, #-4]
   18bb8:	ldr	r0, [fp, #-4]
   18bbc:	mov	sp, fp
   18bc0:	pop	{fp, pc}
   18bc4:	andeq	r5, r0, r1, lsr r9
   18bc8:	strdeq	r4, [r0], -r0
   18bcc:	andeq	r5, r0, r6, lsr #19
   18bd0:	andeq	r5, r0, r1, asr #6
   18bd4:	muleq	r0, ip, ip
   18bd8:	andeq	r5, r0, r2, asr r9

00018bdc <flatcc_builder_union_vector_push@@Base>:
   18bdc:	push	{fp, lr}
   18be0:	mov	fp, sp
   18be4:	sub	sp, sp, #24
   18be8:	str	r1, [sp, #12]
   18bec:	str	r2, [sp, #16]
   18bf0:	str	r0, [sp, #8]
   18bf4:	ldr	r0, [sp, #8]
   18bf8:	ldr	r0, [r0, #32]
   18bfc:	ldrh	r0, [r0, #14]
   18c00:	cmp	r0, #7
   18c04:	bne	18c0c <flatcc_builder_union_vector_push@@Base+0x30>
   18c08:	b	18c2c <flatcc_builder_union_vector_push@@Base+0x50>
   18c0c:	ldr	r0, [pc, #160]	; 18cb4 <flatcc_builder_union_vector_push@@Base+0xd8>
   18c10:	add	r0, pc, r0
   18c14:	ldr	r1, [pc, #156]	; 18cb8 <flatcc_builder_union_vector_push@@Base+0xdc>
   18c18:	add	r1, pc, r1
   18c1c:	ldr	r2, [pc, #152]	; 18cbc <flatcc_builder_union_vector_push@@Base+0xe0>
   18c20:	add	r3, pc, r2
   18c24:	movw	r2, #1677	; 0x68d
   18c28:	bl	127a8 <__assert_fail@plt>
   18c2c:	ldr	r0, [pc, #140]	; 18cc0 <flatcc_builder_union_vector_push@@Base+0xe4>
   18c30:	ldr	r1, [sp, #8]
   18c34:	ldr	r1, [r1, #32]
   18c38:	ldr	r1, [r1, #20]
   18c3c:	cmp	r1, r0
   18c40:	bne	18c50 <flatcc_builder_union_vector_push@@Base+0x74>
   18c44:	movw	r0, #0
   18c48:	str	r0, [fp, #-4]
   18c4c:	b	18ca8 <flatcc_builder_union_vector_push@@Base+0xcc>
   18c50:	ldr	r0, [sp, #8]
   18c54:	ldr	r0, [r0, #32]
   18c58:	ldr	r1, [r0, #20]
   18c5c:	add	r1, r1, #1
   18c60:	str	r1, [r0, #20]
   18c64:	ldr	r0, [sp, #8]
   18c68:	movw	r1, #8
   18c6c:	bl	15980 <flatcc_builder_start_struct@@Base+0xfc>
   18c70:	str	r0, [sp, #4]
   18c74:	movw	r1, #0
   18c78:	cmp	r1, r0
   18c7c:	bne	18c8c <flatcc_builder_union_vector_push@@Base+0xb0>
   18c80:	movw	r0, #0
   18c84:	str	r0, [fp, #-4]
   18c88:	b	18ca8 <flatcc_builder_union_vector_push@@Base+0xcc>
   18c8c:	ldr	r0, [sp, #4]
   18c90:	ldr	r1, [sp, #12]
   18c94:	str	r1, [r0]
   18c98:	ldr	r1, [sp, #16]
   18c9c:	str	r1, [r0, #4]
   18ca0:	ldr	r0, [sp, #4]
   18ca4:	str	r0, [fp, #-4]
   18ca8:	ldr	r0, [fp, #-4]
   18cac:	mov	sp, fp
   18cb0:	pop	{fp, pc}
   18cb4:	andeq	r5, r0, r1, lsr #16
   18cb8:	andeq	r4, r0, r0, ror #23
   18cbc:	ldrdeq	r5, [r0], -fp
   18cc0:	svcne	0x00ffffff

00018cc4 <flatcc_builder_append_union_vector@@Base>:
   18cc4:	push	{fp, lr}
   18cc8:	mov	fp, sp
   18ccc:	sub	sp, sp, #16
   18cd0:	str	r0, [sp, #8]
   18cd4:	str	r1, [sp, #4]
   18cd8:	str	r2, [sp]
   18cdc:	ldr	r0, [sp, #8]
   18ce0:	ldr	r0, [r0, #32]
   18ce4:	ldrh	r0, [r0, #14]
   18ce8:	cmp	r0, #7
   18cec:	bne	18cf4 <flatcc_builder_append_union_vector@@Base+0x30>
   18cf0:	b	18d14 <flatcc_builder_append_union_vector@@Base+0x50>
   18cf4:	ldr	r0, [pc, #96]	; 18d5c <flatcc_builder_append_union_vector@@Base+0x98>
   18cf8:	add	r0, pc, r0
   18cfc:	ldr	r1, [pc, #92]	; 18d60 <flatcc_builder_append_union_vector@@Base+0x9c>
   18d00:	add	r1, pc, r1
   18d04:	ldr	r2, [pc, #88]	; 18d64 <flatcc_builder_append_union_vector@@Base+0xa0>
   18d08:	add	r3, pc, r2
   18d0c:	movw	r2, #1692	; 0x69c
   18d10:	bl	127a8 <__assert_fail@plt>
   18d14:	ldr	r2, [pc, #76]	; 18d68 <flatcc_builder_append_union_vector@@Base+0xa4>
   18d18:	ldr	r0, [sp, #8]
   18d1c:	ldr	r1, [sp]
   18d20:	bl	15b44 <flatcc_builder_extend_vector@@Base+0x6c>
   18d24:	cmp	r0, #0
   18d28:	beq	18d38 <flatcc_builder_append_union_vector@@Base+0x74>
   18d2c:	movw	r0, #0
   18d30:	str	r0, [fp, #-4]
   18d34:	b	18d50 <flatcc_builder_append_union_vector@@Base+0x8c>
   18d38:	ldr	r0, [sp, #8]
   18d3c:	ldr	r1, [sp, #4]
   18d40:	ldr	r2, [sp]
   18d44:	lsl	r2, r2, #3
   18d48:	bl	15d2c <flatcc_builder_vector_push@@Base+0x110>
   18d4c:	str	r0, [fp, #-4]
   18d50:	ldr	r0, [fp, #-4]
   18d54:	mov	sp, fp
   18d58:	pop	{fp, pc}
   18d5c:	andeq	r5, r0, r9, lsr r7
   18d60:	strdeq	r4, [r0], -r8
   18d64:	andeq	r5, r0, r0, ror #16
   18d68:	svcne	0x00ffffff

00018d6c <flatcc_builder_create_string@@Base>:
   18d6c:	push	{fp, lr}
   18d70:	mov	fp, sp
   18d74:	sub	sp, sp, #96	; 0x60
   18d78:	str	r0, [fp, #-8]
   18d7c:	str	r1, [fp, #-12]
   18d80:	str	r2, [fp, #-16]
   18d84:	ldr	r0, [fp, #-16]
   18d88:	cmn	r0, #1
   18d8c:	bls	18d9c <flatcc_builder_create_string@@Base+0x30>
   18d90:	movw	r0, #0
   18d94:	str	r0, [fp, #-4]
   18d98:	b	18eb8 <flatcc_builder_create_string@@Base+0x14c>
   18d9c:	ldr	r0, [fp, #-16]
   18da0:	bl	14cc0 <flatcc_builder_embed_buffer@@Base+0x388>
   18da4:	str	r0, [fp, #-24]	; 0xffffffe8
   18da8:	ldr	r0, [fp, #-8]
   18dac:	ldr	r1, [fp, #-16]
   18db0:	add	r1, r1, #1
   18db4:	mov	r2, #4
   18db8:	bl	14c8c <flatcc_builder_embed_buffer@@Base+0x354>
   18dbc:	add	r0, r0, #1
   18dc0:	str	r0, [fp, #-20]	; 0xffffffec
   18dc4:	mov	r0, #0
   18dc8:	str	r0, [sp]
   18dcc:	str	r0, [sp, #4]
   18dd0:	ldr	r0, [sp]
   18dd4:	add	r0, r0, #4
   18dd8:	str	r0, [sp]
   18ddc:	mov	r0, sp
   18de0:	add	r0, r0, #8
   18de4:	ldr	r1, [sp, #4]
   18de8:	sub	r2, fp, #24
   18dec:	str	r2, [r0, r1, lsl #3]
   18df0:	ldr	r1, [sp, #4]
   18df4:	add	r0, r0, r1, lsl #3
   18df8:	movw	r1, #4
   18dfc:	str	r1, [r0, #4]
   18e00:	ldr	r0, [sp, #4]
   18e04:	add	r0, r0, #1
   18e08:	str	r0, [sp, #4]
   18e0c:	ldr	r0, [fp, #-16]
   18e10:	cmp	r0, #0
   18e14:	bls	18e58 <flatcc_builder_create_string@@Base+0xec>
   18e18:	ldr	r0, [fp, #-16]
   18e1c:	ldr	r1, [sp]
   18e20:	add	r0, r1, r0
   18e24:	str	r0, [sp]
   18e28:	ldr	r0, [fp, #-12]
   18e2c:	mov	r1, sp
   18e30:	add	r1, r1, #8
   18e34:	ldr	r2, [sp, #4]
   18e38:	str	r0, [r1, r2, lsl #3]
   18e3c:	ldr	r0, [fp, #-16]
   18e40:	ldr	r2, [sp, #4]
   18e44:	add	r1, r1, r2, lsl #3
   18e48:	str	r0, [r1, #4]
   18e4c:	ldr	r0, [sp, #4]
   18e50:	add	r0, r0, #1
   18e54:	str	r0, [sp, #4]
   18e58:	ldr	r0, [fp, #-20]	; 0xffffffec
   18e5c:	cmp	r0, #0
   18e60:	bls	18ea8 <flatcc_builder_create_string@@Base+0x13c>
   18e64:	ldr	r0, [fp, #-20]	; 0xffffffec
   18e68:	ldr	r1, [sp]
   18e6c:	add	r0, r1, r0
   18e70:	str	r0, [sp]
   18e74:	mov	r0, sp
   18e78:	add	r0, r0, #8
   18e7c:	ldr	r1, [sp, #4]
   18e80:	ldr	r2, [pc, #60]	; 18ec4 <flatcc_builder_create_string@@Base+0x158>
   18e84:	ldr	r2, [pc, r2]
   18e88:	str	r2, [r0, r1, lsl #3]
   18e8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   18e90:	ldr	r2, [sp, #4]
   18e94:	add	r0, r0, r2, lsl #3
   18e98:	str	r1, [r0, #4]
   18e9c:	ldr	r0, [sp, #4]
   18ea0:	add	r0, r0, #1
   18ea4:	str	r0, [sp, #4]
   18ea8:	ldr	r0, [fp, #-8]
   18eac:	mov	r1, sp
   18eb0:	bl	14cd4 <flatcc_builder_embed_buffer@@Base+0x39c>
   18eb4:	str	r0, [fp, #-4]
   18eb8:	ldr	r0, [fp, #-4]
   18ebc:	mov	sp, fp
   18ec0:	pop	{fp, pc}
   18ec4:			; <UNDEFINED> instruction: 0x000161b8

00018ec8 <flatcc_builder_create_string_str@@Base>:
   18ec8:	push	{fp, lr}
   18ecc:	mov	fp, sp
   18ed0:	sub	sp, sp, #24
   18ed4:	str	r0, [fp, #-4]
   18ed8:	str	r1, [fp, #-8]
   18edc:	ldr	r0, [fp, #-4]
   18ee0:	ldr	r1, [fp, #-8]
   18ee4:	ldr	r2, [fp, #-8]
   18ee8:	str	r0, [sp, #12]
   18eec:	mov	r0, r2
   18ef0:	str	r1, [sp, #8]
   18ef4:	bl	12760 <strlen@plt>
   18ef8:	ldr	r1, [sp, #12]
   18efc:	str	r0, [sp, #4]
   18f00:	mov	r0, r1
   18f04:	ldr	r1, [sp, #8]
   18f08:	ldr	r2, [sp, #4]
   18f0c:	bl	18d6c <flatcc_builder_create_string@@Base>
   18f10:	mov	sp, fp
   18f14:	pop	{fp, pc}

00018f18 <flatcc_builder_create_string_strn@@Base>:
   18f18:	push	{fp, lr}
   18f1c:	mov	fp, sp
   18f20:	sub	sp, sp, #24
   18f24:	str	r0, [fp, #-4]
   18f28:	str	r1, [fp, #-8]
   18f2c:	str	r2, [sp, #12]
   18f30:	ldr	r0, [fp, #-4]
   18f34:	ldr	r1, [fp, #-8]
   18f38:	ldr	r2, [fp, #-8]
   18f3c:	ldr	r3, [sp, #12]
   18f40:	str	r0, [sp, #8]
   18f44:	mov	r0, r2
   18f48:	str	r1, [sp, #4]
   18f4c:	mov	r1, r3
   18f50:	bl	1620c <flatcc_builder_append_string_strn@@Base+0x5c>
   18f54:	ldr	r1, [sp, #8]
   18f58:	str	r0, [sp]
   18f5c:	mov	r0, r1
   18f60:	ldr	r1, [sp, #4]
   18f64:	ldr	r2, [sp]
   18f68:	bl	18d6c <flatcc_builder_create_string@@Base>
   18f6c:	mov	sp, fp
   18f70:	pop	{fp, pc}

00018f74 <flatcc_builder_end_string@@Base>:
   18f74:	push	{fp, lr}
   18f78:	mov	fp, sp
   18f7c:	sub	sp, sp, #16
   18f80:	str	r0, [sp, #8]
   18f84:	ldr	r0, [sp, #8]
   18f88:	ldr	r0, [r0, #32]
   18f8c:	ldrh	r0, [r0, #14]
   18f90:	cmp	r0, #6
   18f94:	bne	18f9c <flatcc_builder_end_string@@Base+0x28>
   18f98:	b	18fbc <flatcc_builder_end_string@@Base+0x48>
   18f9c:	ldr	r0, [pc, #168]	; 1904c <flatcc_builder_end_string@@Base+0xd8>
   18fa0:	add	r0, pc, r0
   18fa4:	ldr	r1, [pc, #164]	; 19050 <flatcc_builder_end_string@@Base+0xdc>
   18fa8:	add	r1, pc, r1
   18fac:	ldr	r2, [pc, #160]	; 19054 <flatcc_builder_end_string@@Base+0xe0>
   18fb0:	add	r3, pc, r2
   18fb4:	movw	r2, #1732	; 0x6c4
   18fb8:	bl	127a8 <__assert_fail@plt>
   18fbc:	ldr	r0, [sp, #8]
   18fc0:	ldr	r0, [r0, #32]
   18fc4:	ldr	r0, [r0, #20]
   18fc8:	ldr	r1, [sp, #8]
   18fcc:	ldr	r1, [r1, #20]
   18fd0:	cmp	r0, r1
   18fd4:	bne	18fdc <flatcc_builder_end_string@@Base+0x68>
   18fd8:	b	18ffc <flatcc_builder_end_string@@Base+0x88>
   18fdc:	ldr	r0, [pc, #116]	; 19058 <flatcc_builder_end_string@@Base+0xe4>
   18fe0:	add	r0, pc, r0
   18fe4:	ldr	r1, [pc, #112]	; 1905c <flatcc_builder_end_string@@Base+0xe8>
   18fe8:	add	r1, pc, r1
   18fec:	ldr	r2, [pc, #108]	; 19060 <flatcc_builder_end_string@@Base+0xec>
   18ff0:	add	r3, pc, r2
   18ff4:	movw	r2, #1733	; 0x6c5
   18ff8:	bl	127a8 <__assert_fail@plt>
   18ffc:	ldr	r0, [sp, #8]
   19000:	ldr	r1, [sp, #8]
   19004:	ldr	r1, [r1, #16]
   19008:	ldr	r2, [sp, #8]
   1900c:	ldr	r2, [r2, #20]
   19010:	bl	18d6c <flatcc_builder_create_string@@Base>
   19014:	str	r0, [sp, #4]
   19018:	movw	r1, #0
   1901c:	cmp	r1, r0
   19020:	bne	19030 <flatcc_builder_end_string@@Base+0xbc>
   19024:	movw	r0, #0
   19028:	str	r0, [fp, #-4]
   1902c:	b	19040 <flatcc_builder_end_string@@Base+0xcc>
   19030:	ldr	r0, [sp, #8]
   19034:	bl	157c8 <flatcc_builder_end_buffer@@Base+0x164>
   19038:	ldr	r0, [sp, #4]
   1903c:	str	r0, [fp, #-4]
   19040:	ldr	r0, [fp, #-4]
   19044:	mov	sp, fp
   19048:	pop	{fp, pc}
   1904c:	muleq	r0, r4, sp
   19050:	andeq	r4, r0, r0, asr r8
   19054:	andeq	r5, r0, r7, lsr r6
   19058:	andeq	r5, r0, sl, asr #12
   1905c:	andeq	r4, r0, r0, lsl r8
   19060:	strdeq	r5, [r0], -r7

00019064 <flatcc_builder_string_edit@@Base>:
   19064:	sub	sp, sp, #4
   19068:	str	r0, [sp]
   1906c:	ldr	r0, [sp]
   19070:	ldr	r0, [r0, #16]
   19074:	add	sp, sp, #4
   19078:	bx	lr

0001907c <flatcc_builder_string_len@@Base>:
   1907c:	sub	sp, sp, #4
   19080:	str	r0, [sp]
   19084:	ldr	r0, [sp]
   19088:	ldr	r0, [r0, #32]
   1908c:	ldr	r0, [r0, #20]
   19090:	add	sp, sp, #4
   19094:	bx	lr
   19098:	push	{fp, lr}
   1909c:	mov	fp, sp
   190a0:	sub	sp, sp, #24
   190a4:	str	r0, [fp, #-8]
   190a8:	str	r1, [sp, #12]
   190ac:	strh	r2, [sp, #10]
   190b0:	strh	r3, [sp, #8]
   190b4:	ldr	r0, [fp, #-8]
   190b8:	ldr	r0, [r0, #20]
   190bc:	ldrh	r1, [sp, #10]
   190c0:	add	r0, r0, r1
   190c4:	sub	r0, r0, #1
   190c8:	ldrh	r1, [sp, #10]
   190cc:	sub	r1, r1, #1
   190d0:	mvn	r2, #0
   190d4:	eor	r1, r1, r2
   190d8:	and	r0, r0, r1
   190dc:	str	r0, [sp, #4]
   190e0:	ldr	r0, [sp, #4]
   190e4:	ldr	r1, [sp, #12]
   190e8:	add	r0, r0, r1
   190ec:	ldr	r1, [fp, #-8]
   190f0:	str	r0, [r1, #20]
   190f4:	ldr	r1, [fp, #-8]
   190f8:	ldr	r1, [r1, #24]
   190fc:	cmp	r0, r1
   19100:	bcc	19134 <flatcc_builder_string_len@@Base+0xb8>
   19104:	ldr	r0, [fp, #-8]
   19108:	ldr	r1, [fp, #-8]
   1910c:	ldr	r1, [r1, #20]
   19110:	add	r1, r1, #1
   19114:	movw	r2, #65532	; 0xfffc
   19118:	bl	19adc <flatcc_builder_get_emit_context@@Base+0x40>
   1911c:	cmp	r0, #0
   19120:	beq	19130 <flatcc_builder_string_len@@Base+0xb4>
   19124:	movw	r0, #0
   19128:	str	r0, [fp, #-4]
   1912c:	b	19188 <flatcc_builder_string_len@@Base+0x10c>
   19130:	b	19134 <flatcc_builder_string_len@@Base+0xb8>
   19134:	ldr	r0, [sp, #4]
   19138:	add	r0, r0, #4
   1913c:	ldr	r1, [fp, #-8]
   19140:	ldr	r1, [r1, #4]
   19144:	ldrh	r2, [sp, #8]
   19148:	add	r1, r1, r2, lsl #1
   1914c:	strh	r0, [r1]
   19150:	ldrh	r0, [sp, #8]
   19154:	ldr	r1, [fp, #-8]
   19158:	ldrh	r1, [r1, #8]
   1915c:	cmp	r0, r1
   19160:	blt	19174 <flatcc_builder_string_len@@Base+0xf8>
   19164:	ldrh	r0, [sp, #8]
   19168:	add	r0, r0, #1
   1916c:	ldr	r1, [fp, #-8]
   19170:	strh	r0, [r1, #8]
   19174:	ldr	r0, [fp, #-8]
   19178:	ldr	r0, [r0, #16]
   1917c:	ldr	r1, [sp, #4]
   19180:	add	r0, r0, r1
   19184:	str	r0, [fp, #-4]
   19188:	ldr	r0, [fp, #-4]
   1918c:	mov	sp, fp
   19190:	pop	{fp, pc}

00019194 <flatcc_builder_table_edit@@Base>:
   19194:	push	{fp, lr}
   19198:	mov	fp, sp
   1919c:	sub	sp, sp, #8
   191a0:	str	r0, [sp, #4]
   191a4:	str	r1, [sp]
   191a8:	ldr	r0, [sp, #4]
   191ac:	ldr	r0, [r0, #32]
   191b0:	ldrh	r0, [r0, #14]
   191b4:	cmp	r0, #3
   191b8:	bne	191c0 <flatcc_builder_table_edit@@Base+0x2c>
   191bc:	b	191e0 <flatcc_builder_table_edit@@Base+0x4c>
   191c0:	ldr	r0, [pc, #68]	; 1920c <flatcc_builder_table_edit@@Base+0x78>
   191c4:	add	r0, pc, r0
   191c8:	ldr	r1, [pc, #64]	; 19210 <flatcc_builder_table_edit@@Base+0x7c>
   191cc:	add	r1, pc, r1
   191d0:	ldr	r2, [pc, #60]	; 19214 <flatcc_builder_table_edit@@Base+0x80>
   191d4:	add	r3, pc, r2
   191d8:	movw	r2, #1794	; 0x702
   191dc:	bl	127a8 <__assert_fail@plt>
   191e0:	ldr	r0, [sp, #4]
   191e4:	ldr	r0, [r0, #16]
   191e8:	ldr	r1, [sp, #4]
   191ec:	ldr	r1, [r1, #20]
   191f0:	add	r0, r0, r1
   191f4:	ldr	r1, [sp]
   191f8:	movw	r2, #0
   191fc:	sub	r1, r2, r1
   19200:	add	r0, r0, r1
   19204:	mov	sp, fp
   19208:	pop	{fp, pc}
   1920c:	andeq	r4, r0, r0, ror #28
   19210:	andeq	r4, r0, ip, lsr #12
   19214:	andeq	r5, r0, r8, lsl #10

00019218 <flatcc_builder_table_add_copy@@Base>:
   19218:	push	{fp, lr}
   1921c:	mov	fp, sp
   19220:	sub	sp, sp, #24
   19224:	ldr	ip, [fp, #8]
   19228:	str	r0, [fp, #-4]
   1922c:	str	r1, [fp, #-8]
   19230:	str	r2, [sp, #12]
   19234:	str	r3, [sp, #8]
   19238:	strh	ip, [sp, #6]
   1923c:	ldr	r0, [fp, #-4]
   19240:	ldr	r1, [fp, #-8]
   19244:	ldr	r2, [sp, #8]
   19248:	ldrh	r3, [sp, #6]
   1924c:	bl	182ec <flatcc_builder_table_add@@Base>
   19250:	str	r0, [sp]
   19254:	movw	r1, #0
   19258:	cmp	r0, r1
   1925c:	beq	19270 <flatcc_builder_table_add_copy@@Base+0x58>
   19260:	ldr	r0, [sp]
   19264:	ldr	r1, [sp, #12]
   19268:	ldr	r2, [sp, #8]
   1926c:	bl	12718 <memcpy@plt>
   19270:	ldr	r0, [sp]
   19274:	mov	sp, fp
   19278:	pop	{fp, pc}
   1927c:	push	{fp, lr}
   19280:	mov	fp, sp
   19284:	sub	sp, sp, #16
   19288:	str	r0, [sp, #8]
   1928c:	strh	r1, [sp, #6]
   19290:	ldr	r0, [sp, #8]
   19294:	ldr	r0, [r0, #20]
   19298:	add	r0, r0, #4
   1929c:	sub	r0, r0, #1
   192a0:	mvn	r1, #3
   192a4:	and	r0, r0, r1
   192a8:	str	r0, [sp]
   192ac:	ldr	r0, [sp]
   192b0:	add	r0, r0, #4
   192b4:	ldr	r1, [sp, #8]
   192b8:	str	r0, [r1, #20]
   192bc:	ldr	r1, [sp, #8]
   192c0:	ldr	r1, [r1, #24]
   192c4:	cmp	r0, r1
   192c8:	bls	192f8 <flatcc_builder_table_add_copy@@Base+0xe0>
   192cc:	ldr	r0, [sp, #8]
   192d0:	ldr	r1, [sp, #8]
   192d4:	ldr	r1, [r1, #20]
   192d8:	movw	r2, #65532	; 0xfffc
   192dc:	bl	19adc <flatcc_builder_get_emit_context@@Base+0x40>
   192e0:	cmp	r0, #0
   192e4:	beq	192f4 <flatcc_builder_table_add_copy@@Base+0xdc>
   192e8:	movw	r0, #0
   192ec:	str	r0, [fp, #-4]
   192f0:	b	19364 <flatcc_builder_table_add_copy@@Base+0x14c>
   192f4:	b	192f8 <flatcc_builder_table_add_copy@@Base+0xe0>
   192f8:	ldr	r0, [sp]
   192fc:	add	r0, r0, #4
   19300:	ldr	r1, [sp, #8]
   19304:	ldr	r1, [r1, #4]
   19308:	ldrh	r2, [sp, #6]
   1930c:	add	r1, r1, r2, lsl #1
   19310:	strh	r0, [r1]
   19314:	ldrh	r0, [sp, #6]
   19318:	ldr	r1, [sp, #8]
   1931c:	ldrh	r1, [r1, #8]
   19320:	cmp	r0, r1
   19324:	blt	19338 <flatcc_builder_table_add_copy@@Base+0x120>
   19328:	ldrh	r0, [sp, #6]
   1932c:	add	r0, r0, #1
   19330:	ldr	r1, [sp, #8]
   19334:	strh	r0, [r1, #8]
   19338:	ldr	r0, [sp]
   1933c:	ldr	r1, [sp, #8]
   19340:	ldr	r2, [r1]
   19344:	add	r3, r2, #2
   19348:	str	r3, [r1]
   1934c:	strh	r0, [r2]
   19350:	ldr	r0, [sp, #8]
   19354:	ldr	r0, [r0, #16]
   19358:	ldr	r1, [sp]
   1935c:	add	r0, r0, r1
   19360:	str	r0, [fp, #-4]
   19364:	ldr	r0, [fp, #-4]
   19368:	mov	sp, fp
   1936c:	pop	{fp, pc}

00019370 <flatcc_builder_push_buffer_alignment@@Base>:
   19370:	sub	sp, sp, #8
   19374:	str	r0, [sp, #4]
   19378:	ldr	r0, [sp, #4]
   1937c:	ldrh	r0, [r0, #128]	; 0x80
   19380:	strh	r0, [sp, #2]
   19384:	ldr	r0, [sp, #4]
   19388:	movw	r1, #4
   1938c:	strh	r1, [r0, #128]	; 0x80
   19390:	ldrh	r0, [sp, #2]
   19394:	add	sp, sp, #8
   19398:	bx	lr

0001939c <flatcc_builder_pop_buffer_alignment@@Base>:
   1939c:	push	{fp, lr}
   193a0:	mov	fp, sp
   193a4:	sub	sp, sp, #8
   193a8:	str	r0, [sp, #4]
   193ac:	strh	r1, [sp, #2]
   193b0:	ldr	r0, [sp, #4]
   193b4:	ldrh	r1, [sp, #2]
   193b8:	bl	151a0 <flatcc_builder_create_buffer@@Base+0x3a8>
   193bc:	mov	sp, fp
   193c0:	pop	{fp, pc}

000193c4 <flatcc_builder_get_buffer_alignment@@Base>:
   193c4:	sub	sp, sp, #4
   193c8:	str	r0, [sp]
   193cc:	ldr	r0, [sp]
   193d0:	ldrh	r0, [r0, #128]	; 0x80
   193d4:	add	sp, sp, #4
   193d8:	bx	lr

000193dc <flatcc_builder_set_vtable_clustering@@Base>:
   193dc:	sub	sp, sp, #8
   193e0:	str	r0, [sp, #4]
   193e4:	str	r1, [sp]
   193e8:	ldr	r0, [sp]
   193ec:	cmp	r0, #0
   193f0:	movw	r0, #0
   193f4:	movne	r0, #1
   193f8:	mvn	r1, #0
   193fc:	eor	r0, r0, r1
   19400:	and	r0, r0, #1
   19404:	ldr	r1, [sp, #4]
   19408:	str	r0, [r1, #180]	; 0xb4
   1940c:	add	sp, sp, #8
   19410:	bx	lr

00019414 <flatcc_builder_set_block_align@@Base>:
   19414:	sub	sp, sp, #8
   19418:	str	r0, [sp, #4]
   1941c:	strh	r1, [sp, #2]
   19420:	ldrh	r0, [sp, #2]
   19424:	ldr	r1, [sp, #4]
   19428:	strh	r0, [r1, #132]	; 0x84
   1942c:	add	sp, sp, #8
   19430:	bx	lr

00019434 <flatcc_builder_get_level@@Base>:
   19434:	sub	sp, sp, #4
   19438:	str	r0, [sp]
   1943c:	ldr	r0, [sp]
   19440:	ldr	r0, [r0, #156]	; 0x9c
   19444:	add	sp, sp, #4
   19448:	bx	lr

0001944c <flatcc_builder_set_max_level@@Base>:
   1944c:	sub	sp, sp, #8
   19450:	str	r0, [sp, #4]
   19454:	str	r1, [sp]
   19458:	ldr	r0, [sp]
   1945c:	ldr	r1, [sp, #4]
   19460:	str	r0, [r1, #176]	; 0xb0
   19464:	ldr	r0, [sp, #4]
   19468:	ldr	r0, [r0, #160]	; 0xa0
   1946c:	ldr	r1, [sp, #4]
   19470:	ldr	r1, [r1, #176]	; 0xb0
   19474:	cmp	r0, r1
   19478:	bge	1948c <flatcc_builder_set_max_level@@Base+0x40>
   1947c:	ldr	r0, [sp, #4]
   19480:	ldr	r0, [r0, #176]	; 0xb0
   19484:	ldr	r1, [sp, #4]
   19488:	str	r0, [r1, #160]	; 0xa0
   1948c:	add	sp, sp, #8
   19490:	bx	lr

00019494 <flatcc_builder_get_buffer_size@@Base>:
   19494:	sub	sp, sp, #4
   19498:	str	r0, [sp]
   1949c:	ldr	r0, [sp]
   194a0:	ldr	r0, [r0, #140]	; 0x8c
   194a4:	ldr	r1, [sp]
   194a8:	ldr	r1, [r1, #136]	; 0x88
   194ac:	sub	r0, r0, r1
   194b0:	add	sp, sp, #4
   194b4:	bx	lr

000194b8 <flatcc_builder_get_buffer_start@@Base>:
   194b8:	sub	sp, sp, #4
   194bc:	str	r0, [sp]
   194c0:	ldr	r0, [sp]
   194c4:	ldr	r0, [r0, #136]	; 0x88
   194c8:	add	sp, sp, #4
   194cc:	bx	lr

000194d0 <flatcc_builder_get_buffer_end@@Base>:
   194d0:	sub	sp, sp, #4
   194d4:	str	r0, [sp]
   194d8:	ldr	r0, [sp]
   194dc:	ldr	r0, [r0, #140]	; 0x8c
   194e0:	add	sp, sp, #4
   194e4:	bx	lr

000194e8 <flatcc_builder_set_vtable_cache_limit@@Base>:
   194e8:	sub	sp, sp, #8
   194ec:	str	r0, [sp, #4]
   194f0:	str	r1, [sp]
   194f4:	ldr	r0, [sp]
   194f8:	ldr	r1, [sp, #4]
   194fc:	str	r0, [r1, #172]	; 0xac
   19500:	add	sp, sp, #8
   19504:	bx	lr

00019508 <flatcc_builder_set_identifier@@Base>:
   19508:	sub	sp, sp, #16
   1950c:	str	r0, [sp, #12]
   19510:	str	r1, [sp, #8]
   19514:	ldr	r0, [sp, #12]
   19518:	add	r0, r0, #168	; 0xa8
   1951c:	ldr	r1, [sp, #8]
   19520:	movw	r2, #0
   19524:	cmp	r1, r2
   19528:	str	r0, [sp, #4]
   1952c:	beq	1953c <flatcc_builder_set_identifier@@Base+0x34>
   19530:	ldr	r0, [sp, #8]
   19534:	str	r0, [sp]
   19538:	b	1954c <flatcc_builder_set_identifier@@Base+0x44>
   1953c:	ldr	r0, [pc, #56]	; 1957c <flatcc_builder_set_identifier@@Base+0x74>
   19540:	ldr	r0, [pc, r0]
   19544:	str	r0, [sp]
   19548:	b	1954c <flatcc_builder_set_identifier@@Base+0x44>
   1954c:	ldr	r0, [sp]
   19550:	ldrb	r1, [r0]
   19554:	ldr	r2, [sp, #4]
   19558:	strb	r1, [r2]
   1955c:	ldrb	r1, [r0, #1]
   19560:	strb	r1, [r2, #1]
   19564:	ldrb	r1, [r0, #2]
   19568:	strb	r1, [r2, #2]
   1956c:	ldrb	r0, [r0, #3]
   19570:	strb	r0, [r2, #3]
   19574:	add	sp, sp, #16
   19578:	bx	lr
   1957c:	strdeq	r5, [r1], -ip

00019580 <flatcc_builder_get_type@@Base>:
   19580:	sub	sp, sp, #8
   19584:	str	r0, [sp, #4]
   19588:	ldr	r0, [sp, #4]
   1958c:	ldr	r0, [r0, #32]
   19590:	movw	r1, #0
   19594:	cmp	r0, r1
   19598:	beq	195b0 <flatcc_builder_get_type@@Base+0x30>
   1959c:	ldr	r0, [sp, #4]
   195a0:	ldr	r0, [r0, #32]
   195a4:	ldrh	r0, [r0, #14]
   195a8:	str	r0, [sp]
   195ac:	b	195bc <flatcc_builder_get_type@@Base+0x3c>
   195b0:	movw	r0, #0
   195b4:	str	r0, [sp]
   195b8:	b	195bc <flatcc_builder_get_type@@Base+0x3c>
   195bc:	ldr	r0, [sp]
   195c0:	add	sp, sp, #8
   195c4:	bx	lr

000195c8 <flatcc_builder_get_type_at@@Base>:
   195c8:	sub	sp, sp, #12
   195cc:	str	r0, [sp, #4]
   195d0:	str	r1, [sp]
   195d4:	ldr	r0, [sp]
   195d8:	cmp	r0, #1
   195dc:	blt	195f4 <flatcc_builder_get_type_at@@Base+0x2c>
   195e0:	ldr	r0, [sp]
   195e4:	ldr	r1, [sp, #4]
   195e8:	ldr	r1, [r1, #156]	; 0x9c
   195ec:	cmp	r0, r1
   195f0:	ble	19600 <flatcc_builder_get_type_at@@Base+0x38>
   195f4:	movw	r0, #0
   195f8:	str	r0, [sp, #8]
   195fc:	b	1962c <flatcc_builder_get_type_at@@Base+0x64>
   19600:	ldr	r0, [sp, #4]
   19604:	ldr	r0, [r0, #32]
   19608:	ldr	r1, [sp]
   1960c:	ldr	r2, [sp, #4]
   19610:	ldr	r2, [r2, #156]	; 0x9c
   19614:	sub	r1, r1, r2
   19618:	movw	r2, #36	; 0x24
   1961c:	mul	r1, r1, r2
   19620:	add	r0, r0, r1
   19624:	ldrh	r0, [r0, #14]
   19628:	str	r0, [sp, #8]
   1962c:	ldr	r0, [sp, #8]
   19630:	add	sp, sp, #12
   19634:	bx	lr

00019638 <flatcc_builder_get_direct_buffer@@Base>:
   19638:	push	{fp, lr}
   1963c:	mov	fp, sp
   19640:	sub	sp, sp, #16
   19644:	str	r0, [sp, #8]
   19648:	str	r1, [sp, #4]
   1964c:	ldr	r0, [sp, #8]
   19650:	ldr	r0, [r0, #184]	; 0xb8
   19654:	cmp	r0, #0
   19658:	beq	19674 <flatcc_builder_get_direct_buffer@@Base+0x3c>
   1965c:	ldr	r0, [sp, #8]
   19660:	add	r0, r0, #188	; 0xbc
   19664:	ldr	r1, [sp, #4]
   19668:	bl	196a8 <flatcc_builder_get_direct_buffer@@Base+0x70>
   1966c:	str	r0, [fp, #-4]
   19670:	b	1969c <flatcc_builder_get_direct_buffer@@Base+0x64>
   19674:	ldr	r0, [sp, #4]
   19678:	movw	r1, #0
   1967c:	cmp	r0, r1
   19680:	beq	19690 <flatcc_builder_get_direct_buffer@@Base+0x58>
   19684:	ldr	r0, [sp, #4]
   19688:	movw	r1, #0
   1968c:	str	r1, [r0]
   19690:	b	19694 <flatcc_builder_get_direct_buffer@@Base+0x5c>
   19694:	movw	r0, #0
   19698:	str	r0, [fp, #-4]
   1969c:	ldr	r0, [fp, #-4]
   196a0:	mov	sp, fp
   196a4:	pop	{fp, pc}
   196a8:	sub	sp, sp, #12
   196ac:	str	r0, [sp, #4]
   196b0:	str	r1, [sp]
   196b4:	ldr	r0, [sp, #4]
   196b8:	ldr	r0, [r0]
   196bc:	ldr	r1, [sp, #4]
   196c0:	ldr	r1, [r1, #4]
   196c4:	cmp	r0, r1
   196c8:	bne	196fc <flatcc_builder_get_direct_buffer@@Base+0xc4>
   196cc:	ldr	r0, [sp]
   196d0:	movw	r1, #0
   196d4:	cmp	r0, r1
   196d8:	beq	196ec <flatcc_builder_get_direct_buffer@@Base+0xb4>
   196dc:	ldr	r0, [sp, #4]
   196e0:	ldr	r0, [r0, #24]
   196e4:	ldr	r1, [sp]
   196e8:	str	r0, [r1]
   196ec:	ldr	r0, [sp, #4]
   196f0:	ldr	r0, [r0, #8]
   196f4:	str	r0, [sp, #8]
   196f8:	b	19720 <flatcc_builder_get_direct_buffer@@Base+0xe8>
   196fc:	ldr	r0, [sp]
   19700:	movw	r1, #0
   19704:	cmp	r0, r1
   19708:	beq	19718 <flatcc_builder_get_direct_buffer@@Base+0xe0>
   1970c:	ldr	r0, [sp]
   19710:	movw	r1, #0
   19714:	str	r1, [r0]
   19718:	movw	r0, #0
   1971c:	str	r0, [sp, #8]
   19720:	ldr	r0, [sp, #8]
   19724:	add	sp, sp, #12
   19728:	bx	lr

0001972c <flatcc_builder_copy_buffer@@Base>:
   1972c:	push	{fp, lr}
   19730:	mov	fp, sp
   19734:	sub	sp, sp, #16
   19738:	str	r0, [sp, #8]
   1973c:	str	r1, [sp, #4]
   19740:	str	r2, [sp]
   19744:	ldr	r0, [sp, #8]
   19748:	ldr	r0, [r0, #184]	; 0xb8
   1974c:	cmp	r0, #0
   19750:	bne	19760 <flatcc_builder_copy_buffer@@Base+0x34>
   19754:	movw	r0, #0
   19758:	str	r0, [fp, #-4]
   1975c:	b	197b4 <flatcc_builder_copy_buffer@@Base+0x88>
   19760:	ldr	r0, [sp, #8]
   19764:	add	r0, r0, #188	; 0xbc
   19768:	ldr	r1, [sp, #4]
   1976c:	ldr	r2, [sp]
   19770:	bl	1a41c <flatcc_emitter_copy_buffer@@Base>
   19774:	str	r0, [sp, #4]
   19778:	ldr	r0, [sp, #4]
   1977c:	movw	r1, #0
   19780:	cmp	r0, r1
   19784:	beq	1978c <flatcc_builder_copy_buffer@@Base+0x60>
   19788:	b	197ac <flatcc_builder_copy_buffer@@Base+0x80>
   1978c:	ldr	r0, [pc, #44]	; 197c0 <flatcc_builder_copy_buffer@@Base+0x94>
   19790:	add	r0, pc, r0
   19794:	ldr	r1, [pc, #40]	; 197c4 <flatcc_builder_copy_buffer@@Base+0x98>
   19798:	add	r1, pc, r1
   1979c:	ldr	r2, [pc, #36]	; 197c8 <flatcc_builder_copy_buffer@@Base+0x9c>
   197a0:	add	r3, pc, r2
   197a4:	movw	r2, #1926	; 0x786
   197a8:	bl	127a8 <__assert_fail@plt>
   197ac:	ldr	r0, [sp, #4]
   197b0:	str	r0, [fp, #-4]
   197b4:	ldr	r0, [fp, #-4]
   197b8:	mov	sp, fp
   197bc:	pop	{fp, pc}
   197c0:	ldrdeq	r4, [r0], -r3
   197c4:	andeq	r4, r0, r0, rrx
   197c8:	andeq	r4, r0, r7, asr #31

000197cc <flatcc_builder_finalize_buffer@@Base>:
   197cc:	push	{fp, lr}
   197d0:	mov	fp, sp
   197d4:	sub	sp, sp, #16
   197d8:	str	r0, [fp, #-4]
   197dc:	str	r1, [sp, #8]
   197e0:	ldr	r0, [fp, #-4]
   197e4:	bl	19494 <flatcc_builder_get_buffer_size@@Base>
   197e8:	str	r0, [sp]
   197ec:	ldr	r0, [sp, #8]
   197f0:	movw	r1, #0
   197f4:	cmp	r0, r1
   197f8:	beq	19808 <flatcc_builder_finalize_buffer@@Base+0x3c>
   197fc:	ldr	r0, [sp]
   19800:	ldr	r1, [sp, #8]
   19804:	str	r0, [r1]
   19808:	ldr	r0, [sp]
   1980c:	bl	1273c <malloc@plt>
   19810:	str	r0, [sp, #4]
   19814:	ldr	r0, [sp, #4]
   19818:	movw	r1, #0
   1981c:	cmp	r0, r1
   19820:	bne	19844 <flatcc_builder_finalize_buffer@@Base+0x78>
   19824:	ldr	r0, [pc, #144]	; 198bc <flatcc_builder_finalize_buffer@@Base+0xf0>
   19828:	add	r0, pc, r0
   1982c:	ldr	r1, [pc, #140]	; 198c0 <flatcc_builder_finalize_buffer@@Base+0xf4>
   19830:	add	r1, pc, r1
   19834:	ldr	r2, [pc, #136]	; 198c4 <flatcc_builder_finalize_buffer@@Base+0xf8>
   19838:	add	r3, pc, r2
   1983c:	movw	r2, #1944	; 0x798
   19840:	bl	127a8 <__assert_fail@plt>
   19844:	ldr	r0, [fp, #-4]
   19848:	ldr	r1, [sp, #4]
   1984c:	ldr	r2, [sp]
   19850:	bl	1972c <flatcc_builder_copy_buffer@@Base>
   19854:	movw	r1, #0
   19858:	cmp	r0, r1
   1985c:	bne	19880 <flatcc_builder_finalize_buffer@@Base+0xb4>
   19860:	ldr	r0, [pc, #96]	; 198c8 <flatcc_builder_finalize_buffer@@Base+0xfc>
   19864:	add	r0, pc, r0
   19868:	ldr	r1, [pc, #92]	; 198cc <flatcc_builder_finalize_buffer@@Base+0x100>
   1986c:	add	r1, pc, r1
   19870:	ldr	r2, [pc, #88]	; 198d0 <flatcc_builder_finalize_buffer@@Base+0x104>
   19874:	add	r3, pc, r2
   19878:	movw	r2, #1948	; 0x79c
   1987c:	bl	127a8 <__assert_fail@plt>
   19880:	b	19884 <flatcc_builder_finalize_buffer@@Base+0xb8>
   19884:	ldr	r0, [sp, #4]
   19888:	movw	r1, #0
   1988c:	cmp	r0, r1
   19890:	bne	198b0 <flatcc_builder_finalize_buffer@@Base+0xe4>
   19894:	ldr	r0, [sp, #8]
   19898:	movw	r1, #0
   1989c:	cmp	r0, r1
   198a0:	beq	198b0 <flatcc_builder_finalize_buffer@@Base+0xe4>
   198a4:	ldr	r0, [sp, #8]
   198a8:	movw	r1, #0
   198ac:	str	r1, [r0]
   198b0:	ldr	r0, [sp, #4]
   198b4:	mov	sp, fp
   198b8:	pop	{fp, pc}
   198bc:	andeq	r5, r0, sp, lsl #3
   198c0:	andeq	r3, r0, r8, asr #31
   198c4:	andeq	r4, r0, r4, ror pc
   198c8:	andeq	r5, r0, r1, asr r1
   198cc:	andeq	r3, r0, ip, lsl #31
   198d0:	andeq	r4, r0, r8, lsr pc

000198d4 <flatcc_builder_finalize_aligned_buffer@@Base>:
   198d4:	push	{fp, lr}
   198d8:	mov	fp, sp
   198dc:	sub	sp, sp, #24
   198e0:	str	r0, [fp, #-4]
   198e4:	str	r1, [fp, #-8]
   198e8:	ldr	r0, [fp, #-4]
   198ec:	bl	19494 <flatcc_builder_get_buffer_size@@Base>
   198f0:	str	r0, [sp, #4]
   198f4:	ldr	r0, [fp, #-8]
   198f8:	movw	r1, #0
   198fc:	cmp	r0, r1
   19900:	beq	19910 <flatcc_builder_finalize_aligned_buffer@@Base+0x3c>
   19904:	ldr	r0, [sp, #4]
   19908:	ldr	r1, [fp, #-8]
   1990c:	str	r0, [r1]
   19910:	ldr	r0, [fp, #-4]
   19914:	bl	193c4 <flatcc_builder_get_buffer_alignment@@Base>
   19918:	uxth	r0, r0
   1991c:	str	r0, [sp, #8]
   19920:	ldr	r0, [sp, #4]
   19924:	ldr	r1, [sp, #8]
   19928:	add	r0, r0, r1
   1992c:	sub	r0, r0, #1
   19930:	ldr	r1, [sp, #8]
   19934:	sub	r1, r1, #1
   19938:	mvn	r2, #0
   1993c:	eor	r1, r1, r2
   19940:	and	r0, r0, r1
   19944:	str	r0, [sp, #4]
   19948:	ldr	r0, [sp, #8]
   1994c:	ldr	r1, [sp, #4]
   19950:	bl	199d8 <flatcc_builder_finalize_aligned_buffer@@Base+0x104>
   19954:	str	r0, [sp, #12]
   19958:	ldr	r0, [sp, #12]
   1995c:	movw	r1, #0
   19960:	cmp	r0, r1
   19964:	bne	1996c <flatcc_builder_finalize_aligned_buffer@@Base+0x98>
   19968:	b	199a0 <flatcc_builder_finalize_aligned_buffer@@Base+0xcc>
   1996c:	ldr	r0, [fp, #-4]
   19970:	ldr	r1, [sp, #12]
   19974:	ldr	r2, [sp, #4]
   19978:	bl	1972c <flatcc_builder_copy_buffer@@Base>
   1997c:	movw	r1, #0
   19980:	cmp	r0, r1
   19984:	bne	1999c <flatcc_builder_finalize_aligned_buffer@@Base+0xc8>
   19988:	ldr	r0, [sp, #12]
   1998c:	bl	1270c <free@plt>
   19990:	movw	r0, #0
   19994:	str	r0, [sp, #12]
   19998:	b	199a0 <flatcc_builder_finalize_aligned_buffer@@Base+0xcc>
   1999c:	b	199a0 <flatcc_builder_finalize_aligned_buffer@@Base+0xcc>
   199a0:	ldr	r0, [sp, #12]
   199a4:	movw	r1, #0
   199a8:	cmp	r0, r1
   199ac:	bne	199cc <flatcc_builder_finalize_aligned_buffer@@Base+0xf8>
   199b0:	ldr	r0, [fp, #-8]
   199b4:	movw	r1, #0
   199b8:	cmp	r0, r1
   199bc:	beq	199cc <flatcc_builder_finalize_aligned_buffer@@Base+0xf8>
   199c0:	ldr	r0, [fp, #-8]
   199c4:	movw	r1, #0
   199c8:	str	r1, [r0]
   199cc:	ldr	r0, [sp, #12]
   199d0:	mov	sp, fp
   199d4:	pop	{fp, pc}
   199d8:	push	{fp, lr}
   199dc:	mov	fp, sp
   199e0:	sub	sp, sp, #16
   199e4:	str	r0, [fp, #-4]
   199e8:	str	r1, [sp, #8]
   199ec:	movw	r0, #0
   199f0:	str	r0, [sp]
   199f4:	ldr	r0, [fp, #-4]
   199f8:	cmp	r0, #4
   199fc:	bcs	19a08 <flatcc_builder_finalize_aligned_buffer@@Base+0x134>
   19a00:	movw	r0, #4
   19a04:	str	r0, [fp, #-4]
   19a08:	ldr	r1, [fp, #-4]
   19a0c:	ldr	r2, [sp, #8]
   19a10:	mov	r0, sp
   19a14:	bl	1276c <posix_memalign@plt>
   19a18:	str	r0, [sp, #4]
   19a1c:	ldr	r0, [sp, #4]
   19a20:	cmp	r0, #0
   19a24:	beq	19a48 <flatcc_builder_finalize_aligned_buffer@@Base+0x174>
   19a28:	ldr	r0, [sp]
   19a2c:	movw	r1, #0
   19a30:	cmp	r0, r1
   19a34:	beq	19a48 <flatcc_builder_finalize_aligned_buffer@@Base+0x174>
   19a38:	ldr	r0, [sp]
   19a3c:	bl	1270c <free@plt>
   19a40:	movw	r0, #0
   19a44:	str	r0, [sp]
   19a48:	ldr	r0, [sp]
   19a4c:	mov	sp, fp
   19a50:	pop	{fp, pc}

00019a54 <flatcc_builder_aligned_alloc@@Base>:
   19a54:	push	{fp, lr}
   19a58:	mov	fp, sp
   19a5c:	sub	sp, sp, #8
   19a60:	str	r0, [sp, #4]
   19a64:	str	r1, [sp]
   19a68:	ldr	r0, [sp, #4]
   19a6c:	ldr	r1, [sp]
   19a70:	bl	199d8 <flatcc_builder_finalize_aligned_buffer@@Base+0x104>
   19a74:	mov	sp, fp
   19a78:	pop	{fp, pc}

00019a7c <flatcc_builder_aligned_free@@Base>:
   19a7c:	push	{fp, lr}
   19a80:	mov	fp, sp
   19a84:	sub	sp, sp, #8
   19a88:	str	r0, [sp, #4]
   19a8c:	ldr	r0, [sp, #4]
   19a90:	bl	1270c <free@plt>
   19a94:	mov	sp, fp
   19a98:	pop	{fp, pc}

00019a9c <flatcc_builder_get_emit_context@@Base>:
   19a9c:	sub	sp, sp, #4
   19aa0:	str	r0, [sp]
   19aa4:	ldr	r0, [sp]
   19aa8:	ldr	r0, [r0, #36]	; 0x24
   19aac:	add	sp, sp, #4
   19ab0:	bx	lr
   19ab4:	sub	sp, sp, #8
   19ab8:	str	r0, [sp, #4]
   19abc:	strh	r1, [sp, #2]
   19ac0:	ldr	r0, [sp, #4]
   19ac4:	ldr	r0, [r0, #140]	; 0x8c
   19ac8:	ldrh	r1, [sp, #2]
   19acc:	sub	r1, r1, #1
   19ad0:	and	r0, r0, r1
   19ad4:	add	sp, sp, #8
   19ad8:	bx	lr
   19adc:	push	{fp, lr}
   19ae0:	mov	fp, sp
   19ae4:	sub	sp, sp, #32
   19ae8:	str	r0, [fp, #-8]
   19aec:	str	r1, [fp, #-12]
   19af0:	str	r2, [sp, #16]
   19af4:	ldr	r0, [fp, #-8]
   19af8:	add	r0, r0, #52	; 0x34
   19afc:	add	r0, r0, #8
   19b00:	str	r0, [sp, #12]
   19b04:	ldr	r0, [fp, #-8]
   19b08:	ldr	r0, [r0, #48]	; 0x30
   19b0c:	ldr	r1, [fp, #-8]
   19b10:	ldr	r1, [r1, #40]	; 0x28
   19b14:	ldr	r2, [sp, #12]
   19b18:	ldr	r3, [fp, #-8]
   19b1c:	ldr	r3, [r3, #28]
   19b20:	ldr	ip, [fp, #-12]
   19b24:	add	r3, r3, ip
   19b28:	str	r0, [sp, #8]
   19b2c:	mov	r0, r1
   19b30:	mov	r1, r2
   19b34:	mov	r2, r3
   19b38:	movw	r3, #1
   19b3c:	str	r3, [sp, #4]
   19b40:	ldr	ip, [sp, #4]
   19b44:	str	ip, [sp]
   19b48:	ldr	lr, [sp, #8]
   19b4c:	blx	lr
   19b50:	cmp	r0, #0
   19b54:	beq	19b64 <flatcc_builder_get_emit_context@@Base+0xc8>
   19b58:	mvn	r0, #0
   19b5c:	str	r0, [fp, #-4]
   19b60:	b	19b78 <flatcc_builder_get_emit_context@@Base+0xdc>
   19b64:	ldr	r0, [fp, #-8]
   19b68:	ldr	r1, [sp, #16]
   19b6c:	bl	158f4 <flatcc_builder_start_struct@@Base+0x70>
   19b70:	movw	r0, #0
   19b74:	str	r0, [fp, #-4]
   19b78:	ldr	r0, [fp, #-4]
   19b7c:	mov	sp, fp
   19b80:	pop	{fp, pc}
   19b84:	push	{fp, lr}
   19b88:	mov	fp, sp
   19b8c:	sub	sp, sp, #32
   19b90:	str	r0, [fp, #-8]
   19b94:	ldr	r0, [fp, #-8]
   19b98:	add	r0, r0, #52	; 0x34
   19b9c:	add	r0, r0, #40	; 0x28
   19ba0:	str	r0, [fp, #-12]
   19ba4:	ldr	r0, [fp, #-8]
   19ba8:	ldr	r0, [r0, #124]	; 0x7c
   19bac:	cmp	r0, #0
   19bb0:	bne	19bb8 <flatcc_builder_get_emit_context@@Base+0x11c>
   19bb4:	b	19bd8 <flatcc_builder_get_emit_context@@Base+0x13c>
   19bb8:	ldr	r0, [pc, #320]	; 19d00 <flatcc_builder_get_emit_context@@Base+0x264>
   19bbc:	add	r0, pc, r0
   19bc0:	ldr	r1, [pc, #316]	; 19d04 <flatcc_builder_get_emit_context@@Base+0x268>
   19bc4:	add	r1, pc, r1
   19bc8:	ldr	r2, [pc, #312]	; 19d08 <flatcc_builder_get_emit_context@@Base+0x26c>
   19bcc:	add	r3, pc, r2
   19bd0:	movw	r2, #342	; 0x156
   19bd4:	bl	127a8 <__assert_fail@plt>
   19bd8:	ldr	r0, [fp, #-8]
   19bdc:	ldr	r1, [fp, #-8]
   19be0:	ldr	r2, [r1, #124]	; 0x7c
   19be4:	movw	r1, #6
   19be8:	movw	r3, #16
   19bec:	movw	ip, #0
   19bf0:	str	ip, [sp]
   19bf4:	bl	1462c <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   19bf8:	movw	r1, #0
   19bfc:	cmp	r0, r1
   19c00:	bne	19c10 <flatcc_builder_get_emit_context@@Base+0x174>
   19c04:	mvn	r0, #0
   19c08:	str	r0, [fp, #-4]
   19c0c:	b	19cf4 <flatcc_builder_get_emit_context@@Base+0x258>
   19c10:	ldr	r0, [fp, #-8]
   19c14:	movw	r1, #16
   19c18:	str	r1, [r0, #124]	; 0x7c
   19c1c:	movw	r0, #256	; 0x100
   19c20:	str	r0, [sp, #16]
   19c24:	ldr	r0, [fp, #-8]
   19c28:	ldr	r0, [r0, #48]	; 0x30
   19c2c:	ldr	r1, [fp, #-8]
   19c30:	ldr	r1, [r1, #40]	; 0x28
   19c34:	ldr	r2, [fp, #-12]
   19c38:	ldr	r3, [sp, #16]
   19c3c:	str	r0, [sp, #8]
   19c40:	mov	r0, r1
   19c44:	mov	r1, r2
   19c48:	mov	r2, r3
   19c4c:	movw	r3, #1
   19c50:	movw	ip, #5
   19c54:	str	ip, [sp]
   19c58:	ldr	ip, [sp, #8]
   19c5c:	blx	ip
   19c60:	cmp	r0, #0
   19c64:	beq	19c74 <flatcc_builder_get_emit_context@@Base+0x1d8>
   19c68:	mvn	r0, #0
   19c6c:	str	r0, [fp, #-4]
   19c70:	b	19cf4 <flatcc_builder_get_emit_context@@Base+0x258>
   19c74:	b	19c78 <flatcc_builder_get_emit_context@@Base+0x1dc>
   19c78:	ldr	r0, [sp, #16]
   19c7c:	lsl	r0, r0, #1
   19c80:	ldr	r1, [fp, #-12]
   19c84:	ldr	r1, [r1, #4]
   19c88:	cmp	r0, r1
   19c8c:	bhi	19ca0 <flatcc_builder_get_emit_context@@Base+0x204>
   19c90:	ldr	r0, [sp, #16]
   19c94:	lsl	r0, r0, #1
   19c98:	str	r0, [sp, #16]
   19c9c:	b	19c78 <flatcc_builder_get_emit_context@@Base+0x1dc>
   19ca0:	ldr	r0, [sp, #16]
   19ca4:	lsr	r0, r0, #2
   19ca8:	str	r0, [sp, #16]
   19cac:	movw	r0, #0
   19cb0:	str	r0, [sp, #12]
   19cb4:	ldr	r0, [sp, #12]
   19cb8:	movw	r1, #1
   19cbc:	lsl	r0, r1, r0
   19cc0:	ldr	r1, [sp, #16]
   19cc4:	cmp	r0, r1
   19cc8:	bcs	19ce0 <flatcc_builder_get_emit_context@@Base+0x244>
   19ccc:	b	19cd0 <flatcc_builder_get_emit_context@@Base+0x234>
   19cd0:	ldr	r0, [sp, #12]
   19cd4:	add	r0, r0, #1
   19cd8:	str	r0, [sp, #12]
   19cdc:	b	19cb4 <flatcc_builder_get_emit_context@@Base+0x218>
   19ce0:	ldr	r0, [sp, #12]
   19ce4:	ldr	r1, [fp, #-8]
   19ce8:	str	r0, [r1, #116]	; 0x74
   19cec:	movw	r0, #0
   19cf0:	str	r0, [fp, #-4]
   19cf4:	ldr	r0, [fp, #-4]
   19cf8:	mov	sp, fp
   19cfc:	pop	{fp, pc}
   19d00:			; <UNDEFINED> instruction: 0x00004dbd
   19d04:	andeq	r3, r0, r4, lsr ip
   19d08:			; <UNDEFINED> instruction: 0x00004dbc

00019d0c <flatcc_emitter_recycle_page@@Base>:
   19d0c:	sub	sp, sp, #12
   19d10:	str	r0, [sp, #4]
   19d14:	str	r1, [sp]
   19d18:	ldr	r0, [sp]
   19d1c:	ldr	r1, [sp, #4]
   19d20:	ldr	r1, [r1]
   19d24:	cmp	r0, r1
   19d28:	beq	19d40 <flatcc_emitter_recycle_page@@Base+0x34>
   19d2c:	ldr	r0, [sp]
   19d30:	ldr	r1, [sp, #4]
   19d34:	ldr	r1, [r1, #4]
   19d38:	cmp	r0, r1
   19d3c:	bne	19d4c <flatcc_emitter_recycle_page@@Base+0x40>
   19d40:	mvn	r0, #0
   19d44:	str	r0, [sp, #8]
   19d48:	b	19dc0 <flatcc_emitter_recycle_page@@Base+0xb4>
   19d4c:	ldr	r0, [sp]
   19d50:	ldr	r0, [r0, #2948]	; 0xb84
   19d54:	ldr	r1, [sp]
   19d58:	ldr	r1, [r1, #2944]	; 0xb80
   19d5c:	str	r0, [r1, #2948]	; 0xb84
   19d60:	ldr	r0, [sp]
   19d64:	ldr	r0, [r0, #2944]	; 0xb80
   19d68:	ldr	r1, [sp]
   19d6c:	ldr	r1, [r1, #2948]	; 0xb84
   19d70:	str	r0, [r1, #2944]	; 0xb80
   19d74:	ldr	r0, [sp, #4]
   19d78:	ldr	r0, [r0]
   19d7c:	ldr	r0, [r0, #2948]	; 0xb84
   19d80:	ldr	r1, [sp]
   19d84:	str	r0, [r1, #2948]	; 0xb84
   19d88:	ldr	r0, [sp, #4]
   19d8c:	ldr	r0, [r0]
   19d90:	ldr	r1, [sp]
   19d94:	str	r0, [r1, #2944]	; 0xb80
   19d98:	ldr	r0, [sp]
   19d9c:	ldr	r1, [sp]
   19da0:	ldr	r1, [r1, #2948]	; 0xb84
   19da4:	str	r0, [r1, #2944]	; 0xb80
   19da8:	ldr	r0, [sp]
   19dac:	ldr	r1, [sp]
   19db0:	ldr	r1, [r1, #2944]	; 0xb80
   19db4:	str	r0, [r1, #2948]	; 0xb84
   19db8:	movw	r0, #0
   19dbc:	str	r0, [sp, #8]
   19dc0:	ldr	r0, [sp, #8]
   19dc4:	add	sp, sp, #12
   19dc8:	bx	lr

00019dcc <flatcc_emitter_reset@@Base>:
   19dcc:	push	{fp, lr}
   19dd0:	mov	fp, sp
   19dd4:	sub	sp, sp, #16
   19dd8:	str	r0, [fp, #-4]
   19ddc:	ldr	r0, [fp, #-4]
   19de0:	ldr	r0, [r0]
   19de4:	str	r0, [sp, #8]
   19de8:	ldr	r0, [fp, #-4]
   19dec:	ldr	r0, [r0]
   19df0:	movw	r1, #0
   19df4:	cmp	r0, r1
   19df8:	bne	19e00 <flatcc_emitter_reset@@Base+0x34>
   19dfc:	b	19f5c <flatcc_emitter_reset@@Base+0x190>
   19e00:	ldr	r0, [fp, #-4]
   19e04:	ldr	r0, [r0]
   19e08:	ldr	r1, [fp, #-4]
   19e0c:	str	r0, [r1, #4]
   19e10:	ldr	r0, [fp, #-4]
   19e14:	ldr	r0, [r0]
   19e18:	add	r0, r0, #1472	; 0x5c0
   19e1c:	ldr	r1, [fp, #-4]
   19e20:	str	r0, [r1, #8]
   19e24:	ldr	r0, [fp, #-4]
   19e28:	ldr	r0, [r0, #8]
   19e2c:	ldr	r1, [fp, #-4]
   19e30:	str	r0, [r1, #16]
   19e34:	ldr	r0, [fp, #-4]
   19e38:	movw	r1, #1472	; 0x5c0
   19e3c:	str	r1, [r0, #12]
   19e40:	ldr	r0, [fp, #-4]
   19e44:	str	r1, [r0, #20]
   19e48:	ldr	r0, [fp, #-4]
   19e4c:	ldr	r0, [r0, #12]
   19e50:	movw	r1, #0
   19e54:	sub	r0, r1, r0
   19e58:	ldr	r1, [fp, #-4]
   19e5c:	ldr	r1, [r1]
   19e60:	str	r0, [r1, #2952]	; 0xb88
   19e64:	ldr	r0, [fp, #-4]
   19e68:	ldr	r0, [r0, #32]
   19e6c:	cmp	r0, #0
   19e70:	bne	19e84 <flatcc_emitter_reset@@Base+0xb8>
   19e74:	ldr	r0, [fp, #-4]
   19e78:	ldr	r0, [r0, #24]
   19e7c:	ldr	r1, [fp, #-4]
   19e80:	str	r0, [r1, #32]
   19e84:	ldr	r0, [fp, #-4]
   19e88:	ldr	r1, [r0, #24]
   19e8c:	ldr	r0, [r0, #32]
   19e90:	add	r0, r0, r0, lsl #1
   19e94:	lsr	r0, r0, #2
   19e98:	lsr	r1, r1, #2
   19e9c:	add	r0, r0, r1
   19ea0:	ldr	r1, [fp, #-4]
   19ea4:	str	r0, [r1, #32]
   19ea8:	ldr	r0, [fp, #-4]
   19eac:	movw	r1, #0
   19eb0:	str	r1, [r0, #24]
   19eb4:	ldr	r0, [fp, #-4]
   19eb8:	ldr	r0, [r0, #32]
   19ebc:	lsl	r0, r0, #1
   19ec0:	ldr	r1, [fp, #-4]
   19ec4:	ldr	r1, [r1, #28]
   19ec8:	cmp	r0, r1
   19ecc:	movw	r0, #0
   19ed0:	str	r0, [sp, #4]
   19ed4:	bcs	19efc <flatcc_emitter_reset@@Base+0x130>
   19ed8:	ldr	r0, [fp, #-4]
   19edc:	ldr	r0, [r0, #4]
   19ee0:	ldr	r0, [r0, #2944]	; 0xb80
   19ee4:	ldr	r1, [fp, #-4]
   19ee8:	ldr	r1, [r1]
   19eec:	cmp	r0, r1
   19ef0:	movw	r0, #0
   19ef4:	movne	r0, #1
   19ef8:	str	r0, [sp, #4]
   19efc:	ldr	r0, [sp, #4]
   19f00:	tst	r0, #1
   19f04:	beq	19f5c <flatcc_emitter_reset@@Base+0x190>
   19f08:	ldr	r0, [fp, #-4]
   19f0c:	ldr	r0, [r0, #4]
   19f10:	ldr	r0, [r0, #2944]	; 0xb80
   19f14:	str	r0, [sp, #8]
   19f18:	ldr	r0, [sp, #8]
   19f1c:	ldr	r0, [r0, #2944]	; 0xb80
   19f20:	ldr	r1, [fp, #-4]
   19f24:	ldr	r1, [r1, #4]
   19f28:	str	r0, [r1, #2944]	; 0xb80
   19f2c:	ldr	r0, [fp, #-4]
   19f30:	ldr	r0, [r0, #4]
   19f34:	ldr	r1, [sp, #8]
   19f38:	ldr	r1, [r1, #2944]	; 0xb80
   19f3c:	str	r0, [r1, #2948]	; 0xb84
   19f40:	ldr	r0, [sp, #8]
   19f44:	bl	1270c <free@plt>
   19f48:	ldr	r0, [fp, #-4]
   19f4c:	ldr	r1, [r0, #28]
   19f50:	sub	r1, r1, #2944	; 0xb80
   19f54:	str	r1, [r0, #28]
   19f58:	b	19eb4 <flatcc_emitter_reset@@Base+0xe8>
   19f5c:	mov	sp, fp
   19f60:	pop	{fp, pc}

00019f64 <flatcc_emitter_clear@@Base>:
   19f64:	push	{fp, lr}
   19f68:	mov	fp, sp
   19f6c:	sub	sp, sp, #8
   19f70:	str	r0, [sp, #4]
   19f74:	ldr	r0, [sp, #4]
   19f78:	ldr	r0, [r0]
   19f7c:	str	r0, [sp]
   19f80:	ldr	r0, [sp]
   19f84:	movw	r1, #0
   19f88:	cmp	r0, r1
   19f8c:	bne	19f94 <flatcc_emitter_clear@@Base+0x30>
   19f90:	b	19ff0 <flatcc_emitter_clear@@Base+0x8c>
   19f94:	ldr	r0, [sp]
   19f98:	ldr	r0, [r0, #2948]	; 0xb84
   19f9c:	movw	r1, #0
   19fa0:	str	r1, [r0, #2944]	; 0xb80
   19fa4:	ldr	r0, [sp]
   19fa8:	ldr	r0, [r0, #2944]	; 0xb80
   19fac:	movw	r1, #0
   19fb0:	cmp	r0, r1
   19fb4:	beq	19fd4 <flatcc_emitter_clear@@Base+0x70>
   19fb8:	ldr	r0, [sp]
   19fbc:	ldr	r0, [r0, #2944]	; 0xb80
   19fc0:	str	r0, [sp]
   19fc4:	ldr	r0, [sp]
   19fc8:	ldr	r0, [r0, #2948]	; 0xb84
   19fcc:	bl	1270c <free@plt>
   19fd0:	b	19fa4 <flatcc_emitter_clear@@Base+0x40>
   19fd4:	ldr	r0, [sp]
   19fd8:	bl	1270c <free@plt>
   19fdc:	ldr	r0, [sp, #4]
   19fe0:	movw	r1, #0
   19fe4:	and	r1, r1, #255	; 0xff
   19fe8:	movw	r2, #36	; 0x24
   19fec:	bl	12778 <memset@plt>
   19ff0:	mov	sp, fp
   19ff4:	pop	{fp, pc}

00019ff8 <flatcc_emitter@@Base>:
   19ff8:	push	{fp, lr}
   19ffc:	mov	fp, sp
   1a000:	sub	sp, sp, #32
   1a004:	ldr	ip, [fp, #8]
   1a008:	str	r0, [fp, #-8]
   1a00c:	str	r1, [fp, #-12]
   1a010:	str	r2, [sp, #16]
   1a014:	str	r3, [sp, #12]
   1a018:	ldr	r0, [fp, #-8]
   1a01c:	str	r0, [sp, #8]
   1a020:	ldr	r0, [fp, #8]
   1a024:	ldr	r1, [sp, #8]
   1a028:	ldr	r2, [r1, #24]
   1a02c:	add	r0, r2, r0
   1a030:	str	r0, [r1, #24]
   1a034:	ldr	r0, [sp, #12]
   1a038:	cmp	r0, #0
   1a03c:	bge	1a100 <flatcc_emitter@@Base+0x108>
   1a040:	ldr	r0, [fp, #8]
   1a044:	ldr	r1, [sp, #8]
   1a048:	ldr	r1, [r1, #12]
   1a04c:	cmp	r0, r1
   1a050:	bhi	1a094 <flatcc_emitter@@Base+0x9c>
   1a054:	ldr	r0, [fp, #8]
   1a058:	ldr	r1, [sp, #8]
   1a05c:	ldr	r2, [r1, #8]
   1a060:	movw	r3, #0
   1a064:	sub	r0, r3, r0
   1a068:	add	r0, r2, r0
   1a06c:	str	r0, [r1, #8]
   1a070:	ldr	r0, [fp, #8]
   1a074:	ldr	r1, [sp, #8]
   1a078:	ldr	r2, [r1, #12]
   1a07c:	sub	r0, r2, r0
   1a080:	str	r0, [r1, #12]
   1a084:	ldr	r0, [sp, #8]
   1a088:	ldr	r0, [r0, #8]
   1a08c:	str	r0, [sp, #4]
   1a090:	b	1a1b4 <flatcc_emitter@@Base+0x1bc>
   1a094:	ldr	r0, [sp, #16]
   1a098:	ldr	r1, [fp, #-12]
   1a09c:	add	r0, r1, r0, lsl #3
   1a0a0:	str	r0, [fp, #-12]
   1a0a4:	ldr	r0, [sp, #16]
   1a0a8:	mvn	r1, #0
   1a0ac:	add	r1, r0, r1
   1a0b0:	str	r1, [sp, #16]
   1a0b4:	cmp	r0, #0
   1a0b8:	beq	1a0fc <flatcc_emitter@@Base+0x104>
   1a0bc:	ldr	r0, [fp, #-12]
   1a0c0:	mvn	r1, #7
   1a0c4:	add	r0, r0, r1
   1a0c8:	str	r0, [fp, #-12]
   1a0cc:	ldr	r0, [sp, #8]
   1a0d0:	ldr	r1, [fp, #-12]
   1a0d4:	ldr	r1, [r1]
   1a0d8:	ldr	r2, [fp, #-12]
   1a0dc:	ldr	r2, [r2, #4]
   1a0e0:	bl	1a220 <flatcc_emitter@@Base+0x228>
   1a0e4:	cmp	r0, #0
   1a0e8:	beq	1a0f8 <flatcc_emitter@@Base+0x100>
   1a0ec:	mvn	r0, #0
   1a0f0:	str	r0, [fp, #-4]
   1a0f4:	b	1a214 <flatcc_emitter@@Base+0x21c>
   1a0f8:	b	1a0a4 <flatcc_emitter@@Base+0xac>
   1a0fc:	b	1a1a8 <flatcc_emitter@@Base+0x1b0>
   1a100:	ldr	r0, [fp, #8]
   1a104:	ldr	r1, [sp, #8]
   1a108:	ldr	r1, [r1, #20]
   1a10c:	cmp	r0, r1
   1a110:	bhi	1a14c <flatcc_emitter@@Base+0x154>
   1a114:	ldr	r0, [sp, #8]
   1a118:	ldr	r0, [r0, #16]
   1a11c:	str	r0, [sp, #4]
   1a120:	ldr	r0, [fp, #8]
   1a124:	ldr	r1, [sp, #8]
   1a128:	ldr	r2, [r1, #16]
   1a12c:	add	r0, r2, r0
   1a130:	str	r0, [r1, #16]
   1a134:	ldr	r0, [fp, #8]
   1a138:	ldr	r1, [sp, #8]
   1a13c:	ldr	r2, [r1, #20]
   1a140:	sub	r0, r2, r0
   1a144:	str	r0, [r1, #20]
   1a148:	b	1a1b4 <flatcc_emitter@@Base+0x1bc>
   1a14c:	b	1a150 <flatcc_emitter@@Base+0x158>
   1a150:	ldr	r0, [sp, #16]
   1a154:	mvn	r1, #0
   1a158:	add	r1, r0, r1
   1a15c:	str	r1, [sp, #16]
   1a160:	cmp	r0, #0
   1a164:	beq	1a1a4 <flatcc_emitter@@Base+0x1ac>
   1a168:	ldr	r0, [sp, #8]
   1a16c:	ldr	r1, [fp, #-12]
   1a170:	ldr	r1, [r1]
   1a174:	ldr	r2, [fp, #-12]
   1a178:	ldr	r2, [r2, #4]
   1a17c:	bl	1a32c <flatcc_emitter@@Base+0x334>
   1a180:	cmp	r0, #0
   1a184:	beq	1a194 <flatcc_emitter@@Base+0x19c>
   1a188:	mvn	r0, #0
   1a18c:	str	r0, [fp, #-4]
   1a190:	b	1a214 <flatcc_emitter@@Base+0x21c>
   1a194:	ldr	r0, [fp, #-12]
   1a198:	add	r0, r0, #8
   1a19c:	str	r0, [fp, #-12]
   1a1a0:	b	1a150 <flatcc_emitter@@Base+0x158>
   1a1a4:	b	1a1a8 <flatcc_emitter@@Base+0x1b0>
   1a1a8:	movw	r0, #0
   1a1ac:	str	r0, [fp, #-4]
   1a1b0:	b	1a214 <flatcc_emitter@@Base+0x21c>
   1a1b4:	b	1a1b8 <flatcc_emitter@@Base+0x1c0>
   1a1b8:	ldr	r0, [sp, #16]
   1a1bc:	mvn	r1, #0
   1a1c0:	add	r1, r0, r1
   1a1c4:	str	r1, [sp, #16]
   1a1c8:	cmp	r0, #0
   1a1cc:	beq	1a20c <flatcc_emitter@@Base+0x214>
   1a1d0:	ldr	r0, [sp, #4]
   1a1d4:	ldr	r1, [fp, #-12]
   1a1d8:	ldr	r1, [r1]
   1a1dc:	ldr	r2, [fp, #-12]
   1a1e0:	ldr	r2, [r2, #4]
   1a1e4:	bl	12718 <memcpy@plt>
   1a1e8:	ldr	r0, [fp, #-12]
   1a1ec:	ldr	r0, [r0, #4]
   1a1f0:	ldr	r1, [sp, #4]
   1a1f4:	add	r0, r1, r0
   1a1f8:	str	r0, [sp, #4]
   1a1fc:	ldr	r0, [fp, #-12]
   1a200:	add	r0, r0, #8
   1a204:	str	r0, [fp, #-12]
   1a208:	b	1a1b8 <flatcc_emitter@@Base+0x1c0>
   1a20c:	movw	r0, #0
   1a210:	str	r0, [fp, #-4]
   1a214:	ldr	r0, [fp, #-4]
   1a218:	mov	sp, fp
   1a21c:	pop	{fp, pc}
   1a220:	push	{fp, lr}
   1a224:	mov	fp, sp
   1a228:	sub	sp, sp, #24
   1a22c:	str	r0, [fp, #-8]
   1a230:	str	r1, [sp, #12]
   1a234:	str	r2, [sp, #8]
   1a238:	ldr	r0, [sp, #8]
   1a23c:	ldr	r1, [sp, #12]
   1a240:	add	r0, r1, r0
   1a244:	str	r0, [sp, #12]
   1a248:	ldr	r0, [sp, #8]
   1a24c:	cmp	r0, #0
   1a250:	beq	1a318 <flatcc_emitter@@Base+0x320>
   1a254:	ldr	r0, [sp, #8]
   1a258:	str	r0, [sp, #4]
   1a25c:	ldr	r0, [sp, #4]
   1a260:	ldr	r1, [fp, #-8]
   1a264:	ldr	r1, [r1, #12]
   1a268:	cmp	r0, r1
   1a26c:	bls	1a2ac <flatcc_emitter@@Base+0x2b4>
   1a270:	ldr	r0, [fp, #-8]
   1a274:	ldr	r0, [r0, #12]
   1a278:	str	r0, [sp, #4]
   1a27c:	ldr	r0, [sp, #4]
   1a280:	cmp	r0, #0
   1a284:	bne	1a2a8 <flatcc_emitter@@Base+0x2b0>
   1a288:	ldr	r0, [fp, #-8]
   1a28c:	bl	1a568 <flatcc_emitter_copy_buffer@@Base+0x14c>
   1a290:	cmp	r0, #0
   1a294:	beq	1a2a4 <flatcc_emitter@@Base+0x2ac>
   1a298:	mvn	r0, #0
   1a29c:	str	r0, [fp, #-4]
   1a2a0:	b	1a320 <flatcc_emitter@@Base+0x328>
   1a2a4:	b	1a248 <flatcc_emitter@@Base+0x250>
   1a2a8:	b	1a2ac <flatcc_emitter@@Base+0x2b4>
   1a2ac:	ldr	r0, [sp, #4]
   1a2b0:	ldr	r1, [fp, #-8]
   1a2b4:	ldr	r2, [r1, #8]
   1a2b8:	movw	r3, #0
   1a2bc:	sub	r0, r3, r0
   1a2c0:	add	r0, r2, r0
   1a2c4:	str	r0, [r1, #8]
   1a2c8:	ldr	r0, [sp, #4]
   1a2cc:	ldr	r1, [fp, #-8]
   1a2d0:	ldr	r2, [r1, #12]
   1a2d4:	sub	r0, r2, r0
   1a2d8:	str	r0, [r1, #12]
   1a2dc:	ldr	r0, [sp, #4]
   1a2e0:	ldr	r1, [sp, #12]
   1a2e4:	sub	r0, r3, r0
   1a2e8:	add	r0, r1, r0
   1a2ec:	str	r0, [sp, #12]
   1a2f0:	ldr	r0, [sp, #4]
   1a2f4:	ldr	r1, [sp, #8]
   1a2f8:	sub	r0, r1, r0
   1a2fc:	str	r0, [sp, #8]
   1a300:	ldr	r0, [fp, #-8]
   1a304:	ldr	r0, [r0, #8]
   1a308:	ldr	r1, [sp, #12]
   1a30c:	ldr	r2, [sp, #4]
   1a310:	bl	12718 <memcpy@plt>
   1a314:	b	1a248 <flatcc_emitter@@Base+0x250>
   1a318:	movw	r0, #0
   1a31c:	str	r0, [fp, #-4]
   1a320:	ldr	r0, [fp, #-4]
   1a324:	mov	sp, fp
   1a328:	pop	{fp, pc}
   1a32c:	push	{fp, lr}
   1a330:	mov	fp, sp
   1a334:	sub	sp, sp, #24
   1a338:	str	r0, [fp, #-8]
   1a33c:	str	r1, [sp, #12]
   1a340:	str	r2, [sp, #8]
   1a344:	ldr	r0, [sp, #8]
   1a348:	cmp	r0, #0
   1a34c:	beq	1a408 <flatcc_emitter@@Base+0x410>
   1a350:	ldr	r0, [sp, #8]
   1a354:	str	r0, [sp, #4]
   1a358:	ldr	r0, [sp, #4]
   1a35c:	ldr	r1, [fp, #-8]
   1a360:	ldr	r1, [r1, #20]
   1a364:	cmp	r0, r1
   1a368:	bls	1a3a8 <flatcc_emitter@@Base+0x3b0>
   1a36c:	ldr	r0, [fp, #-8]
   1a370:	ldr	r0, [r0, #20]
   1a374:	str	r0, [sp, #4]
   1a378:	ldr	r0, [sp, #4]
   1a37c:	cmp	r0, #0
   1a380:	bne	1a3a4 <flatcc_emitter@@Base+0x3ac>
   1a384:	ldr	r0, [fp, #-8]
   1a388:	bl	1a768 <flatcc_emitter_copy_buffer@@Base+0x34c>
   1a38c:	cmp	r0, #0
   1a390:	beq	1a3a0 <flatcc_emitter@@Base+0x3a8>
   1a394:	mvn	r0, #0
   1a398:	str	r0, [fp, #-4]
   1a39c:	b	1a410 <flatcc_emitter@@Base+0x418>
   1a3a0:	b	1a344 <flatcc_emitter@@Base+0x34c>
   1a3a4:	b	1a3a8 <flatcc_emitter@@Base+0x3b0>
   1a3a8:	ldr	r0, [fp, #-8]
   1a3ac:	ldr	r0, [r0, #16]
   1a3b0:	ldr	r1, [sp, #12]
   1a3b4:	ldr	r2, [sp, #4]
   1a3b8:	bl	12718 <memcpy@plt>
   1a3bc:	ldr	r0, [sp, #4]
   1a3c0:	ldr	r1, [sp, #8]
   1a3c4:	sub	r0, r1, r0
   1a3c8:	str	r0, [sp, #8]
   1a3cc:	ldr	r0, [sp, #4]
   1a3d0:	ldr	r1, [sp, #12]
   1a3d4:	add	r0, r1, r0
   1a3d8:	str	r0, [sp, #12]
   1a3dc:	ldr	r0, [sp, #4]
   1a3e0:	ldr	r1, [fp, #-8]
   1a3e4:	ldr	r2, [r1, #16]
   1a3e8:	add	r0, r2, r0
   1a3ec:	str	r0, [r1, #16]
   1a3f0:	ldr	r0, [sp, #4]
   1a3f4:	ldr	r1, [fp, #-8]
   1a3f8:	ldr	r2, [r1, #20]
   1a3fc:	sub	r0, r2, r0
   1a400:	str	r0, [r1, #20]
   1a404:	b	1a344 <flatcc_emitter@@Base+0x34c>
   1a408:	movw	r0, #0
   1a40c:	str	r0, [fp, #-4]
   1a410:	ldr	r0, [fp, #-4]
   1a414:	mov	sp, fp
   1a418:	pop	{fp, pc}

0001a41c <flatcc_emitter_copy_buffer@@Base>:
   1a41c:	push	{fp, lr}
   1a420:	mov	fp, sp
   1a424:	sub	sp, sp, #24
   1a428:	str	r0, [fp, #-8]
   1a42c:	str	r1, [sp, #12]
   1a430:	str	r2, [sp, #8]
   1a434:	ldr	r0, [sp, #8]
   1a438:	ldr	r1, [fp, #-8]
   1a43c:	ldr	r1, [r1, #24]
   1a440:	cmp	r0, r1
   1a444:	bcs	1a454 <flatcc_emitter_copy_buffer@@Base+0x38>
   1a448:	movw	r0, #0
   1a44c:	str	r0, [fp, #-4]
   1a450:	b	1a55c <flatcc_emitter_copy_buffer@@Base+0x140>
   1a454:	ldr	r0, [fp, #-8]
   1a458:	ldr	r0, [r0]
   1a45c:	movw	r1, #0
   1a460:	cmp	r0, r1
   1a464:	bne	1a474 <flatcc_emitter_copy_buffer@@Base+0x58>
   1a468:	movw	r0, #0
   1a46c:	str	r0, [fp, #-4]
   1a470:	b	1a55c <flatcc_emitter_copy_buffer@@Base+0x140>
   1a474:	ldr	r0, [fp, #-8]
   1a478:	ldr	r0, [r0]
   1a47c:	ldr	r1, [fp, #-8]
   1a480:	ldr	r1, [r1, #4]
   1a484:	cmp	r0, r1
   1a488:	bne	1a4b0 <flatcc_emitter_copy_buffer@@Base+0x94>
   1a48c:	ldr	r0, [sp, #12]
   1a490:	ldr	r1, [fp, #-8]
   1a494:	ldr	r1, [r1, #8]
   1a498:	ldr	r2, [fp, #-8]
   1a49c:	ldr	r2, [r2, #24]
   1a4a0:	bl	12718 <memcpy@plt>
   1a4a4:	ldr	r0, [sp, #12]
   1a4a8:	str	r0, [fp, #-4]
   1a4ac:	b	1a55c <flatcc_emitter_copy_buffer@@Base+0x140>
   1a4b0:	ldr	r0, [fp, #-8]
   1a4b4:	ldr	r0, [r0, #12]
   1a4b8:	movw	r1, #2944	; 0xb80
   1a4bc:	sub	r0, r1, r0
   1a4c0:	str	r0, [sp]
   1a4c4:	ldr	r0, [sp, #12]
   1a4c8:	ldr	r1, [fp, #-8]
   1a4cc:	ldr	r1, [r1, #8]
   1a4d0:	ldr	r2, [sp]
   1a4d4:	bl	12718 <memcpy@plt>
   1a4d8:	ldr	r0, [sp, #12]
   1a4dc:	ldr	r1, [sp]
   1a4e0:	add	r0, r0, r1
   1a4e4:	str	r0, [sp, #12]
   1a4e8:	ldr	r0, [fp, #-8]
   1a4ec:	ldr	r0, [r0]
   1a4f0:	ldr	r0, [r0, #2944]	; 0xb80
   1a4f4:	str	r0, [sp, #4]
   1a4f8:	ldr	r0, [sp, #4]
   1a4fc:	ldr	r1, [fp, #-8]
   1a500:	ldr	r1, [r1, #4]
   1a504:	cmp	r0, r1
   1a508:	beq	1a538 <flatcc_emitter_copy_buffer@@Base+0x11c>
   1a50c:	ldr	r0, [sp, #12]
   1a510:	ldr	r1, [sp, #4]
   1a514:	movw	r2, #2944	; 0xb80
   1a518:	bl	12718 <memcpy@plt>
   1a51c:	ldr	r0, [sp, #12]
   1a520:	add	r0, r0, #2944	; 0xb80
   1a524:	str	r0, [sp, #12]
   1a528:	ldr	r0, [sp, #4]
   1a52c:	ldr	r0, [r0, #2944]	; 0xb80
   1a530:	str	r0, [sp, #4]
   1a534:	b	1a4f8 <flatcc_emitter_copy_buffer@@Base+0xdc>
   1a538:	ldr	r0, [sp, #12]
   1a53c:	ldr	r1, [sp, #4]
   1a540:	ldr	r2, [fp, #-8]
   1a544:	ldr	r2, [r2, #20]
   1a548:	movw	r3, #2944	; 0xb80
   1a54c:	sub	r2, r3, r2
   1a550:	bl	12718 <memcpy@plt>
   1a554:	ldr	r0, [sp, #12]
   1a558:	str	r0, [fp, #-4]
   1a55c:	ldr	r0, [fp, #-4]
   1a560:	mov	sp, fp
   1a564:	pop	{fp, pc}
   1a568:	push	{fp, lr}
   1a56c:	mov	fp, sp
   1a570:	sub	sp, sp, #16
   1a574:	str	r0, [sp, #8]
   1a578:	movw	r0, #0
   1a57c:	str	r0, [sp, #4]
   1a580:	ldr	r1, [sp, #8]
   1a584:	ldr	r1, [r1]
   1a588:	cmp	r1, r0
   1a58c:	beq	1a5e4 <flatcc_emitter_copy_buffer@@Base+0x1c8>
   1a590:	ldr	r0, [sp, #8]
   1a594:	ldr	r0, [r0]
   1a598:	ldr	r0, [r0, #2948]	; 0xb84
   1a59c:	ldr	r1, [sp, #8]
   1a5a0:	ldr	r1, [r1, #4]
   1a5a4:	cmp	r0, r1
   1a5a8:	beq	1a5e4 <flatcc_emitter_copy_buffer@@Base+0x1c8>
   1a5ac:	ldr	r0, [sp, #8]
   1a5b0:	ldr	r0, [r0]
   1a5b4:	ldr	r0, [r0, #2952]	; 0xb88
   1a5b8:	sub	r0, r0, #2944	; 0xb80
   1a5bc:	ldr	r1, [sp, #8]
   1a5c0:	ldr	r1, [r1]
   1a5c4:	ldr	r1, [r1, #2948]	; 0xb84
   1a5c8:	str	r0, [r1, #2952]	; 0xb88
   1a5cc:	ldr	r0, [sp, #8]
   1a5d0:	ldr	r0, [r0]
   1a5d4:	ldr	r0, [r0, #2948]	; 0xb84
   1a5d8:	ldr	r1, [sp, #8]
   1a5dc:	str	r0, [r1]
   1a5e0:	b	1a714 <flatcc_emitter_copy_buffer@@Base+0x2f8>
   1a5e4:	movw	r0, #2956	; 0xb8c
   1a5e8:	bl	1273c <malloc@plt>
   1a5ec:	str	r0, [sp, #4]
   1a5f0:	movw	r1, #0
   1a5f4:	cmp	r0, r1
   1a5f8:	bne	1a608 <flatcc_emitter_copy_buffer@@Base+0x1ec>
   1a5fc:	mvn	r0, #0
   1a600:	str	r0, [fp, #-4]
   1a604:	b	1a75c <flatcc_emitter_copy_buffer@@Base+0x340>
   1a608:	ldr	r0, [sp, #8]
   1a60c:	ldr	r1, [r0, #28]
   1a610:	add	r1, r1, #2944	; 0xb80
   1a614:	str	r1, [r0, #28]
   1a618:	ldr	r0, [sp, #8]
   1a61c:	ldr	r0, [r0]
   1a620:	movw	r1, #0
   1a624:	cmp	r0, r1
   1a628:	beq	1a67c <flatcc_emitter_copy_buffer@@Base+0x260>
   1a62c:	ldr	r0, [sp, #8]
   1a630:	ldr	r0, [r0, #4]
   1a634:	ldr	r1, [sp, #4]
   1a638:	str	r0, [r1, #2948]	; 0xb84
   1a63c:	ldr	r0, [sp, #8]
   1a640:	ldr	r0, [r0]
   1a644:	ldr	r1, [sp, #4]
   1a648:	str	r0, [r1, #2944]	; 0xb80
   1a64c:	ldr	r0, [sp, #4]
   1a650:	ldr	r1, [sp, #8]
   1a654:	ldr	r1, [r1]
   1a658:	str	r0, [r1, #2948]	; 0xb84
   1a65c:	ldr	r0, [sp, #4]
   1a660:	ldr	r1, [sp, #8]
   1a664:	ldr	r1, [r1, #4]
   1a668:	str	r0, [r1, #2944]	; 0xb80
   1a66c:	ldr	r0, [sp, #4]
   1a670:	ldr	r1, [sp, #8]
   1a674:	str	r0, [r1]
   1a678:	b	1a714 <flatcc_emitter_copy_buffer@@Base+0x2f8>
   1a67c:	ldr	r0, [sp, #4]
   1a680:	ldr	r1, [sp, #8]
   1a684:	str	r0, [r1]
   1a688:	ldr	r0, [sp, #4]
   1a68c:	ldr	r1, [sp, #8]
   1a690:	str	r0, [r1, #4]
   1a694:	ldr	r0, [sp, #4]
   1a698:	ldr	r1, [sp, #4]
   1a69c:	str	r0, [r1, #2944]	; 0xb80
   1a6a0:	ldr	r0, [sp, #4]
   1a6a4:	ldr	r1, [sp, #4]
   1a6a8:	str	r0, [r1, #2948]	; 0xb84
   1a6ac:	ldr	r0, [sp, #8]
   1a6b0:	ldr	r0, [r0]
   1a6b4:	add	r0, r0, #1472	; 0x5c0
   1a6b8:	ldr	r1, [sp, #8]
   1a6bc:	str	r0, [r1, #8]
   1a6c0:	ldr	r0, [sp, #8]
   1a6c4:	ldr	r0, [r0, #8]
   1a6c8:	ldr	r1, [sp, #8]
   1a6cc:	str	r0, [r1, #16]
   1a6d0:	ldr	r0, [sp, #8]
   1a6d4:	movw	r1, #1472	; 0x5c0
   1a6d8:	str	r1, [r0, #12]
   1a6dc:	ldr	r0, [sp, #8]
   1a6e0:	ldr	r0, [r0, #12]
   1a6e4:	movw	r1, #2944	; 0xb80
   1a6e8:	sub	r0, r1, r0
   1a6ec:	ldr	r1, [sp, #8]
   1a6f0:	str	r0, [r1, #20]
   1a6f4:	ldr	r0, [sp, #8]
   1a6f8:	ldr	r0, [r0, #12]
   1a6fc:	movw	r1, #0
   1a700:	sub	r0, r1, r0
   1a704:	ldr	r2, [sp, #4]
   1a708:	str	r0, [r2, #2952]	; 0xb88
   1a70c:	str	r1, [fp, #-4]
   1a710:	b	1a75c <flatcc_emitter_copy_buffer@@Base+0x340>
   1a714:	ldr	r0, [sp, #8]
   1a718:	ldr	r0, [r0]
   1a71c:	add	r0, r0, #2944	; 0xb80
   1a720:	ldr	r1, [sp, #8]
   1a724:	str	r0, [r1, #8]
   1a728:	ldr	r0, [sp, #8]
   1a72c:	movw	r1, #2944	; 0xb80
   1a730:	str	r1, [r0, #12]
   1a734:	ldr	r0, [sp, #8]
   1a738:	ldr	r0, [r0]
   1a73c:	ldr	r0, [r0, #2944]	; 0xb80
   1a740:	ldr	r0, [r0, #2952]	; 0xb88
   1a744:	sub	r0, r0, #2944	; 0xb80
   1a748:	ldr	r1, [sp, #8]
   1a74c:	ldr	r1, [r1]
   1a750:	str	r0, [r1, #2952]	; 0xb88
   1a754:	movw	r0, #0
   1a758:	str	r0, [fp, #-4]
   1a75c:	ldr	r0, [fp, #-4]
   1a760:	mov	sp, fp
   1a764:	pop	{fp, pc}
   1a768:	push	{fp, lr}
   1a76c:	mov	fp, sp
   1a770:	sub	sp, sp, #16
   1a774:	str	r0, [sp, #8]
   1a778:	movw	r0, #0
   1a77c:	str	r0, [sp, #4]
   1a780:	ldr	r1, [sp, #8]
   1a784:	ldr	r1, [r1, #4]
   1a788:	cmp	r1, r0
   1a78c:	beq	1a7c4 <flatcc_emitter_copy_buffer@@Base+0x3a8>
   1a790:	ldr	r0, [sp, #8]
   1a794:	ldr	r0, [r0, #4]
   1a798:	ldr	r0, [r0, #2944]	; 0xb80
   1a79c:	ldr	r1, [sp, #8]
   1a7a0:	ldr	r1, [r1]
   1a7a4:	cmp	r0, r1
   1a7a8:	beq	1a7c4 <flatcc_emitter_copy_buffer@@Base+0x3a8>
   1a7ac:	ldr	r0, [sp, #8]
   1a7b0:	ldr	r0, [r0, #4]
   1a7b4:	ldr	r0, [r0, #2944]	; 0xb80
   1a7b8:	ldr	r1, [sp, #8]
   1a7bc:	str	r0, [r1, #4]
   1a7c0:	b	1a8f4 <flatcc_emitter_copy_buffer@@Base+0x4d8>
   1a7c4:	movw	r0, #2956	; 0xb8c
   1a7c8:	bl	1273c <malloc@plt>
   1a7cc:	str	r0, [sp, #4]
   1a7d0:	movw	r1, #0
   1a7d4:	cmp	r0, r1
   1a7d8:	bne	1a7e8 <flatcc_emitter_copy_buffer@@Base+0x3cc>
   1a7dc:	mvn	r0, #0
   1a7e0:	str	r0, [fp, #-4]
   1a7e4:	b	1a938 <flatcc_emitter_copy_buffer@@Base+0x51c>
   1a7e8:	ldr	r0, [sp, #8]
   1a7ec:	ldr	r1, [r0, #28]
   1a7f0:	add	r1, r1, #2944	; 0xb80
   1a7f4:	str	r1, [r0, #28]
   1a7f8:	ldr	r0, [sp, #8]
   1a7fc:	ldr	r0, [r0, #4]
   1a800:	movw	r1, #0
   1a804:	cmp	r0, r1
   1a808:	beq	1a85c <flatcc_emitter_copy_buffer@@Base+0x440>
   1a80c:	ldr	r0, [sp, #8]
   1a810:	ldr	r0, [r0, #4]
   1a814:	ldr	r1, [sp, #4]
   1a818:	str	r0, [r1, #2948]	; 0xb84
   1a81c:	ldr	r0, [sp, #8]
   1a820:	ldr	r0, [r0]
   1a824:	ldr	r1, [sp, #4]
   1a828:	str	r0, [r1, #2944]	; 0xb80
   1a82c:	ldr	r0, [sp, #4]
   1a830:	ldr	r1, [sp, #8]
   1a834:	ldr	r1, [r1]
   1a838:	str	r0, [r1, #2948]	; 0xb84
   1a83c:	ldr	r0, [sp, #4]
   1a840:	ldr	r1, [sp, #8]
   1a844:	ldr	r1, [r1, #4]
   1a848:	str	r0, [r1, #2944]	; 0xb80
   1a84c:	ldr	r0, [sp, #4]
   1a850:	ldr	r1, [sp, #8]
   1a854:	str	r0, [r1, #4]
   1a858:	b	1a8f4 <flatcc_emitter_copy_buffer@@Base+0x4d8>
   1a85c:	ldr	r0, [sp, #4]
   1a860:	ldr	r1, [sp, #8]
   1a864:	str	r0, [r1]
   1a868:	ldr	r0, [sp, #4]
   1a86c:	ldr	r1, [sp, #8]
   1a870:	str	r0, [r1, #4]
   1a874:	ldr	r0, [sp, #4]
   1a878:	ldr	r1, [sp, #4]
   1a87c:	str	r0, [r1, #2944]	; 0xb80
   1a880:	ldr	r0, [sp, #4]
   1a884:	ldr	r1, [sp, #4]
   1a888:	str	r0, [r1, #2948]	; 0xb84
   1a88c:	ldr	r0, [sp, #8]
   1a890:	ldr	r0, [r0]
   1a894:	add	r0, r0, #1472	; 0x5c0
   1a898:	ldr	r1, [sp, #8]
   1a89c:	str	r0, [r1, #8]
   1a8a0:	ldr	r0, [sp, #8]
   1a8a4:	ldr	r0, [r0, #8]
   1a8a8:	ldr	r1, [sp, #8]
   1a8ac:	str	r0, [r1, #16]
   1a8b0:	ldr	r0, [sp, #8]
   1a8b4:	movw	r1, #1472	; 0x5c0
   1a8b8:	str	r1, [r0, #12]
   1a8bc:	ldr	r0, [sp, #8]
   1a8c0:	ldr	r0, [r0, #12]
   1a8c4:	movw	r1, #2944	; 0xb80
   1a8c8:	sub	r0, r1, r0
   1a8cc:	ldr	r1, [sp, #8]
   1a8d0:	str	r0, [r1, #20]
   1a8d4:	ldr	r0, [sp, #8]
   1a8d8:	ldr	r0, [r0, #12]
   1a8dc:	movw	r1, #0
   1a8e0:	sub	r0, r1, r0
   1a8e4:	ldr	r2, [sp, #4]
   1a8e8:	str	r0, [r2, #2952]	; 0xb88
   1a8ec:	str	r1, [fp, #-4]
   1a8f0:	b	1a938 <flatcc_emitter_copy_buffer@@Base+0x51c>
   1a8f4:	ldr	r0, [sp, #8]
   1a8f8:	ldr	r0, [r0, #4]
   1a8fc:	ldr	r1, [sp, #8]
   1a900:	str	r0, [r1, #16]
   1a904:	ldr	r0, [sp, #8]
   1a908:	movw	r1, #2944	; 0xb80
   1a90c:	str	r1, [r0, #20]
   1a910:	ldr	r0, [sp, #8]
   1a914:	ldr	r0, [r0, #4]
   1a918:	ldr	r0, [r0, #2948]	; 0xb84
   1a91c:	ldr	r0, [r0, #2952]	; 0xb88
   1a920:	add	r0, r0, #2944	; 0xb80
   1a924:	ldr	r1, [sp, #8]
   1a928:	ldr	r1, [r1, #4]
   1a92c:	str	r0, [r1, #2952]	; 0xb88
   1a930:	movw	r0, #0
   1a934:	str	r0, [fp, #-4]
   1a938:	ldr	r0, [fp, #-4]
   1a93c:	mov	sp, fp
   1a940:	pop	{fp, pc}

0001a944 <flatcc_verify_error_string@@Base>:
   1a944:	sub	sp, sp, #12
   1a948:	str	r0, [sp, #4]
   1a94c:	ldr	r0, [sp, #4]
   1a950:	cmp	r0, #36	; 0x24
   1a954:	str	r0, [sp]
   1a958:	bhi	1ac50 <flatcc_verify_error_string@@Base+0x30c>
   1a95c:	add	r0, pc, #8
   1a960:	ldr	r1, [sp]
   1a964:	ldr	r2, [r0, r1, lsl #2]
   1a968:	add	pc, r0, r2
   1a96c:	muleq	r0, r4, r0
   1a970:	andeq	r0, r0, r4, lsr #1
   1a974:	strheq	r0, [r0], -r4
   1a978:	andeq	r0, r0, r4, asr #1
   1a97c:	ldrdeq	r0, [r0], -r4
   1a980:	andeq	r0, r0, r4, ror #1
   1a984:	strdeq	r0, [r0], -r4
   1a988:	andeq	r0, r0, r4, lsl #2
   1a98c:	andeq	r0, r0, r4, lsl r1
   1a990:	andeq	r0, r0, r4, lsr #2
   1a994:	andeq	r0, r0, r4, lsr r1
   1a998:	andeq	r0, r0, r4, asr #2
   1a99c:	andeq	r0, r0, r4, asr r1
   1a9a0:	andeq	r0, r0, r4, ror #2
   1a9a4:	andeq	r0, r0, r4, ror r1
   1a9a8:	andeq	r0, r0, r4, lsl #3
   1a9ac:	muleq	r0, r4, r1
   1a9b0:	andeq	r0, r0, r4, lsr #3
   1a9b4:			; <UNDEFINED> instruction: 0x000001b4
   1a9b8:	andeq	r0, r0, r4, asr #3
   1a9bc:	ldrdeq	r0, [r0], -r4
   1a9c0:	andeq	r0, r0, r4, ror #3
   1a9c4:	strdeq	r0, [r0], -r4
   1a9c8:	andeq	r0, r0, r4, lsl #4
   1a9cc:	andeq	r0, r0, r4, lsl r2
   1a9d0:	andeq	r0, r0, r4, lsr #4
   1a9d4:	andeq	r0, r0, r4, lsr r2
   1a9d8:	andeq	r0, r0, r4, asr #4
   1a9dc:	andeq	r0, r0, r4, asr r2
   1a9e0:	andeq	r0, r0, r4, ror #4
   1a9e4:	andeq	r0, r0, r4, ror r2
   1a9e8:	andeq	r0, r0, r4, lsl #5
   1a9ec:	muleq	r0, r4, r2
   1a9f0:	andeq	r0, r0, r4, lsr #5
   1a9f4:			; <UNDEFINED> instruction: 0x000002b4
   1a9f8:	andeq	r0, r0, r4, asr #5
   1a9fc:	ldrdeq	r0, [r0], -r4
   1aa00:	ldr	r0, [pc, #752]	; 1acf8 <flatcc_verify_error_string@@Base+0x3b4>
   1aa04:	add	r0, pc, r0
   1aa08:	str	r0, [sp, #8]
   1aa0c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa10:	ldr	r0, [pc, #732]	; 1acf4 <flatcc_verify_error_string@@Base+0x3b0>
   1aa14:	add	r0, pc, r0
   1aa18:	str	r0, [sp, #8]
   1aa1c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa20:	ldr	r0, [pc, #712]	; 1acf0 <flatcc_verify_error_string@@Base+0x3ac>
   1aa24:	add	r0, pc, r0
   1aa28:	str	r0, [sp, #8]
   1aa2c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa30:	ldr	r0, [pc, #692]	; 1acec <flatcc_verify_error_string@@Base+0x3a8>
   1aa34:	add	r0, pc, r0
   1aa38:	str	r0, [sp, #8]
   1aa3c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa40:	ldr	r0, [pc, #672]	; 1ace8 <flatcc_verify_error_string@@Base+0x3a4>
   1aa44:	add	r0, pc, r0
   1aa48:	str	r0, [sp, #8]
   1aa4c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa50:	ldr	r0, [pc, #652]	; 1ace4 <flatcc_verify_error_string@@Base+0x3a0>
   1aa54:	add	r0, pc, r0
   1aa58:	str	r0, [sp, #8]
   1aa5c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa60:	ldr	r0, [pc, #632]	; 1ace0 <flatcc_verify_error_string@@Base+0x39c>
   1aa64:	add	r0, pc, r0
   1aa68:	str	r0, [sp, #8]
   1aa6c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa70:	ldr	r0, [pc, #612]	; 1acdc <flatcc_verify_error_string@@Base+0x398>
   1aa74:	add	r0, pc, r0
   1aa78:	str	r0, [sp, #8]
   1aa7c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa80:	ldr	r0, [pc, #592]	; 1acd8 <flatcc_verify_error_string@@Base+0x394>
   1aa84:	add	r0, pc, r0
   1aa88:	str	r0, [sp, #8]
   1aa8c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aa90:	ldr	r0, [pc, #572]	; 1acd4 <flatcc_verify_error_string@@Base+0x390>
   1aa94:	add	r0, pc, r0
   1aa98:	str	r0, [sp, #8]
   1aa9c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aaa0:	ldr	r0, [pc, #552]	; 1acd0 <flatcc_verify_error_string@@Base+0x38c>
   1aaa4:	add	r0, pc, r0
   1aaa8:	str	r0, [sp, #8]
   1aaac:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aab0:	ldr	r0, [pc, #532]	; 1accc <flatcc_verify_error_string@@Base+0x388>
   1aab4:	add	r0, pc, r0
   1aab8:	str	r0, [sp, #8]
   1aabc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aac0:	ldr	r0, [pc, #512]	; 1acc8 <flatcc_verify_error_string@@Base+0x384>
   1aac4:	add	r0, pc, r0
   1aac8:	str	r0, [sp, #8]
   1aacc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aad0:	ldr	r0, [pc, #492]	; 1acc4 <flatcc_verify_error_string@@Base+0x380>
   1aad4:	add	r0, pc, r0
   1aad8:	str	r0, [sp, #8]
   1aadc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aae0:	ldr	r0, [pc, #472]	; 1acc0 <flatcc_verify_error_string@@Base+0x37c>
   1aae4:	add	r0, pc, r0
   1aae8:	str	r0, [sp, #8]
   1aaec:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aaf0:	ldr	r0, [pc, #452]	; 1acbc <flatcc_verify_error_string@@Base+0x378>
   1aaf4:	add	r0, pc, r0
   1aaf8:	str	r0, [sp, #8]
   1aafc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab00:	ldr	r0, [pc, #432]	; 1acb8 <flatcc_verify_error_string@@Base+0x374>
   1ab04:	add	r0, pc, r0
   1ab08:	str	r0, [sp, #8]
   1ab0c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab10:	ldr	r0, [pc, #412]	; 1acb4 <flatcc_verify_error_string@@Base+0x370>
   1ab14:	add	r0, pc, r0
   1ab18:	str	r0, [sp, #8]
   1ab1c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab20:	ldr	r0, [pc, #392]	; 1acb0 <flatcc_verify_error_string@@Base+0x36c>
   1ab24:	add	r0, pc, r0
   1ab28:	str	r0, [sp, #8]
   1ab2c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab30:	ldr	r0, [pc, #372]	; 1acac <flatcc_verify_error_string@@Base+0x368>
   1ab34:	add	r0, pc, r0
   1ab38:	str	r0, [sp, #8]
   1ab3c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab40:	ldr	r0, [pc, #352]	; 1aca8 <flatcc_verify_error_string@@Base+0x364>
   1ab44:	add	r0, pc, r0
   1ab48:	str	r0, [sp, #8]
   1ab4c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab50:	ldr	r0, [pc, #332]	; 1aca4 <flatcc_verify_error_string@@Base+0x360>
   1ab54:	add	r0, pc, r0
   1ab58:	str	r0, [sp, #8]
   1ab5c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab60:	ldr	r0, [pc, #312]	; 1aca0 <flatcc_verify_error_string@@Base+0x35c>
   1ab64:	add	r0, pc, r0
   1ab68:	str	r0, [sp, #8]
   1ab6c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab70:	ldr	r0, [pc, #292]	; 1ac9c <flatcc_verify_error_string@@Base+0x358>
   1ab74:	add	r0, pc, r0
   1ab78:	str	r0, [sp, #8]
   1ab7c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab80:	ldr	r0, [pc, #272]	; 1ac98 <flatcc_verify_error_string@@Base+0x354>
   1ab84:	add	r0, pc, r0
   1ab88:	str	r0, [sp, #8]
   1ab8c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ab90:	ldr	r0, [pc, #252]	; 1ac94 <flatcc_verify_error_string@@Base+0x350>
   1ab94:	add	r0, pc, r0
   1ab98:	str	r0, [sp, #8]
   1ab9c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1aba0:	ldr	r0, [pc, #232]	; 1ac90 <flatcc_verify_error_string@@Base+0x34c>
   1aba4:	add	r0, pc, r0
   1aba8:	str	r0, [sp, #8]
   1abac:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1abb0:	ldr	r0, [pc, #212]	; 1ac8c <flatcc_verify_error_string@@Base+0x348>
   1abb4:	add	r0, pc, r0
   1abb8:	str	r0, [sp, #8]
   1abbc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1abc0:	ldr	r0, [pc, #192]	; 1ac88 <flatcc_verify_error_string@@Base+0x344>
   1abc4:	add	r0, pc, r0
   1abc8:	str	r0, [sp, #8]
   1abcc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1abd0:	ldr	r0, [pc, #172]	; 1ac84 <flatcc_verify_error_string@@Base+0x340>
   1abd4:	add	r0, pc, r0
   1abd8:	str	r0, [sp, #8]
   1abdc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1abe0:	ldr	r0, [pc, #152]	; 1ac80 <flatcc_verify_error_string@@Base+0x33c>
   1abe4:	add	r0, pc, r0
   1abe8:	str	r0, [sp, #8]
   1abec:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1abf0:	ldr	r0, [pc, #132]	; 1ac7c <flatcc_verify_error_string@@Base+0x338>
   1abf4:	add	r0, pc, r0
   1abf8:	str	r0, [sp, #8]
   1abfc:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ac00:	ldr	r0, [pc, #112]	; 1ac78 <flatcc_verify_error_string@@Base+0x334>
   1ac04:	add	r0, pc, r0
   1ac08:	str	r0, [sp, #8]
   1ac0c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ac10:	ldr	r0, [pc, #92]	; 1ac74 <flatcc_verify_error_string@@Base+0x330>
   1ac14:	add	r0, pc, r0
   1ac18:	str	r0, [sp, #8]
   1ac1c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ac20:	ldr	r0, [pc, #72]	; 1ac70 <flatcc_verify_error_string@@Base+0x32c>
   1ac24:	add	r0, pc, r0
   1ac28:	str	r0, [sp, #8]
   1ac2c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ac30:	ldr	r0, [pc, #52]	; 1ac6c <flatcc_verify_error_string@@Base+0x328>
   1ac34:	add	r0, pc, r0
   1ac38:	str	r0, [sp, #8]
   1ac3c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ac40:	ldr	r0, [pc, #32]	; 1ac68 <flatcc_verify_error_string@@Base+0x324>
   1ac44:	add	r0, pc, r0
   1ac48:	str	r0, [sp, #8]
   1ac4c:	b	1ac5c <flatcc_verify_error_string@@Base+0x318>
   1ac50:	ldr	r0, [pc, #164]	; 1acfc <flatcc_verify_error_string@@Base+0x3b8>
   1ac54:	add	r0, pc, r0
   1ac58:	str	r0, [sp, #8]
   1ac5c:	ldr	r0, [sp, #8]
   1ac60:	add	sp, sp, #12
   1ac64:	bx	lr
   1ac68:	andeq	r4, r0, r1, lsr #4
   1ac6c:	andeq	r4, r0, r7, lsl r2
   1ac70:	strdeq	r4, [r0], -r3
   1ac74:	ldrdeq	r4, [r0], -lr
   1ac78:	andeq	r4, r0, r7, asr #3
   1ac7c:	andeq	r4, r0, r2, asr #3
   1ac80:	andeq	r4, r0, ip, lsr #3
   1ac84:	muleq	r0, r4, r1
   1ac88:	andeq	r4, r0, ip, lsl #3
   1ac8c:	andeq	r4, r0, r1, lsl #3
   1ac90:	andeq	r4, r0, sp, ror r1
   1ac94:	andeq	r4, r0, lr, asr r1
   1ac98:	andeq	r4, r0, r5, asr #2
   1ac9c:	andeq	r4, r0, ip, lsr #2
   1aca0:	andeq	r4, r0, r9, lsl #2
   1aca4:	andeq	r4, r0, sp, ror #1
   1aca8:	andeq	r4, r0, r5, ror #1
   1acac:	andeq	r4, r0, r5, lsr r2
   1acb0:	strdeq	r4, [r0], -r1
   1acb4:	ldrdeq	r4, [r0], -r9
   1acb8:	andeq	r4, r0, r1, asr #1
   1acbc:	andeq	r4, r0, sl, lsr #1
   1acc0:	andeq	r4, r0, r0, lsr #1
   1acc4:	muleq	r0, r7, r0
   1acc8:	andeq	r4, r0, pc, lsl #1
   1accc:	andeq	r4, r0, lr, lsl #1
   1acd0:	andeq	r4, r0, r9, lsl #1
   1acd4:	andeq	r4, r0, r5, lsl #1
   1acd8:	andeq	r4, r0, r1, lsl #1
   1acdc:	andeq	r4, r0, r6, ror r0
   1ace0:	andeq	r4, r0, r7, rrx
   1ace4:	andeq	r4, r0, r4, asr r0
   1ace8:	andeq	r4, r0, sp, asr #32
   1acec:	andeq	r4, r0, r3, asr #32
   1acf0:	andeq	r4, r0, pc, lsr r0
   1acf4:	andeq	r4, r0, r7, lsr r0
   1acf8:	andeq	r4, r0, r4, asr #32
   1acfc:	andeq	r4, r0, pc, lsl r2

0001ad00 <flatcc_verify_field@@Base>:
   1ad00:	push	{fp, lr}
   1ad04:	mov	fp, sp
   1ad08:	sub	sp, sp, #24
   1ad0c:	str	r0, [fp, #-8]
   1ad10:	strh	r1, [fp, #-10]
   1ad14:	str	r2, [sp, #8]
   1ad18:	strh	r3, [sp, #6]
   1ad1c:	ldr	r0, [fp, #-8]
   1ad20:	ldrh	r1, [fp, #-10]
   1ad24:	ldr	r3, [sp, #8]
   1ad28:	uxth	r1, r1
   1ad2c:	movw	r2, #0
   1ad30:	ldrh	ip, [sp, #6]
   1ad34:	str	ip, [sp]
   1ad38:	bl	1ad80 <flatcc_verify_field@@Base+0x80>
   1ad3c:	cmp	r0, #0
   1ad40:	beq	1ad6c <flatcc_verify_field@@Base+0x6c>
   1ad44:	ldr	r0, [fp, #-8]
   1ad48:	ldrh	r1, [fp, #-10]
   1ad4c:	ldr	r3, [sp, #8]
   1ad50:	uxth	r1, r1
   1ad54:	movw	r2, #0
   1ad58:	ldrh	ip, [sp, #6]
   1ad5c:	str	ip, [sp]
   1ad60:	bl	1ad80 <flatcc_verify_field@@Base+0x80>
   1ad64:	str	r0, [fp, #-4]
   1ad68:	b	1ad74 <flatcc_verify_field@@Base+0x74>
   1ad6c:	movw	r0, #0
   1ad70:	str	r0, [fp, #-4]
   1ad74:	ldr	r0, [fp, #-4]
   1ad78:	mov	sp, fp
   1ad7c:	pop	{fp, pc}
   1ad80:	push	{fp, lr}
   1ad84:	mov	fp, sp
   1ad88:	sub	sp, sp, #56	; 0x38
   1ad8c:	ldr	ip, [fp, #8]
   1ad90:	str	r0, [fp, #-8]
   1ad94:	strh	r1, [fp, #-10]
   1ad98:	str	r2, [fp, #-16]
   1ad9c:	str	r3, [fp, #-20]	; 0xffffffec
   1ada0:	strh	ip, [fp, #-22]	; 0xffffffea
   1ada4:	ldr	r0, [fp, #-8]
   1ada8:	ldr	r0, [r0]
   1adac:	str	r0, [sp, #16]
   1adb0:	ldr	r0, [fp, #-8]
   1adb4:	ldrh	r1, [fp, #-10]
   1adb8:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1adbc:	strh	r0, [sp, #22]
   1adc0:	ldrsh	r0, [sp, #22]
   1adc4:	cmp	r0, #0
   1adc8:	bne	1ae18 <flatcc_verify_field@@Base+0x118>
   1adcc:	b	1add0 <flatcc_verify_field@@Base+0xd0>
   1add0:	ldr	r0, [fp, #-16]
   1add4:	cmp	r0, #0
   1add8:	movw	r0, #0
   1addc:	movne	r0, #1
   1ade0:	mvn	r1, #0
   1ade4:	eor	r0, r0, r1
   1ade8:	and	r0, r0, #1
   1adec:	str	r0, [sp, #12]
   1adf0:	ldr	r0, [sp, #12]
   1adf4:	cmp	r0, #0
   1adf8:	bne	1ae08 <flatcc_verify_field@@Base+0x108>
   1adfc:	movw	r0, #4
   1ae00:	str	r0, [fp, #-4]
   1ae04:	b	1af00 <flatcc_verify_field@@Base+0x200>
   1ae08:	b	1ae0c <flatcc_verify_field@@Base+0x10c>
   1ae0c:	movw	r0, #0
   1ae10:	str	r0, [fp, #-4]
   1ae14:	b	1af00 <flatcc_verify_field@@Base+0x200>
   1ae18:	ldrh	r0, [sp, #22]
   1ae1c:	str	r0, [sp, #28]
   1ae20:	ldr	r0, [sp, #28]
   1ae24:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ae28:	add	r0, r0, r1
   1ae2c:	str	r0, [sp, #24]
   1ae30:	ldr	r0, [sp, #24]
   1ae34:	ldr	r1, [fp, #-8]
   1ae38:	ldrh	r1, [r1, #20]
   1ae3c:	cmp	r0, r1
   1ae40:	movw	r0, #0
   1ae44:	movls	r0, #1
   1ae48:	and	r0, r0, #1
   1ae4c:	str	r0, [sp, #8]
   1ae50:	ldr	r0, [sp, #8]
   1ae54:	cmp	r0, #0
   1ae58:	bne	1ae68 <flatcc_verify_field@@Base+0x168>
   1ae5c:	movw	r0, #13
   1ae60:	str	r0, [fp, #-4]
   1ae64:	b	1af00 <flatcc_verify_field@@Base+0x200>
   1ae68:	b	1ae6c <flatcc_verify_field@@Base+0x16c>
   1ae6c:	b	1ae70 <flatcc_verify_field@@Base+0x170>
   1ae70:	movw	r0, #1
   1ae74:	str	r0, [sp, #4]
   1ae78:	ldr	r0, [sp, #4]
   1ae7c:	cmp	r0, #0
   1ae80:	bne	1ae90 <flatcc_verify_field@@Base+0x190>
   1ae84:	movw	r0, #14
   1ae88:	str	r0, [fp, #-4]
   1ae8c:	b	1af00 <flatcc_verify_field@@Base+0x200>
   1ae90:	b	1ae94 <flatcc_verify_field@@Base+0x194>
   1ae94:	ldr	r0, [fp, #-8]
   1ae98:	ldr	r0, [r0, #16]
   1ae9c:	ldr	r1, [sp, #16]
   1aea0:	add	r0, r0, r1
   1aea4:	ldr	r1, [sp, #28]
   1aea8:	add	r0, r1, r0
   1aeac:	str	r0, [sp, #28]
   1aeb0:	ldr	r0, [sp, #28]
   1aeb4:	ldrh	r1, [fp, #-22]	; 0xffffffea
   1aeb8:	sub	r1, r1, #1
   1aebc:	and	r0, r0, r1
   1aec0:	cmp	r0, #0
   1aec4:	movw	r0, #0
   1aec8:	movne	r0, #1
   1aecc:	mvn	r1, #0
   1aed0:	eor	r0, r0, r1
   1aed4:	and	r0, r0, #1
   1aed8:	str	r0, [sp]
   1aedc:	ldr	r0, [sp]
   1aee0:	cmp	r0, #0
   1aee4:	bne	1aef4 <flatcc_verify_field@@Base+0x1f4>
   1aee8:	movw	r0, #12
   1aeec:	str	r0, [fp, #-4]
   1aef0:	b	1af00 <flatcc_verify_field@@Base+0x200>
   1aef4:	b	1aef8 <flatcc_verify_field@@Base+0x1f8>
   1aef8:	movw	r0, #0
   1aefc:	str	r0, [fp, #-4]
   1af00:	ldr	r0, [fp, #-4]
   1af04:	mov	sp, fp
   1af08:	pop	{fp, pc}

0001af0c <flatcc_verify_string_field@@Base>:
   1af0c:	push	{fp, lr}
   1af10:	mov	fp, sp
   1af14:	sub	sp, sp, #40	; 0x28
   1af18:	str	r0, [fp, #-8]
   1af1c:	strh	r1, [fp, #-10]
   1af20:	str	r2, [fp, #-16]
   1af24:	ldr	r0, [fp, #-8]
   1af28:	ldrh	r1, [fp, #-10]
   1af2c:	ldr	r2, [fp, #-16]
   1af30:	uxth	r1, r1
   1af34:	add	r3, sp, #20
   1af38:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1af3c:	str	r0, [sp, #16]
   1af40:	ldr	r0, [sp, #16]
   1af44:	cmp	r0, #0
   1af48:	bne	1af58 <flatcc_verify_string_field@@Base+0x4c>
   1af4c:	ldr	r0, [sp, #20]
   1af50:	cmp	r0, #0
   1af54:	bne	1af64 <flatcc_verify_string_field@@Base+0x58>
   1af58:	ldr	r0, [sp, #16]
   1af5c:	str	r0, [fp, #-4]
   1af60:	b	1afc0 <flatcc_verify_string_field@@Base+0xb4>
   1af64:	b	1af68 <flatcc_verify_string_field@@Base+0x5c>
   1af68:	ldr	r0, [fp, #-8]
   1af6c:	ldr	r0, [r0]
   1af70:	ldr	r1, [fp, #-8]
   1af74:	ldr	r1, [r1, #4]
   1af78:	ldr	r2, [sp, #20]
   1af7c:	ldr	r3, [fp, #-8]
   1af80:	ldr	r3, [r3]
   1af84:	ldr	ip, [sp, #20]
   1af88:	str	r0, [sp, #12]
   1af8c:	mov	r0, r3
   1af90:	str	r1, [sp, #8]
   1af94:	mov	r1, ip
   1af98:	str	r2, [sp, #4]
   1af9c:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1afa0:	ldr	r1, [sp, #12]
   1afa4:	str	r0, [sp]
   1afa8:	mov	r0, r1
   1afac:	ldr	r1, [sp, #8]
   1afb0:	ldr	r2, [sp, #4]
   1afb4:	ldr	r3, [sp]
   1afb8:	bl	1b120 <flatcc_verify_string_field@@Base+0x214>
   1afbc:	str	r0, [fp, #-4]
   1afc0:	ldr	r0, [fp, #-4]
   1afc4:	mov	sp, fp
   1afc8:	pop	{fp, pc}
   1afcc:	push	{fp, lr}
   1afd0:	mov	fp, sp
   1afd4:	sub	sp, sp, #48	; 0x30
   1afd8:	str	r0, [fp, #-8]
   1afdc:	strh	r1, [fp, #-10]
   1afe0:	str	r2, [fp, #-16]
   1afe4:	str	r3, [fp, #-20]	; 0xffffffec
   1afe8:	ldr	r0, [fp, #-8]
   1afec:	ldrh	r1, [fp, #-10]
   1aff0:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1aff4:	strh	r0, [sp, #18]
   1aff8:	ldrsh	r0, [sp, #18]
   1affc:	cmp	r0, #0
   1b000:	bne	1b034 <flatcc_verify_string_field@@Base+0x128>
   1b004:	ldr	r0, [fp, #-20]	; 0xffffffec
   1b008:	movw	r1, #0
   1b00c:	str	r1, [r0]
   1b010:	ldr	r0, [fp, #-16]
   1b014:	cmp	r0, #0
   1b018:	beq	1b028 <flatcc_verify_string_field@@Base+0x11c>
   1b01c:	movw	r0, #4
   1b020:	str	r0, [fp, #-4]
   1b024:	b	1b114 <flatcc_verify_string_field@@Base+0x208>
   1b028:	movw	r0, #0
   1b02c:	str	r0, [fp, #-4]
   1b030:	b	1b114 <flatcc_verify_string_field@@Base+0x208>
   1b034:	ldrh	r0, [sp, #18]
   1b038:	str	r0, [sp, #24]
   1b03c:	ldr	r0, [sp, #24]
   1b040:	add	r0, r0, #4
   1b044:	str	r0, [sp, #20]
   1b048:	ldr	r0, [sp, #20]
   1b04c:	ldr	r1, [fp, #-8]
   1b050:	ldrh	r1, [r1, #20]
   1b054:	cmp	r0, r1
   1b058:	movw	r0, #0
   1b05c:	movls	r0, #1
   1b060:	and	r0, r0, #1
   1b064:	str	r0, [sp, #12]
   1b068:	ldr	r0, [sp, #12]
   1b06c:	cmp	r0, #0
   1b070:	bne	1b080 <flatcc_verify_string_field@@Base+0x174>
   1b074:	movw	r0, #13
   1b078:	str	r0, [fp, #-4]
   1b07c:	b	1b114 <flatcc_verify_string_field@@Base+0x208>
   1b080:	b	1b084 <flatcc_verify_string_field@@Base+0x178>
   1b084:	b	1b088 <flatcc_verify_string_field@@Base+0x17c>
   1b088:	movw	r0, #1
   1b08c:	str	r0, [sp, #8]
   1b090:	ldr	r0, [sp, #8]
   1b094:	cmp	r0, #0
   1b098:	bne	1b0a8 <flatcc_verify_string_field@@Base+0x19c>
   1b09c:	movw	r0, #14
   1b0a0:	str	r0, [fp, #-4]
   1b0a4:	b	1b114 <flatcc_verify_string_field@@Base+0x208>
   1b0a8:	b	1b0ac <flatcc_verify_string_field@@Base+0x1a0>
   1b0ac:	ldr	r0, [fp, #-8]
   1b0b0:	ldr	r0, [r0, #16]
   1b0b4:	ldr	r1, [sp, #24]
   1b0b8:	add	r0, r1, r0
   1b0bc:	str	r0, [sp, #24]
   1b0c0:	ldr	r0, [sp, #24]
   1b0c4:	and	r0, r0, #3
   1b0c8:	cmp	r0, #0
   1b0cc:	movw	r0, #0
   1b0d0:	movne	r0, #1
   1b0d4:	mvn	r1, #0
   1b0d8:	eor	r0, r0, r1
   1b0dc:	and	r0, r0, #1
   1b0e0:	str	r0, [sp, #4]
   1b0e4:	ldr	r0, [sp, #4]
   1b0e8:	cmp	r0, #0
   1b0ec:	bne	1b0fc <flatcc_verify_string_field@@Base+0x1f0>
   1b0f0:	movw	r0, #12
   1b0f4:	str	r0, [fp, #-4]
   1b0f8:	b	1b114 <flatcc_verify_string_field@@Base+0x208>
   1b0fc:	b	1b100 <flatcc_verify_string_field@@Base+0x1f4>
   1b100:	ldr	r0, [sp, #24]
   1b104:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b108:	str	r0, [r1]
   1b10c:	movw	r0, #0
   1b110:	str	r0, [fp, #-4]
   1b114:	ldr	r0, [fp, #-4]
   1b118:	mov	sp, fp
   1b11c:	pop	{fp, pc}
   1b120:	push	{fp, lr}
   1b124:	mov	fp, sp
   1b128:	sub	sp, sp, #40	; 0x28
   1b12c:	str	r0, [fp, #-8]
   1b130:	str	r1, [fp, #-12]
   1b134:	str	r2, [fp, #-16]
   1b138:	str	r3, [sp, #20]
   1b13c:	ldr	r0, [fp, #-12]
   1b140:	ldr	r1, [fp, #-16]
   1b144:	ldr	r2, [sp, #20]
   1b148:	bl	1d1cc <flatcc_verify_union_vector_field@@Base+0x56c>
   1b14c:	str	r0, [sp, #12]
   1b150:	ldr	r0, [sp, #12]
   1b154:	cmp	r0, #0
   1b158:	bne	1b168 <flatcc_verify_string_field@@Base+0x25c>
   1b15c:	movw	r0, #17
   1b160:	str	r0, [fp, #-4]
   1b164:	b	1b230 <flatcc_verify_string_field@@Base+0x324>
   1b168:	b	1b16c <flatcc_verify_string_field@@Base+0x260>
   1b16c:	ldr	r0, [sp, #20]
   1b170:	ldr	r1, [fp, #-16]
   1b174:	add	r0, r1, r0
   1b178:	str	r0, [fp, #-16]
   1b17c:	ldr	r0, [fp, #-8]
   1b180:	ldr	r1, [fp, #-16]
   1b184:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b188:	str	r0, [sp, #16]
   1b18c:	ldr	r0, [fp, #-16]
   1b190:	add	r0, r0, #4
   1b194:	str	r0, [fp, #-16]
   1b198:	ldr	r0, [fp, #-12]
   1b19c:	ldr	r1, [fp, #-16]
   1b1a0:	sub	r0, r0, r1
   1b1a4:	ldr	r1, [sp, #16]
   1b1a8:	add	r1, r1, #1
   1b1ac:	cmp	r0, r1
   1b1b0:	movw	r0, #0
   1b1b4:	movcs	r0, #1
   1b1b8:	and	r0, r0, #1
   1b1bc:	str	r0, [sp, #8]
   1b1c0:	ldr	r0, [sp, #8]
   1b1c4:	cmp	r0, #0
   1b1c8:	bne	1b1d8 <flatcc_verify_string_field@@Base+0x2cc>
   1b1cc:	movw	r0, #8
   1b1d0:	str	r0, [fp, #-4]
   1b1d4:	b	1b230 <flatcc_verify_string_field@@Base+0x324>
   1b1d8:	b	1b1dc <flatcc_verify_string_field@@Base+0x2d0>
   1b1dc:	b	1b1e0 <flatcc_verify_string_field@@Base+0x2d4>
   1b1e0:	ldr	r0, [fp, #-8]
   1b1e4:	ldr	r1, [fp, #-16]
   1b1e8:	add	r0, r0, r1
   1b1ec:	ldr	r1, [sp, #16]
   1b1f0:	add	r0, r0, r1
   1b1f4:	ldrb	r0, [r0]
   1b1f8:	cmp	r0, #0
   1b1fc:	movw	r0, #0
   1b200:	moveq	r0, #1
   1b204:	and	r0, r0, #1
   1b208:	str	r0, [sp, #4]
   1b20c:	ldr	r0, [sp, #4]
   1b210:	cmp	r0, #0
   1b214:	bne	1b224 <flatcc_verify_string_field@@Base+0x318>
   1b218:	movw	r0, #7
   1b21c:	str	r0, [fp, #-4]
   1b220:	b	1b230 <flatcc_verify_string_field@@Base+0x324>
   1b224:	b	1b228 <flatcc_verify_string_field@@Base+0x31c>
   1b228:	movw	r0, #0
   1b22c:	str	r0, [fp, #-4]
   1b230:	ldr	r0, [fp, #-4]
   1b234:	mov	sp, fp
   1b238:	pop	{fp, pc}
   1b23c:	push	{fp, lr}
   1b240:	mov	fp, sp
   1b244:	sub	sp, sp, #8
   1b248:	str	r0, [sp, #4]
   1b24c:	str	r1, [sp]
   1b250:	ldr	r0, [sp, #4]
   1b254:	ldr	r1, [sp]
   1b258:	add	r0, r0, r1
   1b25c:	bl	1d250 <flatcc_verify_union_vector_field@@Base+0x5f0>
   1b260:	mov	sp, fp
   1b264:	pop	{fp, pc}

0001b268 <flatcc_verify_vector_field@@Base>:
   1b268:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b26c:	add	fp, sp, #24
   1b270:	sub	sp, sp, #72	; 0x48
   1b274:	ldr	ip, [fp, #12]
   1b278:	ldr	lr, [fp, #8]
   1b27c:	str	r0, [fp, #-32]	; 0xffffffe0
   1b280:	strh	r1, [fp, #-34]	; 0xffffffde
   1b284:	str	r2, [fp, #-40]	; 0xffffffd8
   1b288:	str	r3, [fp, #-44]	; 0xffffffd4
   1b28c:	strh	lr, [fp, #-46]	; 0xffffffd2
   1b290:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b294:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1b298:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1b29c:	uxth	r1, r1
   1b2a0:	add	r3, sp, #44	; 0x2c
   1b2a4:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1b2a8:	str	r0, [sp, #40]	; 0x28
   1b2ac:	ldr	r0, [sp, #40]	; 0x28
   1b2b0:	cmp	r0, #0
   1b2b4:	bne	1b2c4 <flatcc_verify_vector_field@@Base+0x5c>
   1b2b8:	ldr	r0, [sp, #44]	; 0x2c
   1b2bc:	cmp	r0, #0
   1b2c0:	bne	1b2d0 <flatcc_verify_vector_field@@Base+0x68>
   1b2c4:	ldr	r0, [sp, #40]	; 0x28
   1b2c8:	str	r0, [fp, #-28]	; 0xffffffe4
   1b2cc:	b	1b36c <flatcc_verify_vector_field@@Base+0x104>
   1b2d0:	b	1b2d4 <flatcc_verify_vector_field@@Base+0x6c>
   1b2d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b2d8:	ldr	r0, [r0]
   1b2dc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1b2e0:	ldr	r1, [r1, #4]
   1b2e4:	ldr	r2, [sp, #44]	; 0x2c
   1b2e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b2ec:	ldr	r3, [r3]
   1b2f0:	ldr	ip, [sp, #44]	; 0x2c
   1b2f4:	str	r0, [sp, #36]	; 0x24
   1b2f8:	mov	r0, r3
   1b2fc:	str	r1, [sp, #32]
   1b300:	mov	r1, ip
   1b304:	str	r2, [sp, #28]
   1b308:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b30c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b310:	ldrh	r2, [fp, #-46]	; 0xffffffd2
   1b314:	ldr	r3, [fp, #12]
   1b318:	ldr	ip, [sp, #36]	; 0x24
   1b31c:	str	r0, [sp, #24]
   1b320:	mov	r0, ip
   1b324:	ldr	lr, [sp, #32]
   1b328:	str	r1, [sp, #20]
   1b32c:	mov	r1, lr
   1b330:	ldr	r4, [sp, #28]
   1b334:	str	r2, [sp, #16]
   1b338:	mov	r2, r4
   1b33c:	ldr	r5, [sp, #24]
   1b340:	str	r3, [sp, #12]
   1b344:	mov	r3, r5
   1b348:	ldr	r6, [sp, #20]
   1b34c:	str	r6, [sp]
   1b350:	ldr	r7, [sp, #16]
   1b354:	uxth	r8, r7
   1b358:	str	r8, [sp, #4]
   1b35c:	ldr	r8, [sp, #12]
   1b360:	str	r8, [sp, #8]
   1b364:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1b368:	str	r0, [fp, #-28]	; 0xffffffe4
   1b36c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1b370:	sub	sp, fp, #24
   1b374:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b378:	push	{r4, sl, fp, lr}
   1b37c:	add	fp, sp, #8
   1b380:	sub	sp, sp, #40	; 0x28
   1b384:	ldr	ip, [fp, #16]
   1b388:	ldr	lr, [fp, #12]
   1b38c:	ldr	r4, [fp, #8]
   1b390:	str	r0, [fp, #-16]
   1b394:	str	r1, [fp, #-20]	; 0xffffffec
   1b398:	str	r2, [sp, #24]
   1b39c:	str	r3, [sp, #20]
   1b3a0:	strh	lr, [sp, #18]
   1b3a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1b3a8:	ldr	r1, [sp, #24]
   1b3ac:	ldr	r2, [sp, #20]
   1b3b0:	ldrh	r3, [sp, #18]
   1b3b4:	bl	1d288 <flatcc_verify_union_vector_field@@Base+0x628>
   1b3b8:	str	r0, [sp, #8]
   1b3bc:	ldr	r0, [sp, #8]
   1b3c0:	cmp	r0, #0
   1b3c4:	bne	1b3d4 <flatcc_verify_vector_field@@Base+0x16c>
   1b3c8:	movw	r0, #16
   1b3cc:	str	r0, [fp, #-12]
   1b3d0:	b	1b490 <flatcc_verify_vector_field@@Base+0x228>
   1b3d4:	b	1b3d8 <flatcc_verify_vector_field@@Base+0x170>
   1b3d8:	ldr	r0, [sp, #20]
   1b3dc:	ldr	r1, [sp, #24]
   1b3e0:	add	r0, r1, r0
   1b3e4:	str	r0, [sp, #24]
   1b3e8:	ldr	r0, [fp, #-16]
   1b3ec:	ldr	r1, [sp, #24]
   1b3f0:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b3f4:	str	r0, [sp, #12]
   1b3f8:	ldr	r0, [sp, #24]
   1b3fc:	add	r0, r0, #4
   1b400:	str	r0, [sp, #24]
   1b404:	ldr	r0, [sp, #12]
   1b408:	ldr	r1, [fp, #16]
   1b40c:	cmp	r0, r1
   1b410:	movw	r0, #0
   1b414:	movls	r0, #1
   1b418:	and	r0, r0, #1
   1b41c:	str	r0, [sp, #4]
   1b420:	ldr	r0, [sp, #4]
   1b424:	cmp	r0, #0
   1b428:	bne	1b438 <flatcc_verify_vector_field@@Base+0x1d0>
   1b42c:	movw	r0, #25
   1b430:	str	r0, [fp, #-12]
   1b434:	b	1b490 <flatcc_verify_vector_field@@Base+0x228>
   1b438:	b	1b43c <flatcc_verify_vector_field@@Base+0x1d4>
   1b43c:	b	1b440 <flatcc_verify_vector_field@@Base+0x1d8>
   1b440:	ldr	r0, [fp, #-20]	; 0xffffffec
   1b444:	ldr	r1, [sp, #24]
   1b448:	sub	r0, r0, r1
   1b44c:	ldr	r1, [sp, #12]
   1b450:	ldr	r2, [fp, #8]
   1b454:	mul	r1, r1, r2
   1b458:	cmp	r0, r1
   1b45c:	movw	r0, #0
   1b460:	movcs	r0, #1
   1b464:	and	r0, r0, #1
   1b468:	str	r0, [sp]
   1b46c:	ldr	r0, [sp]
   1b470:	cmp	r0, #0
   1b474:	bne	1b484 <flatcc_verify_vector_field@@Base+0x21c>
   1b478:	movw	r0, #26
   1b47c:	str	r0, [fp, #-12]
   1b480:	b	1b490 <flatcc_verify_vector_field@@Base+0x228>
   1b484:	b	1b488 <flatcc_verify_vector_field@@Base+0x220>
   1b488:	movw	r0, #0
   1b48c:	str	r0, [fp, #-12]
   1b490:	ldr	r0, [fp, #-12]
   1b494:	sub	sp, fp, #8
   1b498:	pop	{r4, sl, fp, pc}

0001b49c <flatcc_verify_string_vector_field@@Base>:
   1b49c:	push	{fp, lr}
   1b4a0:	mov	fp, sp
   1b4a4:	sub	sp, sp, #40	; 0x28
   1b4a8:	str	r0, [fp, #-8]
   1b4ac:	strh	r1, [fp, #-10]
   1b4b0:	str	r2, [fp, #-16]
   1b4b4:	ldr	r0, [fp, #-8]
   1b4b8:	ldrh	r1, [fp, #-10]
   1b4bc:	ldr	r2, [fp, #-16]
   1b4c0:	uxth	r1, r1
   1b4c4:	add	r3, sp, #20
   1b4c8:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1b4cc:	str	r0, [sp, #16]
   1b4d0:	ldr	r0, [sp, #16]
   1b4d4:	cmp	r0, #0
   1b4d8:	bne	1b4e8 <flatcc_verify_string_vector_field@@Base+0x4c>
   1b4dc:	ldr	r0, [sp, #20]
   1b4e0:	cmp	r0, #0
   1b4e4:	bne	1b4f4 <flatcc_verify_string_vector_field@@Base+0x58>
   1b4e8:	ldr	r0, [sp, #16]
   1b4ec:	str	r0, [fp, #-4]
   1b4f0:	b	1b550 <flatcc_verify_string_vector_field@@Base+0xb4>
   1b4f4:	b	1b4f8 <flatcc_verify_string_vector_field@@Base+0x5c>
   1b4f8:	ldr	r0, [fp, #-8]
   1b4fc:	ldr	r0, [r0]
   1b500:	ldr	r1, [fp, #-8]
   1b504:	ldr	r1, [r1, #4]
   1b508:	ldr	r2, [sp, #20]
   1b50c:	ldr	r3, [fp, #-8]
   1b510:	ldr	r3, [r3]
   1b514:	ldr	ip, [sp, #20]
   1b518:	str	r0, [sp, #12]
   1b51c:	mov	r0, r3
   1b520:	str	r1, [sp, #8]
   1b524:	mov	r1, ip
   1b528:	str	r2, [sp, #4]
   1b52c:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b530:	ldr	r1, [sp, #12]
   1b534:	str	r0, [sp]
   1b538:	mov	r0, r1
   1b53c:	ldr	r1, [sp, #8]
   1b540:	ldr	r2, [sp, #4]
   1b544:	ldr	r3, [sp]
   1b548:	bl	1b55c <flatcc_verify_string_vector_field@@Base+0xc0>
   1b54c:	str	r0, [fp, #-4]
   1b550:	ldr	r0, [fp, #-4]
   1b554:	mov	sp, fp
   1b558:	pop	{fp, pc}
   1b55c:	push	{fp, lr}
   1b560:	mov	fp, sp
   1b564:	sub	sp, sp, #80	; 0x50
   1b568:	ldr	ip, [pc, #424]	; 1b718 <flatcc_verify_string_vector_field@@Base+0x27c>
   1b56c:	str	r0, [fp, #-8]
   1b570:	str	r1, [fp, #-12]
   1b574:	str	r2, [fp, #-16]
   1b578:	str	r3, [fp, #-20]	; 0xffffffec
   1b57c:	ldr	r0, [fp, #-8]
   1b580:	ldr	r1, [fp, #-12]
   1b584:	ldr	r2, [fp, #-16]
   1b588:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b58c:	movw	lr, #4
   1b590:	str	lr, [sp]
   1b594:	movw	lr, #4
   1b598:	uxth	lr, lr
   1b59c:	str	lr, [sp, #4]
   1b5a0:	str	ip, [sp, #8]
   1b5a4:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1b5a8:	cmp	r0, #0
   1b5ac:	beq	1b600 <flatcc_verify_string_vector_field@@Base+0x164>
   1b5b0:	ldr	r0, [pc, #352]	; 1b718 <flatcc_verify_string_vector_field@@Base+0x27c>
   1b5b4:	ldr	r1, [fp, #-8]
   1b5b8:	ldr	r2, [fp, #-12]
   1b5bc:	ldr	r3, [fp, #-16]
   1b5c0:	ldr	ip, [fp, #-20]	; 0xffffffec
   1b5c4:	str	r0, [fp, #-32]	; 0xffffffe0
   1b5c8:	mov	r0, r1
   1b5cc:	mov	r1, r2
   1b5d0:	mov	r2, r3
   1b5d4:	mov	r3, ip
   1b5d8:	movw	ip, #4
   1b5dc:	str	ip, [sp]
   1b5e0:	movw	ip, #4
   1b5e4:	uxth	ip, ip
   1b5e8:	str	ip, [sp, #4]
   1b5ec:	ldr	ip, [fp, #-32]	; 0xffffffe0
   1b5f0:	str	ip, [sp, #8]
   1b5f4:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1b5f8:	str	r0, [fp, #-4]
   1b5fc:	b	1b70c <flatcc_verify_string_vector_field@@Base+0x270>
   1b600:	ldr	r0, [fp, #-20]	; 0xffffffec
   1b604:	ldr	r1, [fp, #-16]
   1b608:	add	r0, r1, r0
   1b60c:	str	r0, [fp, #-16]
   1b610:	ldr	r0, [fp, #-8]
   1b614:	ldr	r1, [fp, #-16]
   1b618:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b61c:	str	r0, [fp, #-28]	; 0xffffffe4
   1b620:	ldr	r0, [fp, #-16]
   1b624:	add	r0, r0, #4
   1b628:	str	r0, [fp, #-16]
   1b62c:	movw	r0, #0
   1b630:	str	r0, [fp, #-24]	; 0xffffffe8
   1b634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b638:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b63c:	cmp	r0, r1
   1b640:	bcs	1b704 <flatcc_verify_string_vector_field@@Base+0x268>
   1b644:	ldr	r0, [fp, #-8]
   1b648:	ldr	r1, [fp, #-12]
   1b64c:	ldr	r2, [fp, #-16]
   1b650:	ldr	r3, [fp, #-8]
   1b654:	ldr	ip, [fp, #-16]
   1b658:	str	r0, [fp, #-36]	; 0xffffffdc
   1b65c:	mov	r0, r3
   1b660:	str	r1, [sp, #40]	; 0x28
   1b664:	mov	r1, ip
   1b668:	str	r2, [sp, #36]	; 0x24
   1b66c:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b670:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b674:	str	r0, [sp, #32]
   1b678:	mov	r0, r1
   1b67c:	ldr	r1, [sp, #40]	; 0x28
   1b680:	ldr	r2, [sp, #36]	; 0x24
   1b684:	ldr	r3, [sp, #32]
   1b688:	bl	1b120 <flatcc_verify_string_field@@Base+0x214>
   1b68c:	cmp	r0, #0
   1b690:	beq	1b6e4 <flatcc_verify_string_vector_field@@Base+0x248>
   1b694:	ldr	r0, [fp, #-8]
   1b698:	ldr	r1, [fp, #-12]
   1b69c:	ldr	r2, [fp, #-16]
   1b6a0:	ldr	r3, [fp, #-8]
   1b6a4:	ldr	ip, [fp, #-16]
   1b6a8:	str	r0, [sp, #28]
   1b6ac:	mov	r0, r3
   1b6b0:	str	r1, [sp, #24]
   1b6b4:	mov	r1, ip
   1b6b8:	str	r2, [sp, #20]
   1b6bc:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b6c0:	ldr	r1, [sp, #28]
   1b6c4:	str	r0, [sp, #16]
   1b6c8:	mov	r0, r1
   1b6cc:	ldr	r1, [sp, #24]
   1b6d0:	ldr	r2, [sp, #20]
   1b6d4:	ldr	r3, [sp, #16]
   1b6d8:	bl	1b120 <flatcc_verify_string_field@@Base+0x214>
   1b6dc:	str	r0, [fp, #-4]
   1b6e0:	b	1b70c <flatcc_verify_string_vector_field@@Base+0x270>
   1b6e4:	b	1b6e8 <flatcc_verify_string_vector_field@@Base+0x24c>
   1b6e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b6ec:	add	r0, r0, #1
   1b6f0:	str	r0, [fp, #-24]	; 0xffffffe8
   1b6f4:	ldr	r0, [fp, #-16]
   1b6f8:	add	r0, r0, #4
   1b6fc:	str	r0, [fp, #-16]
   1b700:	b	1b634 <flatcc_verify_string_vector_field@@Base+0x198>
   1b704:	movw	r0, #0
   1b708:	str	r0, [fp, #-4]
   1b70c:	ldr	r0, [fp, #-4]
   1b710:	mov	sp, fp
   1b714:	pop	{fp, pc}
   1b718:	svccc	0x00ffffff

0001b71c <flatcc_verify_table_field@@Base>:
   1b71c:	push	{r4, r5, fp, lr}
   1b720:	add	fp, sp, #8
   1b724:	sub	sp, sp, #64	; 0x40
   1b728:	str	r0, [fp, #-16]
   1b72c:	strh	r1, [fp, #-18]	; 0xffffffee
   1b730:	str	r2, [fp, #-24]	; 0xffffffe8
   1b734:	str	r3, [fp, #-28]	; 0xffffffe4
   1b738:	ldr	r0, [fp, #-16]
   1b73c:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1b740:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b744:	uxth	r1, r1
   1b748:	sub	r3, fp, #32
   1b74c:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1b750:	str	r0, [sp, #36]	; 0x24
   1b754:	ldr	r0, [sp, #36]	; 0x24
   1b758:	cmp	r0, #0
   1b75c:	bne	1b76c <flatcc_verify_table_field@@Base+0x50>
   1b760:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b764:	cmp	r0, #0
   1b768:	bne	1b778 <flatcc_verify_table_field@@Base+0x5c>
   1b76c:	ldr	r0, [sp, #36]	; 0x24
   1b770:	str	r0, [fp, #-12]
   1b774:	b	1b800 <flatcc_verify_table_field@@Base+0xe4>
   1b778:	b	1b77c <flatcc_verify_table_field@@Base+0x60>
   1b77c:	ldr	r0, [fp, #-16]
   1b780:	ldr	r0, [r0]
   1b784:	ldr	r1, [fp, #-16]
   1b788:	ldr	r1, [r1, #4]
   1b78c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1b790:	ldr	r3, [fp, #-16]
   1b794:	ldr	r3, [r3]
   1b798:	ldr	ip, [fp, #-32]	; 0xffffffe0
   1b79c:	str	r0, [sp, #32]
   1b7a0:	mov	r0, r3
   1b7a4:	str	r1, [sp, #28]
   1b7a8:	mov	r1, ip
   1b7ac:	str	r2, [sp, #24]
   1b7b0:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b7b4:	ldr	r1, [fp, #-16]
   1b7b8:	ldr	r1, [r1, #8]
   1b7bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b7c0:	ldr	r3, [sp, #32]
   1b7c4:	str	r0, [sp, #20]
   1b7c8:	mov	r0, r3
   1b7cc:	ldr	ip, [sp, #28]
   1b7d0:	str	r1, [sp, #16]
   1b7d4:	mov	r1, ip
   1b7d8:	ldr	lr, [sp, #24]
   1b7dc:	str	r2, [sp, #12]
   1b7e0:	mov	r2, lr
   1b7e4:	ldr	r3, [sp, #20]
   1b7e8:	ldr	r4, [sp, #16]
   1b7ec:	str	r4, [sp]
   1b7f0:	ldr	r5, [sp, #12]
   1b7f4:	str	r5, [sp, #4]
   1b7f8:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1b7fc:	str	r0, [fp, #-12]
   1b800:	ldr	r0, [fp, #-12]
   1b804:	sub	sp, fp, #8
   1b808:	pop	{r4, r5, fp, pc}
   1b80c:	push	{fp, lr}
   1b810:	mov	fp, sp
   1b814:	sub	sp, sp, #104	; 0x68
   1b818:	ldr	ip, [fp, #12]
   1b81c:	ldr	lr, [fp, #8]
   1b820:	str	r0, [fp, #-8]
   1b824:	str	r1, [fp, #-12]
   1b828:	str	r2, [fp, #-16]
   1b82c:	str	r3, [fp, #-20]	; 0xffffffec
   1b830:	ldr	r0, [fp, #8]
   1b834:	sub	r0, r0, #1
   1b838:	str	r0, [sp, #60]	; 0x3c
   1b83c:	str	r0, [sp, #48]	; 0x30
   1b840:	ldr	r0, [sp, #48]	; 0x30
   1b844:	cmp	r0, #0
   1b848:	bne	1b858 <flatcc_verify_table_field@@Base+0x13c>
   1b84c:	movw	r0, #3
   1b850:	str	r0, [fp, #-4]
   1b854:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1b858:	b	1b85c <flatcc_verify_table_field@@Base+0x140>
   1b85c:	b	1b860 <flatcc_verify_table_field@@Base+0x144>
   1b860:	ldr	r0, [fp, #-12]
   1b864:	ldr	r1, [fp, #-16]
   1b868:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b86c:	bl	1d1cc <flatcc_verify_union_vector_field@@Base+0x56c>
   1b870:	str	r0, [sp, #44]	; 0x2c
   1b874:	ldr	r0, [sp, #44]	; 0x2c
   1b878:	cmp	r0, #0
   1b87c:	bne	1b88c <flatcc_verify_table_field@@Base+0x170>
   1b880:	movw	r0, #15
   1b884:	str	r0, [fp, #-4]
   1b888:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1b88c:	b	1b890 <flatcc_verify_table_field@@Base+0x174>
   1b890:	ldr	r0, [fp, #-16]
   1b894:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b898:	add	r0, r0, r1
   1b89c:	str	r0, [sp, #68]	; 0x44
   1b8a0:	ldr	r0, [sp, #68]	; 0x44
   1b8a4:	ldr	r1, [fp, #-8]
   1b8a8:	ldr	r2, [sp, #68]	; 0x44
   1b8ac:	str	r0, [sp, #16]
   1b8b0:	mov	r0, r1
   1b8b4:	mov	r1, r2
   1b8b8:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1b8bc:	ldr	r1, [sp, #16]
   1b8c0:	sub	r0, r1, r0
   1b8c4:	str	r0, [fp, #-24]	; 0xffffffe8
   1b8c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b8cc:	cmp	r0, #0
   1b8d0:	movw	r0, #0
   1b8d4:	str	r0, [sp, #12]
   1b8d8:	blt	1b8fc <flatcc_verify_table_field@@Base+0x1e0>
   1b8dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b8e0:	and	r0, r0, #1
   1b8e4:	cmp	r0, #0
   1b8e8:	movw	r0, #0
   1b8ec:	movne	r0, #1
   1b8f0:	mvn	r1, #0
   1b8f4:	eor	r0, r0, r1
   1b8f8:	str	r0, [sp, #12]
   1b8fc:	ldr	r0, [sp, #12]
   1b900:	and	r0, r0, #1
   1b904:	str	r0, [sp, #40]	; 0x28
   1b908:	ldr	r0, [sp, #40]	; 0x28
   1b90c:	cmp	r0, #0
   1b910:	bne	1b920 <flatcc_verify_table_field@@Base+0x204>
   1b914:	movw	r0, #29
   1b918:	str	r0, [fp, #-4]
   1b91c:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1b920:	b	1b924 <flatcc_verify_table_field@@Base+0x208>
   1b924:	b	1b928 <flatcc_verify_table_field@@Base+0x20c>
   1b928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b92c:	add	r0, r0, #2
   1b930:	ldr	r1, [fp, #-12]
   1b934:	cmp	r0, r1
   1b938:	movw	r0, #0
   1b93c:	movls	r0, #1
   1b940:	and	r0, r0, #1
   1b944:	str	r0, [sp, #36]	; 0x24
   1b948:	ldr	r0, [sp, #36]	; 0x24
   1b94c:	cmp	r0, #0
   1b950:	bne	1b960 <flatcc_verify_table_field@@Base+0x244>
   1b954:	movw	r0, #27
   1b958:	str	r0, [fp, #-4]
   1b95c:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1b960:	b	1b964 <flatcc_verify_table_field@@Base+0x248>
   1b964:	ldr	r0, [fp, #-8]
   1b968:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b96c:	bl	1d348 <flatcc_verify_union_vector_field@@Base+0x6e8>
   1b970:	strh	r0, [sp, #74]	; 0x4a
   1b974:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b978:	ldrh	r1, [sp, #74]	; 0x4a
   1b97c:	add	r0, r0, r1
   1b980:	str	r0, [fp, #-28]	; 0xffffffe4
   1b984:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1b988:	ldr	r1, [fp, #-12]
   1b98c:	cmp	r0, r1
   1b990:	movw	r0, #0
   1b994:	str	r0, [sp, #8]
   1b998:	bhi	1b9bc <flatcc_verify_table_field@@Base+0x2a0>
   1b99c:	ldrh	r0, [sp, #74]	; 0x4a
   1b9a0:	and	r0, r0, #1
   1b9a4:	cmp	r0, #0
   1b9a8:	movw	r0, #0
   1b9ac:	movne	r0, #1
   1b9b0:	mvn	r1, #0
   1b9b4:	eor	r0, r0, r1
   1b9b8:	str	r0, [sp, #8]
   1b9bc:	ldr	r0, [sp, #8]
   1b9c0:	and	r0, r0, #1
   1b9c4:	str	r0, [sp, #32]
   1b9c8:	ldr	r0, [sp, #32]
   1b9cc:	cmp	r0, #0
   1b9d0:	bne	1b9e0 <flatcc_verify_table_field@@Base+0x2c4>
   1b9d4:	movw	r0, #30
   1b9d8:	str	r0, [fp, #-4]
   1b9dc:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1b9e0:	b	1b9e4 <flatcc_verify_table_field@@Base+0x2c8>
   1b9e4:	b	1b9e8 <flatcc_verify_table_field@@Base+0x2cc>
   1b9e8:	movw	r0, #1
   1b9ec:	str	r0, [sp, #28]
   1b9f0:	ldr	r0, [sp, #28]
   1b9f4:	cmp	r0, #0
   1b9f8:	bne	1ba08 <flatcc_verify_table_field@@Base+0x2ec>
   1b9fc:	movw	r0, #31
   1ba00:	str	r0, [fp, #-4]
   1ba04:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1ba08:	b	1ba0c <flatcc_verify_table_field@@Base+0x2f0>
   1ba0c:	b	1ba10 <flatcc_verify_table_field@@Base+0x2f4>
   1ba10:	ldrh	r0, [sp, #74]	; 0x4a
   1ba14:	cmp	r0, #4
   1ba18:	movw	r0, #0
   1ba1c:	movcs	r0, #1
   1ba20:	and	r0, r0, #1
   1ba24:	str	r0, [sp, #24]
   1ba28:	ldr	r0, [sp, #24]
   1ba2c:	cmp	r0, #0
   1ba30:	bne	1ba40 <flatcc_verify_table_field@@Base+0x324>
   1ba34:	movw	r0, #28
   1ba38:	str	r0, [fp, #-4]
   1ba3c:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1ba40:	b	1ba44 <flatcc_verify_table_field@@Base+0x328>
   1ba44:	ldr	r0, [fp, #-8]
   1ba48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ba4c:	add	r1, r1, #2
   1ba50:	bl	1d348 <flatcc_verify_union_vector_field@@Base+0x6e8>
   1ba54:	strh	r0, [sp, #72]	; 0x48
   1ba58:	ldr	r0, [fp, #-12]
   1ba5c:	ldr	r1, [sp, #68]	; 0x44
   1ba60:	sub	r0, r0, r1
   1ba64:	ldrh	r1, [sp, #72]	; 0x48
   1ba68:	cmp	r0, r1
   1ba6c:	movw	r0, #0
   1ba70:	movcs	r0, #1
   1ba74:	and	r0, r0, #1
   1ba78:	str	r0, [sp, #20]
   1ba7c:	ldr	r0, [sp, #20]
   1ba80:	cmp	r0, #0
   1ba84:	bne	1ba94 <flatcc_verify_table_field@@Base+0x378>
   1ba88:	movw	r0, #20
   1ba8c:	str	r0, [fp, #-4]
   1ba90:	b	1bad4 <flatcc_verify_table_field@@Base+0x3b8>
   1ba94:	b	1ba98 <flatcc_verify_table_field@@Base+0x37c>
   1ba98:	ldr	r0, [fp, #-8]
   1ba9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1baa0:	add	r0, r0, r1
   1baa4:	str	r0, [sp, #64]	; 0x40
   1baa8:	ldr	r0, [fp, #-8]
   1baac:	str	r0, [sp, #52]	; 0x34
   1bab0:	ldr	r0, [fp, #-12]
   1bab4:	str	r0, [sp, #56]	; 0x38
   1bab8:	ldr	r0, [fp, #12]
   1babc:	add	r1, sp, #52	; 0x34
   1bac0:	str	r0, [sp, #4]
   1bac4:	mov	r0, r1
   1bac8:	ldr	r1, [sp, #4]
   1bacc:	blx	r1
   1bad0:	str	r0, [fp, #-4]
   1bad4:	ldr	r0, [fp, #-4]
   1bad8:	mov	sp, fp
   1badc:	pop	{fp, pc}

0001bae0 <flatcc_verify_table_vector_field@@Base>:
   1bae0:	push	{r4, r5, fp, lr}
   1bae4:	add	fp, sp, #8
   1bae8:	sub	sp, sp, #64	; 0x40
   1baec:	str	r0, [fp, #-16]
   1baf0:	strh	r1, [fp, #-18]	; 0xffffffee
   1baf4:	str	r2, [fp, #-24]	; 0xffffffe8
   1baf8:	str	r3, [fp, #-28]	; 0xffffffe4
   1bafc:	ldr	r0, [fp, #-16]
   1bb00:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1bb04:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bb08:	uxth	r1, r1
   1bb0c:	sub	r3, fp, #32
   1bb10:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1bb14:	str	r0, [sp, #36]	; 0x24
   1bb18:	ldr	r0, [sp, #36]	; 0x24
   1bb1c:	cmp	r0, #0
   1bb20:	bne	1bb30 <flatcc_verify_table_vector_field@@Base+0x50>
   1bb24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bb28:	cmp	r0, #0
   1bb2c:	bne	1bb3c <flatcc_verify_table_vector_field@@Base+0x5c>
   1bb30:	ldr	r0, [sp, #36]	; 0x24
   1bb34:	str	r0, [fp, #-12]
   1bb38:	b	1bbc4 <flatcc_verify_table_vector_field@@Base+0xe4>
   1bb3c:	b	1bb40 <flatcc_verify_table_vector_field@@Base+0x60>
   1bb40:	ldr	r0, [fp, #-16]
   1bb44:	ldr	r0, [r0]
   1bb48:	ldr	r1, [fp, #-16]
   1bb4c:	ldr	r1, [r1, #4]
   1bb50:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bb54:	ldr	r3, [fp, #-16]
   1bb58:	ldr	r3, [r3]
   1bb5c:	ldr	ip, [fp, #-32]	; 0xffffffe0
   1bb60:	str	r0, [sp, #32]
   1bb64:	mov	r0, r3
   1bb68:	str	r1, [sp, #28]
   1bb6c:	mov	r1, ip
   1bb70:	str	r2, [sp, #24]
   1bb74:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1bb78:	ldr	r1, [fp, #-16]
   1bb7c:	ldr	r1, [r1, #8]
   1bb80:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bb84:	ldr	r3, [sp, #32]
   1bb88:	str	r0, [sp, #20]
   1bb8c:	mov	r0, r3
   1bb90:	ldr	ip, [sp, #28]
   1bb94:	str	r1, [sp, #16]
   1bb98:	mov	r1, ip
   1bb9c:	ldr	lr, [sp, #24]
   1bba0:	str	r2, [sp, #12]
   1bba4:	mov	r2, lr
   1bba8:	ldr	r3, [sp, #20]
   1bbac:	ldr	r4, [sp, #16]
   1bbb0:	str	r4, [sp]
   1bbb4:	ldr	r5, [sp, #12]
   1bbb8:	str	r5, [sp, #4]
   1bbbc:	bl	1bbd0 <flatcc_verify_table_vector_field@@Base+0xf0>
   1bbc0:	str	r0, [fp, #-12]
   1bbc4:	ldr	r0, [fp, #-12]
   1bbc8:	sub	sp, fp, #8
   1bbcc:	pop	{r4, r5, fp, pc}
   1bbd0:	push	{r4, r5, fp, lr}
   1bbd4:	add	fp, sp, #8
   1bbd8:	sub	sp, sp, #104	; 0x68
   1bbdc:	ldr	ip, [fp, #12]
   1bbe0:	ldr	lr, [fp, #8]
   1bbe4:	str	r0, [fp, #-16]
   1bbe8:	str	r1, [fp, #-20]	; 0xffffffec
   1bbec:	str	r2, [fp, #-24]	; 0xffffffe8
   1bbf0:	str	r3, [fp, #-28]	; 0xffffffe4
   1bbf4:	ldr	r0, [fp, #8]
   1bbf8:	mvn	r1, #0
   1bbfc:	add	r1, r0, r1
   1bc00:	str	r1, [fp, #8]
   1bc04:	cmp	r0, #0
   1bc08:	movw	r0, #0
   1bc0c:	movgt	r0, #1
   1bc10:	and	r0, r0, #1
   1bc14:	str	r0, [fp, #-40]	; 0xffffffd8
   1bc18:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1bc1c:	cmp	r0, #0
   1bc20:	bne	1bc30 <flatcc_verify_table_vector_field@@Base+0x150>
   1bc24:	movw	r0, #3
   1bc28:	str	r0, [fp, #-12]
   1bc2c:	b	1be30 <flatcc_verify_table_vector_field@@Base+0x350>
   1bc30:	b	1bc34 <flatcc_verify_table_vector_field@@Base+0x154>
   1bc34:	ldr	r0, [pc, #512]	; 1be3c <flatcc_verify_table_vector_field@@Base+0x35c>
   1bc38:	ldr	r1, [fp, #-16]
   1bc3c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bc40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc44:	ldr	ip, [fp, #-28]	; 0xffffffe4
   1bc48:	str	r0, [fp, #-44]	; 0xffffffd4
   1bc4c:	mov	r0, r1
   1bc50:	mov	r1, r2
   1bc54:	mov	r2, r3
   1bc58:	mov	r3, ip
   1bc5c:	movw	ip, #4
   1bc60:	str	ip, [sp]
   1bc64:	movw	ip, #4
   1bc68:	uxth	ip, ip
   1bc6c:	str	ip, [sp, #4]
   1bc70:	ldr	ip, [fp, #-44]	; 0xffffffd4
   1bc74:	str	ip, [sp, #8]
   1bc78:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1bc7c:	cmp	r0, #0
   1bc80:	beq	1bcd4 <flatcc_verify_table_vector_field@@Base+0x1f4>
   1bc84:	ldr	r0, [pc, #432]	; 1be3c <flatcc_verify_table_vector_field@@Base+0x35c>
   1bc88:	ldr	r1, [fp, #-16]
   1bc8c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bc90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc94:	ldr	ip, [fp, #-28]	; 0xffffffe4
   1bc98:	str	r0, [fp, #-48]	; 0xffffffd0
   1bc9c:	mov	r0, r1
   1bca0:	mov	r1, r2
   1bca4:	mov	r2, r3
   1bca8:	mov	r3, ip
   1bcac:	movw	ip, #4
   1bcb0:	str	ip, [sp]
   1bcb4:	movw	ip, #4
   1bcb8:	uxth	ip, ip
   1bcbc:	str	ip, [sp, #4]
   1bcc0:	ldr	ip, [fp, #-48]	; 0xffffffd0
   1bcc4:	str	ip, [sp, #8]
   1bcc8:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1bccc:	str	r0, [fp, #-12]
   1bcd0:	b	1be30 <flatcc_verify_table_vector_field@@Base+0x350>
   1bcd4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bcd8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bcdc:	add	r0, r1, r0
   1bce0:	str	r0, [fp, #-24]	; 0xffffffe8
   1bce4:	ldr	r0, [fp, #-16]
   1bce8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bcec:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1bcf0:	str	r0, [fp, #-36]	; 0xffffffdc
   1bcf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bcf8:	add	r0, r0, #4
   1bcfc:	str	r0, [fp, #-24]	; 0xffffffe8
   1bd00:	movw	r0, #0
   1bd04:	str	r0, [fp, #-32]	; 0xffffffe0
   1bd08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bd0c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1bd10:	cmp	r0, r1
   1bd14:	bcs	1be28 <flatcc_verify_table_vector_field@@Base+0x348>
   1bd18:	ldr	r0, [fp, #-16]
   1bd1c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd20:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bd24:	ldr	r3, [fp, #-16]
   1bd28:	ldr	ip, [fp, #-24]	; 0xffffffe8
   1bd2c:	str	r0, [fp, #-52]	; 0xffffffcc
   1bd30:	mov	r0, r3
   1bd34:	str	r1, [sp, #56]	; 0x38
   1bd38:	mov	r1, ip
   1bd3c:	str	r2, [sp, #52]	; 0x34
   1bd40:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1bd44:	ldr	r1, [fp, #8]
   1bd48:	ldr	r2, [fp, #12]
   1bd4c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bd50:	str	r0, [sp, #48]	; 0x30
   1bd54:	mov	r0, r3
   1bd58:	ldr	ip, [sp, #56]	; 0x38
   1bd5c:	str	r1, [sp, #44]	; 0x2c
   1bd60:	mov	r1, ip
   1bd64:	ldr	lr, [sp, #52]	; 0x34
   1bd68:	str	r2, [sp, #40]	; 0x28
   1bd6c:	mov	r2, lr
   1bd70:	ldr	r3, [sp, #48]	; 0x30
   1bd74:	ldr	r4, [sp, #44]	; 0x2c
   1bd78:	str	r4, [sp]
   1bd7c:	ldr	r5, [sp, #40]	; 0x28
   1bd80:	str	r5, [sp, #4]
   1bd84:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1bd88:	cmp	r0, #0
   1bd8c:	beq	1be08 <flatcc_verify_table_vector_field@@Base+0x328>
   1bd90:	ldr	r0, [fp, #-16]
   1bd94:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd98:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bd9c:	ldr	r3, [fp, #-16]
   1bda0:	ldr	ip, [fp, #-24]	; 0xffffffe8
   1bda4:	str	r0, [sp, #36]	; 0x24
   1bda8:	mov	r0, r3
   1bdac:	str	r1, [sp, #32]
   1bdb0:	mov	r1, ip
   1bdb4:	str	r2, [sp, #28]
   1bdb8:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1bdbc:	ldr	r1, [fp, #8]
   1bdc0:	ldr	r2, [fp, #12]
   1bdc4:	ldr	r3, [sp, #36]	; 0x24
   1bdc8:	str	r0, [sp, #24]
   1bdcc:	mov	r0, r3
   1bdd0:	ldr	ip, [sp, #32]
   1bdd4:	str	r1, [sp, #20]
   1bdd8:	mov	r1, ip
   1bddc:	ldr	lr, [sp, #28]
   1bde0:	str	r2, [sp, #16]
   1bde4:	mov	r2, lr
   1bde8:	ldr	r3, [sp, #24]
   1bdec:	ldr	r4, [sp, #20]
   1bdf0:	str	r4, [sp]
   1bdf4:	ldr	r5, [sp, #16]
   1bdf8:	str	r5, [sp, #4]
   1bdfc:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1be00:	str	r0, [fp, #-12]
   1be04:	b	1be30 <flatcc_verify_table_vector_field@@Base+0x350>
   1be08:	b	1be0c <flatcc_verify_table_vector_field@@Base+0x32c>
   1be0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1be10:	add	r0, r0, #1
   1be14:	str	r0, [fp, #-32]	; 0xffffffe0
   1be18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be1c:	add	r0, r0, #4
   1be20:	str	r0, [fp, #-24]	; 0xffffffe8
   1be24:	b	1bd08 <flatcc_verify_table_vector_field@@Base+0x228>
   1be28:	movw	r0, #0
   1be2c:	str	r0, [fp, #-12]
   1be30:	ldr	r0, [fp, #-12]
   1be34:	sub	sp, fp, #8
   1be38:	pop	{r4, r5, fp, pc}
   1be3c:	svccc	0x00ffffff

0001be40 <flatcc_verify_union_table@@Base>:
   1be40:	push	{fp, lr}
   1be44:	mov	fp, sp
   1be48:	sub	sp, sp, #16
   1be4c:	str	r0, [fp, #-4]
   1be50:	str	r1, [sp, #8]
   1be54:	ldr	r0, [fp, #-4]
   1be58:	ldr	r0, [r0]
   1be5c:	ldr	r1, [fp, #-4]
   1be60:	ldr	r1, [r1, #4]
   1be64:	ldr	r2, [fp, #-4]
   1be68:	ldr	r2, [r2, #16]
   1be6c:	ldr	r3, [fp, #-4]
   1be70:	ldr	r3, [r3, #20]
   1be74:	ldr	ip, [fp, #-4]
   1be78:	ldr	ip, [ip, #8]
   1be7c:	ldr	lr, [sp, #8]
   1be80:	str	ip, [sp]
   1be84:	str	lr, [sp, #4]
   1be88:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1be8c:	mov	sp, fp
   1be90:	pop	{fp, pc}

0001be94 <flatcc_verify_union_struct@@Base>:
   1be94:	push	{fp, lr}
   1be98:	mov	fp, sp
   1be9c:	sub	sp, sp, #16
   1bea0:	str	r0, [fp, #-4]
   1bea4:	str	r1, [sp, #8]
   1bea8:	strh	r2, [sp, #6]
   1beac:	ldr	r0, [fp, #-4]
   1beb0:	ldr	r0, [r0, #4]
   1beb4:	ldr	r1, [fp, #-4]
   1beb8:	ldr	r1, [r1, #16]
   1bebc:	ldr	r2, [fp, #-4]
   1bec0:	ldr	r2, [r2, #20]
   1bec4:	ldr	r3, [sp, #8]
   1bec8:	ldrh	ip, [sp, #6]
   1becc:	str	ip, [sp]
   1bed0:	bl	1bedc <flatcc_verify_union_struct@@Base+0x48>
   1bed4:	mov	sp, fp
   1bed8:	pop	{fp, pc}
   1bedc:	sub	sp, sp, #36	; 0x24
   1bee0:	ldr	ip, [sp, #36]	; 0x24
   1bee4:	str	r0, [sp, #28]
   1bee8:	str	r1, [sp, #24]
   1beec:	str	r2, [sp, #20]
   1bef0:	str	r3, [sp, #16]
   1bef4:	strh	ip, [sp, #14]
   1bef8:	ldr	r0, [sp, #20]
   1befc:	cmp	r0, #0
   1bf00:	beq	1bf1c <flatcc_verify_union_struct@@Base+0x88>
   1bf04:	ldr	r0, [sp, #24]
   1bf08:	ldr	r1, [sp, #20]
   1bf0c:	add	r0, r0, r1
   1bf10:	ldr	r1, [sp, #28]
   1bf14:	cmp	r0, r1
   1bf18:	bls	1bf28 <flatcc_verify_union_struct@@Base+0x94>
   1bf1c:	movw	r0, #18
   1bf20:	str	r0, [sp, #32]
   1bf24:	b	1c010 <flatcc_verify_union_struct@@Base+0x17c>
   1bf28:	ldr	r0, [sp, #20]
   1bf2c:	ldr	r1, [sp, #24]
   1bf30:	add	r0, r1, r0
   1bf34:	str	r0, [sp, #24]
   1bf38:	ldr	r0, [sp, #24]
   1bf3c:	ldr	r1, [sp, #16]
   1bf40:	add	r0, r0, r1
   1bf44:	ldr	r1, [sp, #24]
   1bf48:	cmp	r0, r1
   1bf4c:	movw	r0, #0
   1bf50:	movcs	r0, #1
   1bf54:	and	r0, r0, #1
   1bf58:	str	r0, [sp, #8]
   1bf5c:	ldr	r0, [sp, #8]
   1bf60:	cmp	r0, #0
   1bf64:	bne	1bf74 <flatcc_verify_union_struct@@Base+0xe0>
   1bf68:	movw	r0, #10
   1bf6c:	str	r0, [sp, #32]
   1bf70:	b	1c010 <flatcc_verify_union_struct@@Base+0x17c>
   1bf74:	b	1bf78 <flatcc_verify_union_struct@@Base+0xe4>
   1bf78:	b	1bf7c <flatcc_verify_union_struct@@Base+0xe8>
   1bf7c:	ldr	r0, [sp, #24]
   1bf80:	ldr	r1, [sp, #16]
   1bf84:	add	r0, r0, r1
   1bf88:	ldr	r1, [sp, #28]
   1bf8c:	cmp	r0, r1
   1bf90:	movw	r0, #0
   1bf94:	movls	r0, #1
   1bf98:	and	r0, r0, #1
   1bf9c:	str	r0, [sp, #4]
   1bfa0:	ldr	r0, [sp, #4]
   1bfa4:	cmp	r0, #0
   1bfa8:	bne	1bfb8 <flatcc_verify_union_struct@@Base+0x124>
   1bfac:	movw	r0, #9
   1bfb0:	str	r0, [sp, #32]
   1bfb4:	b	1c010 <flatcc_verify_union_struct@@Base+0x17c>
   1bfb8:	b	1bfbc <flatcc_verify_union_struct@@Base+0x128>
   1bfbc:	b	1bfc0 <flatcc_verify_union_struct@@Base+0x12c>
   1bfc0:	ldr	r0, [sp, #24]
   1bfc4:	ldrh	r1, [sp, #14]
   1bfc8:	sub	r1, r1, #1
   1bfcc:	and	r0, r0, r1
   1bfd0:	cmp	r0, #0
   1bfd4:	movw	r0, #0
   1bfd8:	movne	r0, #1
   1bfdc:	mvn	r1, #0
   1bfe0:	eor	r0, r0, r1
   1bfe4:	and	r0, r0, #1
   1bfe8:	str	r0, [sp]
   1bfec:	ldr	r0, [sp]
   1bff0:	cmp	r0, #0
   1bff4:	bne	1c004 <flatcc_verify_union_struct@@Base+0x170>
   1bff8:	movw	r0, #11
   1bffc:	str	r0, [sp, #32]
   1c000:	b	1c010 <flatcc_verify_union_struct@@Base+0x17c>
   1c004:	b	1c008 <flatcc_verify_union_struct@@Base+0x174>
   1c008:	movw	r0, #0
   1c00c:	str	r0, [sp, #32]
   1c010:	ldr	r0, [sp, #32]
   1c014:	add	sp, sp, #36	; 0x24
   1c018:	bx	lr

0001c01c <flatcc_verify_union_string@@Base>:
   1c01c:	push	{fp, lr}
   1c020:	mov	fp, sp
   1c024:	sub	sp, sp, #8
   1c028:	str	r0, [sp, #4]
   1c02c:	ldr	r0, [sp, #4]
   1c030:	ldr	r0, [r0]
   1c034:	ldr	r1, [sp, #4]
   1c038:	ldr	r1, [r1, #4]
   1c03c:	ldr	r2, [sp, #4]
   1c040:	ldr	r2, [r2, #16]
   1c044:	ldr	r3, [sp, #4]
   1c048:	ldr	r3, [r3, #20]
   1c04c:	bl	1b120 <flatcc_verify_string_field@@Base+0x214>
   1c050:	mov	sp, fp
   1c054:	pop	{fp, pc}

0001c058 <flatcc_verify_buffer_header@@Base>:
   1c058:	push	{fp, lr}
   1c05c:	mov	fp, sp
   1c060:	sub	sp, sp, #48	; 0x30
   1c064:	str	r0, [fp, #-8]
   1c068:	str	r1, [fp, #-12]
   1c06c:	str	r2, [fp, #-16]
   1c070:	ldr	r0, [fp, #-8]
   1c074:	and	r0, r0, #3
   1c078:	cmp	r0, #0
   1c07c:	movw	r0, #0
   1c080:	movne	r0, #1
   1c084:	mvn	r1, #0
   1c088:	eor	r0, r0, r1
   1c08c:	and	r0, r0, #1
   1c090:	str	r0, [sp, #20]
   1c094:	ldr	r0, [sp, #20]
   1c098:	cmp	r0, #0
   1c09c:	bne	1c0ac <flatcc_verify_buffer_header@@Base+0x54>
   1c0a0:	movw	r0, #5
   1c0a4:	str	r0, [fp, #-4]
   1c0a8:	b	1c1ac <flatcc_verify_buffer_header@@Base+0x154>
   1c0ac:	b	1c0b0 <flatcc_verify_buffer_header@@Base+0x58>
   1c0b0:	b	1c0b4 <flatcc_verify_buffer_header@@Base+0x5c>
   1c0b4:	ldr	r0, [fp, #-12]
   1c0b8:	cmn	r0, #9
   1c0bc:	movw	r0, #0
   1c0c0:	movls	r0, #1
   1c0c4:	and	r0, r0, #1
   1c0c8:	str	r0, [sp, #16]
   1c0cc:	ldr	r0, [sp, #16]
   1c0d0:	cmp	r0, #0
   1c0d4:	bne	1c0e4 <flatcc_verify_buffer_header@@Base+0x8c>
   1c0d8:	movw	r0, #6
   1c0dc:	str	r0, [fp, #-4]
   1c0e0:	b	1c1ac <flatcc_verify_buffer_header@@Base+0x154>
   1c0e4:	b	1c0e8 <flatcc_verify_buffer_header@@Base+0x90>
   1c0e8:	b	1c0ec <flatcc_verify_buffer_header@@Base+0x94>
   1c0ec:	ldr	r0, [fp, #-12]
   1c0f0:	cmp	r0, #8
   1c0f4:	movw	r0, #0
   1c0f8:	movcs	r0, #1
   1c0fc:	and	r0, r0, #1
   1c100:	str	r0, [sp, #12]
   1c104:	ldr	r0, [sp, #12]
   1c108:	cmp	r0, #0
   1c10c:	bne	1c11c <flatcc_verify_buffer_header@@Base+0xc4>
   1c110:	movw	r0, #1
   1c114:	str	r0, [fp, #-4]
   1c118:	b	1c1ac <flatcc_verify_buffer_header@@Base+0x154>
   1c11c:	b	1c120 <flatcc_verify_buffer_header@@Base+0xc8>
   1c120:	ldr	r0, [fp, #-16]
   1c124:	movw	r1, #0
   1c128:	cmp	r0, r1
   1c12c:	beq	1c1a4 <flatcc_verify_buffer_header@@Base+0x14c>
   1c130:	ldr	r0, [fp, #-16]
   1c134:	bl	1c1b8 <flatcc_verify_buffer_header@@Base+0x160>
   1c138:	str	r0, [sp, #24]
   1c13c:	ldr	r0, [fp, #-8]
   1c140:	movw	r1, #4
   1c144:	bl	1c1f8 <flatcc_verify_buffer_header@@Base+0x1a0>
   1c148:	str	r0, [fp, #-20]	; 0xffffffec
   1c14c:	ldr	r0, [sp, #24]
   1c150:	cmp	r0, #0
   1c154:	movw	r0, #1
   1c158:	str	r0, [sp, #4]
   1c15c:	beq	1c178 <flatcc_verify_buffer_header@@Base+0x120>
   1c160:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c164:	ldr	r1, [sp, #24]
   1c168:	cmp	r0, r1
   1c16c:	movw	r0, #0
   1c170:	moveq	r0, #1
   1c174:	str	r0, [sp, #4]
   1c178:	ldr	r0, [sp, #4]
   1c17c:	and	r0, r0, #1
   1c180:	str	r0, [sp, #8]
   1c184:	ldr	r0, [sp, #8]
   1c188:	cmp	r0, #0
   1c18c:	bne	1c19c <flatcc_verify_buffer_header@@Base+0x144>
   1c190:	movw	r0, #2
   1c194:	str	r0, [fp, #-4]
   1c198:	b	1c1ac <flatcc_verify_buffer_header@@Base+0x154>
   1c19c:	b	1c1a0 <flatcc_verify_buffer_header@@Base+0x148>
   1c1a0:	b	1c1a4 <flatcc_verify_buffer_header@@Base+0x14c>
   1c1a4:	movw	r0, #0
   1c1a8:	str	r0, [fp, #-4]
   1c1ac:	ldr	r0, [fp, #-4]
   1c1b0:	mov	sp, fp
   1c1b4:	pop	{fp, pc}
   1c1b8:	push	{fp, lr}
   1c1bc:	mov	fp, sp
   1c1c0:	sub	sp, sp, #16
   1c1c4:	str	r0, [fp, #-4]
   1c1c8:	movw	r0, #0
   1c1cc:	str	r0, [sp, #8]
   1c1d0:	add	r0, sp, #8
   1c1d4:	ldr	r1, [fp, #-4]
   1c1d8:	movw	r2, #4
   1c1dc:	bl	12784 <strncpy@plt>
   1c1e0:	ldr	r1, [sp, #8]
   1c1e4:	str	r0, [sp, #4]
   1c1e8:	mov	r0, r1
   1c1ec:	bl	1d3b4 <flatcc_verify_union_vector_field@@Base+0x754>
   1c1f0:	mov	sp, fp
   1c1f4:	pop	{fp, pc}
   1c1f8:	push	{fp, lr}
   1c1fc:	mov	fp, sp
   1c200:	sub	sp, sp, #8
   1c204:	str	r0, [sp, #4]
   1c208:	str	r1, [sp]
   1c20c:	ldr	r0, [sp, #4]
   1c210:	ldr	r1, [sp]
   1c214:	add	r0, r0, r1
   1c218:	bl	1d3c8 <flatcc_verify_union_vector_field@@Base+0x768>
   1c21c:	mov	sp, fp
   1c220:	pop	{fp, pc}

0001c224 <flatcc_verify_typed_buffer_header@@Base>:
   1c224:	push	{fp, lr}
   1c228:	mov	fp, sp
   1c22c:	sub	sp, sp, #48	; 0x30
   1c230:	str	r0, [fp, #-8]
   1c234:	str	r1, [fp, #-12]
   1c238:	str	r2, [fp, #-16]
   1c23c:	ldr	r0, [fp, #-8]
   1c240:	and	r0, r0, #3
   1c244:	cmp	r0, #0
   1c248:	movw	r0, #0
   1c24c:	movne	r0, #1
   1c250:	mvn	r1, #0
   1c254:	eor	r0, r0, r1
   1c258:	and	r0, r0, #1
   1c25c:	str	r0, [sp, #20]
   1c260:	ldr	r0, [sp, #20]
   1c264:	cmp	r0, #0
   1c268:	bne	1c278 <flatcc_verify_typed_buffer_header@@Base+0x54>
   1c26c:	movw	r0, #5
   1c270:	str	r0, [fp, #-4]
   1c274:	b	1c370 <flatcc_verify_typed_buffer_header@@Base+0x14c>
   1c278:	b	1c27c <flatcc_verify_typed_buffer_header@@Base+0x58>
   1c27c:	b	1c280 <flatcc_verify_typed_buffer_header@@Base+0x5c>
   1c280:	ldr	r0, [fp, #-12]
   1c284:	cmn	r0, #9
   1c288:	movw	r0, #0
   1c28c:	movls	r0, #1
   1c290:	and	r0, r0, #1
   1c294:	str	r0, [sp, #16]
   1c298:	ldr	r0, [sp, #16]
   1c29c:	cmp	r0, #0
   1c2a0:	bne	1c2b0 <flatcc_verify_typed_buffer_header@@Base+0x8c>
   1c2a4:	movw	r0, #6
   1c2a8:	str	r0, [fp, #-4]
   1c2ac:	b	1c370 <flatcc_verify_typed_buffer_header@@Base+0x14c>
   1c2b0:	b	1c2b4 <flatcc_verify_typed_buffer_header@@Base+0x90>
   1c2b4:	b	1c2b8 <flatcc_verify_typed_buffer_header@@Base+0x94>
   1c2b8:	ldr	r0, [fp, #-12]
   1c2bc:	cmp	r0, #8
   1c2c0:	movw	r0, #0
   1c2c4:	movcs	r0, #1
   1c2c8:	and	r0, r0, #1
   1c2cc:	str	r0, [sp, #12]
   1c2d0:	ldr	r0, [sp, #12]
   1c2d4:	cmp	r0, #0
   1c2d8:	bne	1c2e8 <flatcc_verify_typed_buffer_header@@Base+0xc4>
   1c2dc:	movw	r0, #1
   1c2e0:	str	r0, [fp, #-4]
   1c2e4:	b	1c370 <flatcc_verify_typed_buffer_header@@Base+0x14c>
   1c2e8:	b	1c2ec <flatcc_verify_typed_buffer_header@@Base+0xc8>
   1c2ec:	ldr	r0, [fp, #-16]
   1c2f0:	cmp	r0, #0
   1c2f4:	beq	1c368 <flatcc_verify_typed_buffer_header@@Base+0x144>
   1c2f8:	ldr	r0, [fp, #-16]
   1c2fc:	str	r0, [sp, #24]
   1c300:	ldr	r0, [fp, #-8]
   1c304:	movw	r1, #4
   1c308:	bl	1c1f8 <flatcc_verify_buffer_header@@Base+0x1a0>
   1c30c:	str	r0, [fp, #-20]	; 0xffffffec
   1c310:	ldr	r0, [sp, #24]
   1c314:	cmp	r0, #0
   1c318:	movw	r0, #1
   1c31c:	str	r0, [sp, #4]
   1c320:	beq	1c33c <flatcc_verify_typed_buffer_header@@Base+0x118>
   1c324:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c328:	ldr	r1, [sp, #24]
   1c32c:	cmp	r0, r1
   1c330:	movw	r0, #0
   1c334:	moveq	r0, #1
   1c338:	str	r0, [sp, #4]
   1c33c:	ldr	r0, [sp, #4]
   1c340:	and	r0, r0, #1
   1c344:	str	r0, [sp, #8]
   1c348:	ldr	r0, [sp, #8]
   1c34c:	cmp	r0, #0
   1c350:	bne	1c360 <flatcc_verify_typed_buffer_header@@Base+0x13c>
   1c354:	movw	r0, #2
   1c358:	str	r0, [fp, #-4]
   1c35c:	b	1c370 <flatcc_verify_typed_buffer_header@@Base+0x14c>
   1c360:	b	1c364 <flatcc_verify_typed_buffer_header@@Base+0x140>
   1c364:	b	1c368 <flatcc_verify_typed_buffer_header@@Base+0x144>
   1c368:	movw	r0, #0
   1c36c:	str	r0, [fp, #-4]
   1c370:	ldr	r0, [fp, #-4]
   1c374:	mov	sp, fp
   1c378:	pop	{fp, pc}

0001c37c <flatcc_verify_struct_as_root@@Base>:
   1c37c:	push	{fp, lr}
   1c380:	mov	fp, sp
   1c384:	sub	sp, sp, #40	; 0x28
   1c388:	ldr	ip, [fp, #8]
   1c38c:	str	r0, [fp, #-8]
   1c390:	str	r1, [fp, #-12]
   1c394:	str	r2, [fp, #-16]
   1c398:	str	r3, [sp, #20]
   1c39c:	strh	ip, [sp, #18]
   1c3a0:	ldr	r0, [fp, #-8]
   1c3a4:	ldr	r1, [fp, #-12]
   1c3a8:	ldr	r2, [fp, #-16]
   1c3ac:	bl	1c058 <flatcc_verify_buffer_header@@Base>
   1c3b0:	cmp	r0, #0
   1c3b4:	beq	1c3d0 <flatcc_verify_struct_as_root@@Base+0x54>
   1c3b8:	ldr	r0, [fp, #-8]
   1c3bc:	ldr	r1, [fp, #-12]
   1c3c0:	ldr	r2, [fp, #-16]
   1c3c4:	bl	1c058 <flatcc_verify_buffer_header@@Base>
   1c3c8:	str	r0, [fp, #-4]
   1c3cc:	b	1c410 <flatcc_verify_struct_as_root@@Base+0x94>
   1c3d0:	ldr	r0, [fp, #-12]
   1c3d4:	ldr	r1, [fp, #-8]
   1c3d8:	str	r0, [sp, #12]
   1c3dc:	mov	r0, r1
   1c3e0:	movw	r1, #0
   1c3e4:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c3e8:	ldr	r3, [sp, #20]
   1c3ec:	ldr	r1, [sp, #12]
   1c3f0:	str	r0, [sp, #8]
   1c3f4:	mov	r0, r1
   1c3f8:	movw	r1, #0
   1c3fc:	ldr	r2, [sp, #8]
   1c400:	ldrh	ip, [sp, #18]
   1c404:	str	ip, [sp]
   1c408:	bl	1bedc <flatcc_verify_union_struct@@Base+0x48>
   1c40c:	str	r0, [fp, #-4]
   1c410:	ldr	r0, [fp, #-4]
   1c414:	mov	sp, fp
   1c418:	pop	{fp, pc}

0001c41c <flatcc_verify_struct_as_typed_root@@Base>:
   1c41c:	push	{fp, lr}
   1c420:	mov	fp, sp
   1c424:	sub	sp, sp, #40	; 0x28
   1c428:	ldr	ip, [fp, #8]
   1c42c:	str	r0, [fp, #-8]
   1c430:	str	r1, [fp, #-12]
   1c434:	str	r2, [fp, #-16]
   1c438:	str	r3, [sp, #20]
   1c43c:	strh	ip, [sp, #18]
   1c440:	ldr	r0, [fp, #-8]
   1c444:	ldr	r1, [fp, #-12]
   1c448:	ldr	r2, [fp, #-16]
   1c44c:	bl	1c224 <flatcc_verify_typed_buffer_header@@Base>
   1c450:	cmp	r0, #0
   1c454:	beq	1c470 <flatcc_verify_struct_as_typed_root@@Base+0x54>
   1c458:	ldr	r0, [fp, #-8]
   1c45c:	ldr	r1, [fp, #-12]
   1c460:	ldr	r2, [fp, #-16]
   1c464:	bl	1c224 <flatcc_verify_typed_buffer_header@@Base>
   1c468:	str	r0, [fp, #-4]
   1c46c:	b	1c4b0 <flatcc_verify_struct_as_typed_root@@Base+0x94>
   1c470:	ldr	r0, [fp, #-12]
   1c474:	ldr	r1, [fp, #-8]
   1c478:	str	r0, [sp, #12]
   1c47c:	mov	r0, r1
   1c480:	movw	r1, #0
   1c484:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c488:	ldr	r3, [sp, #20]
   1c48c:	ldr	r1, [sp, #12]
   1c490:	str	r0, [sp, #8]
   1c494:	mov	r0, r1
   1c498:	movw	r1, #0
   1c49c:	ldr	r2, [sp, #8]
   1c4a0:	ldrh	ip, [sp, #18]
   1c4a4:	str	ip, [sp]
   1c4a8:	bl	1bedc <flatcc_verify_union_struct@@Base+0x48>
   1c4ac:	str	r0, [fp, #-4]
   1c4b0:	ldr	r0, [fp, #-4]
   1c4b4:	mov	sp, fp
   1c4b8:	pop	{fp, pc}

0001c4bc <flatcc_verify_table_as_root@@Base>:
   1c4bc:	push	{fp, lr}
   1c4c0:	mov	fp, sp
   1c4c4:	sub	sp, sp, #48	; 0x30
   1c4c8:	str	r0, [fp, #-8]
   1c4cc:	str	r1, [fp, #-12]
   1c4d0:	str	r2, [fp, #-16]
   1c4d4:	str	r3, [fp, #-20]	; 0xffffffec
   1c4d8:	ldr	r0, [fp, #-8]
   1c4dc:	ldr	r1, [fp, #-12]
   1c4e0:	ldr	r2, [fp, #-16]
   1c4e4:	bl	1c058 <flatcc_verify_buffer_header@@Base>
   1c4e8:	cmp	r0, #0
   1c4ec:	beq	1c508 <flatcc_verify_table_as_root@@Base+0x4c>
   1c4f0:	ldr	r0, [fp, #-8]
   1c4f4:	ldr	r1, [fp, #-12]
   1c4f8:	ldr	r2, [fp, #-16]
   1c4fc:	bl	1c058 <flatcc_verify_buffer_header@@Base>
   1c500:	str	r0, [fp, #-4]
   1c504:	b	1c568 <flatcc_verify_table_as_root@@Base+0xac>
   1c508:	ldr	r0, [fp, #-8]
   1c50c:	ldr	r1, [fp, #-12]
   1c510:	ldr	r2, [fp, #-8]
   1c514:	str	r0, [sp, #24]
   1c518:	mov	r0, r2
   1c51c:	movw	r2, #0
   1c520:	str	r1, [sp, #20]
   1c524:	mov	r1, r2
   1c528:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c52c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c530:	ldr	r2, [sp, #24]
   1c534:	str	r0, [sp, #16]
   1c538:	mov	r0, r2
   1c53c:	ldr	r3, [sp, #20]
   1c540:	str	r1, [sp, #12]
   1c544:	mov	r1, r3
   1c548:	movw	r2, #0
   1c54c:	ldr	r3, [sp, #16]
   1c550:	movw	ip, #100	; 0x64
   1c554:	str	ip, [sp]
   1c558:	ldr	ip, [sp, #12]
   1c55c:	str	ip, [sp, #4]
   1c560:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1c564:	str	r0, [fp, #-4]
   1c568:	ldr	r0, [fp, #-4]
   1c56c:	mov	sp, fp
   1c570:	pop	{fp, pc}

0001c574 <flatcc_verify_table_as_typed_root@@Base>:
   1c574:	push	{fp, lr}
   1c578:	mov	fp, sp
   1c57c:	sub	sp, sp, #48	; 0x30
   1c580:	str	r0, [fp, #-8]
   1c584:	str	r1, [fp, #-12]
   1c588:	str	r2, [fp, #-16]
   1c58c:	str	r3, [fp, #-20]	; 0xffffffec
   1c590:	ldr	r0, [fp, #-8]
   1c594:	ldr	r1, [fp, #-12]
   1c598:	ldr	r2, [fp, #-16]
   1c59c:	bl	1c224 <flatcc_verify_typed_buffer_header@@Base>
   1c5a0:	cmp	r0, #0
   1c5a4:	beq	1c5c0 <flatcc_verify_table_as_typed_root@@Base+0x4c>
   1c5a8:	ldr	r0, [fp, #-8]
   1c5ac:	ldr	r1, [fp, #-12]
   1c5b0:	ldr	r2, [fp, #-16]
   1c5b4:	bl	1c224 <flatcc_verify_typed_buffer_header@@Base>
   1c5b8:	str	r0, [fp, #-4]
   1c5bc:	b	1c620 <flatcc_verify_table_as_typed_root@@Base+0xac>
   1c5c0:	ldr	r0, [fp, #-8]
   1c5c4:	ldr	r1, [fp, #-12]
   1c5c8:	ldr	r2, [fp, #-8]
   1c5cc:	str	r0, [sp, #24]
   1c5d0:	mov	r0, r2
   1c5d4:	movw	r2, #0
   1c5d8:	str	r1, [sp, #20]
   1c5dc:	mov	r1, r2
   1c5e0:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c5e4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c5e8:	ldr	r2, [sp, #24]
   1c5ec:	str	r0, [sp, #16]
   1c5f0:	mov	r0, r2
   1c5f4:	ldr	r3, [sp, #20]
   1c5f8:	str	r1, [sp, #12]
   1c5fc:	mov	r1, r3
   1c600:	movw	r2, #0
   1c604:	ldr	r3, [sp, #16]
   1c608:	movw	ip, #100	; 0x64
   1c60c:	str	ip, [sp]
   1c610:	ldr	ip, [sp, #12]
   1c614:	str	ip, [sp, #4]
   1c618:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1c61c:	str	r0, [fp, #-4]
   1c620:	ldr	r0, [fp, #-4]
   1c624:	mov	sp, fp
   1c628:	pop	{fp, pc}

0001c62c <flatcc_verify_struct_as_nested_root@@Base>:
   1c62c:	push	{fp, lr}
   1c630:	mov	fp, sp
   1c634:	sub	sp, sp, #48	; 0x30
   1c638:	ldr	ip, [fp, #12]
   1c63c:	ldr	lr, [fp, #8]
   1c640:	str	r0, [fp, #-8]
   1c644:	strh	r1, [fp, #-10]
   1c648:	str	r2, [fp, #-16]
   1c64c:	str	r3, [fp, #-20]	; 0xffffffec
   1c650:	strh	ip, [fp, #-22]	; 0xffffffea
   1c654:	ldr	r0, [fp, #-8]
   1c658:	ldrh	r1, [fp, #-10]
   1c65c:	ldr	r2, [fp, #-16]
   1c660:	ldrh	r3, [fp, #-22]	; 0xffffffea
   1c664:	uxth	r1, r1
   1c668:	movw	ip, #1
   1c66c:	uxth	ip, ip
   1c670:	str	ip, [sp]
   1c674:	mvn	ip, #0
   1c678:	str	ip, [sp, #4]
   1c67c:	str	lr, [sp, #12]
   1c680:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1c684:	cmp	r0, #0
   1c688:	beq	1c6c0 <flatcc_verify_struct_as_nested_root@@Base+0x94>
   1c68c:	ldr	r0, [fp, #-8]
   1c690:	ldrh	r1, [fp, #-10]
   1c694:	ldr	r2, [fp, #-16]
   1c698:	ldrh	r3, [fp, #-22]	; 0xffffffea
   1c69c:	uxth	r1, r1
   1c6a0:	movw	ip, #1
   1c6a4:	uxth	ip, ip
   1c6a8:	str	ip, [sp]
   1c6ac:	mvn	ip, #0
   1c6b0:	str	ip, [sp, #4]
   1c6b4:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1c6b8:	str	r0, [fp, #-4]
   1c6bc:	b	1c748 <flatcc_verify_struct_as_nested_root@@Base+0x11c>
   1c6c0:	ldr	r0, [fp, #-8]
   1c6c4:	ldrh	r1, [fp, #-10]
   1c6c8:	bl	1c754 <flatcc_verify_struct_as_nested_root@@Base+0x128>
   1c6cc:	str	r0, [sp, #20]
   1c6d0:	movw	r1, #0
   1c6d4:	cmp	r1, r0
   1c6d8:	bne	1c6e8 <flatcc_verify_struct_as_nested_root@@Base+0xbc>
   1c6dc:	movw	r0, #0
   1c6e0:	str	r0, [fp, #-4]
   1c6e4:	b	1c748 <flatcc_verify_struct_as_nested_root@@Base+0x11c>
   1c6e8:	ldr	r0, [sp, #20]
   1c6ec:	ldr	r1, [sp, #20]
   1c6f0:	str	r0, [sp, #8]
   1c6f4:	mov	r0, r1
   1c6f8:	movw	r1, #0
   1c6fc:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c700:	ldr	r1, [sp, #8]
   1c704:	add	r0, r1, r0
   1c708:	str	r0, [sp, #20]
   1c70c:	ldr	r0, [sp, #20]
   1c710:	movw	r1, #0
   1c714:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c718:	str	r0, [sp, #16]
   1c71c:	ldr	r0, [sp, #20]
   1c720:	add	r0, r0, #4
   1c724:	str	r0, [sp, #20]
   1c728:	ldr	r0, [sp, #20]
   1c72c:	ldr	r1, [sp, #16]
   1c730:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c734:	ldr	r3, [fp, #8]
   1c738:	ldrh	ip, [fp, #-22]	; 0xffffffea
   1c73c:	str	ip, [sp]
   1c740:	bl	1c37c <flatcc_verify_struct_as_root@@Base>
   1c744:	str	r0, [fp, #-4]
   1c748:	ldr	r0, [fp, #-4]
   1c74c:	mov	sp, fp
   1c750:	pop	{fp, pc}
   1c754:	push	{fp, lr}
   1c758:	mov	fp, sp
   1c75c:	sub	sp, sp, #16
   1c760:	str	r0, [fp, #-4]
   1c764:	strh	r1, [fp, #-6]
   1c768:	ldr	r0, [fp, #-4]
   1c76c:	ldrh	r1, [fp, #-6]
   1c770:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1c774:	strh	r0, [sp, #8]
   1c778:	ldrh	r0, [sp, #8]
   1c77c:	cmp	r0, #0
   1c780:	beq	1c7a8 <flatcc_verify_struct_as_nested_root@@Base+0x17c>
   1c784:	ldr	r0, [fp, #-4]
   1c788:	ldr	r0, [r0]
   1c78c:	ldr	r1, [fp, #-4]
   1c790:	ldr	r1, [r1, #16]
   1c794:	add	r0, r0, r1
   1c798:	ldrh	r1, [sp, #8]
   1c79c:	add	r0, r0, r1
   1c7a0:	str	r0, [sp, #4]
   1c7a4:	b	1c7b4 <flatcc_verify_struct_as_nested_root@@Base+0x188>
   1c7a8:	movw	r0, #0
   1c7ac:	str	r0, [sp, #4]
   1c7b0:	b	1c7b4 <flatcc_verify_struct_as_nested_root@@Base+0x188>
   1c7b4:	ldr	r0, [sp, #4]
   1c7b8:	mov	sp, fp
   1c7bc:	pop	{fp, pc}

0001c7c0 <flatcc_verify_table_as_nested_root@@Base>:
   1c7c0:	push	{r4, sl, fp, lr}
   1c7c4:	add	fp, sp, #8
   1c7c8:	sub	sp, sp, #72	; 0x48
   1c7cc:	ldr	ip, [fp, #12]
   1c7d0:	ldr	lr, [fp, #8]
   1c7d4:	str	r0, [fp, #-16]
   1c7d8:	strh	r1, [fp, #-18]	; 0xffffffee
   1c7dc:	str	r2, [fp, #-24]	; 0xffffffe8
   1c7e0:	str	r3, [fp, #-28]	; 0xffffffe4
   1c7e4:	strh	lr, [fp, #-30]	; 0xffffffe2
   1c7e8:	ldr	r0, [fp, #-16]
   1c7ec:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1c7f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c7f4:	ldrh	r3, [fp, #-30]	; 0xffffffe2
   1c7f8:	uxth	r1, r1
   1c7fc:	movw	lr, #1
   1c800:	uxth	lr, lr
   1c804:	str	lr, [sp]
   1c808:	mvn	lr, #0
   1c80c:	str	lr, [sp, #4]
   1c810:	str	ip, [sp, #36]	; 0x24
   1c814:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1c818:	cmp	r0, #0
   1c81c:	beq	1c854 <flatcc_verify_table_as_nested_root@@Base+0x94>
   1c820:	ldr	r0, [fp, #-16]
   1c824:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1c828:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c82c:	ldrh	r3, [fp, #-30]	; 0xffffffe2
   1c830:	uxth	r1, r1
   1c834:	movw	ip, #1
   1c838:	uxth	ip, ip
   1c83c:	str	ip, [sp]
   1c840:	mvn	ip, #0
   1c844:	str	ip, [sp, #4]
   1c848:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1c84c:	str	r0, [fp, #-12]
   1c850:	b	1c95c <flatcc_verify_table_as_nested_root@@Base+0x19c>
   1c854:	ldr	r0, [fp, #-16]
   1c858:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1c85c:	bl	1c754 <flatcc_verify_struct_as_nested_root@@Base+0x128>
   1c860:	str	r0, [fp, #-36]	; 0xffffffdc
   1c864:	movw	r1, #0
   1c868:	cmp	r1, r0
   1c86c:	bne	1c87c <flatcc_verify_table_as_nested_root@@Base+0xbc>
   1c870:	movw	r0, #0
   1c874:	str	r0, [fp, #-12]
   1c878:	b	1c95c <flatcc_verify_table_as_nested_root@@Base+0x19c>
   1c87c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c880:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c884:	str	r0, [sp, #32]
   1c888:	mov	r0, r1
   1c88c:	movw	r1, #0
   1c890:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c894:	ldr	r1, [sp, #32]
   1c898:	add	r0, r1, r0
   1c89c:	str	r0, [fp, #-36]	; 0xffffffdc
   1c8a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c8a4:	movw	r1, #0
   1c8a8:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c8ac:	str	r0, [sp, #40]	; 0x28
   1c8b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c8b4:	add	r0, r0, #4
   1c8b8:	str	r0, [fp, #-36]	; 0xffffffdc
   1c8bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c8c0:	ldr	r1, [sp, #40]	; 0x28
   1c8c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c8c8:	bl	1c058 <flatcc_verify_buffer_header@@Base>
   1c8cc:	cmp	r0, #0
   1c8d0:	beq	1c8ec <flatcc_verify_table_as_nested_root@@Base+0x12c>
   1c8d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c8d8:	ldr	r1, [sp, #40]	; 0x28
   1c8dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c8e0:	bl	1c058 <flatcc_verify_buffer_header@@Base>
   1c8e4:	str	r0, [fp, #-12]
   1c8e8:	b	1c95c <flatcc_verify_table_as_nested_root@@Base+0x19c>
   1c8ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c8f0:	ldr	r1, [sp, #40]	; 0x28
   1c8f4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c8f8:	str	r0, [sp, #28]
   1c8fc:	mov	r0, r2
   1c900:	movw	r2, #0
   1c904:	str	r1, [sp, #24]
   1c908:	mov	r1, r2
   1c90c:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1c910:	ldr	r1, [fp, #-16]
   1c914:	ldr	r1, [r1, #8]
   1c918:	ldr	r2, [fp, #12]
   1c91c:	ldr	r3, [sp, #28]
   1c920:	str	r0, [sp, #20]
   1c924:	mov	r0, r3
   1c928:	ldr	ip, [sp, #24]
   1c92c:	str	r1, [sp, #16]
   1c930:	mov	r1, ip
   1c934:	movw	lr, #0
   1c938:	str	r2, [sp, #12]
   1c93c:	mov	r2, lr
   1c940:	ldr	r3, [sp, #20]
   1c944:	ldr	lr, [sp, #16]
   1c948:	str	lr, [sp]
   1c94c:	ldr	r4, [sp, #12]
   1c950:	str	r4, [sp, #4]
   1c954:	bl	1b80c <flatcc_verify_table_field@@Base+0xf0>
   1c958:	str	r0, [fp, #-12]
   1c95c:	ldr	r0, [fp, #-12]
   1c960:	sub	sp, fp, #8
   1c964:	pop	{r4, sl, fp, pc}

0001c968 <flatcc_verify_union_field@@Base>:
   1c968:	push	{fp, lr}
   1c96c:	mov	fp, sp
   1c970:	sub	sp, sp, #88	; 0x58
   1c974:	str	r0, [fp, #-8]
   1c978:	strh	r1, [fp, #-10]
   1c97c:	str	r2, [fp, #-16]
   1c980:	str	r3, [fp, #-20]	; 0xffffffec
   1c984:	ldr	r0, [fp, #-8]
   1c988:	ldrh	r1, [fp, #-10]
   1c98c:	sub	r1, r1, #1
   1c990:	uxth	r1, r1
   1c994:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1c998:	strh	r0, [fp, #-22]	; 0xffffffea
   1c99c:	uxth	r0, r0
   1c9a0:	movw	r1, #0
   1c9a4:	cmp	r1, r0
   1c9a8:	bne	1ca3c <flatcc_verify_union_field@@Base+0xd4>
   1c9ac:	ldr	r0, [fp, #-8]
   1c9b0:	ldrh	r1, [fp, #-10]
   1c9b4:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1c9b8:	strh	r0, [fp, #-24]	; 0xffffffe8
   1c9bc:	ldrh	r0, [fp, #-24]	; 0xffffffe8
   1c9c0:	cmp	r0, #0
   1c9c4:	movw	r0, #0
   1c9c8:	moveq	r0, #1
   1c9cc:	and	r0, r0, #1
   1c9d0:	str	r0, [sp, #28]
   1c9d4:	ldr	r0, [sp, #28]
   1c9d8:	cmp	r0, #0
   1c9dc:	bne	1c9ec <flatcc_verify_union_field@@Base+0x84>
   1c9e0:	movw	r0, #23
   1c9e4:	str	r0, [fp, #-4]
   1c9e8:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1c9ec:	b	1c9f0 <flatcc_verify_union_field@@Base+0x88>
   1c9f0:	b	1c9f4 <flatcc_verify_union_field@@Base+0x8c>
   1c9f4:	ldr	r0, [fp, #-16]
   1c9f8:	cmp	r0, #0
   1c9fc:	movw	r0, #0
   1ca00:	movne	r0, #1
   1ca04:	mvn	r1, #0
   1ca08:	eor	r0, r0, r1
   1ca0c:	and	r0, r0, #1
   1ca10:	str	r0, [sp, #24]
   1ca14:	ldr	r0, [sp, #24]
   1ca18:	cmp	r0, #0
   1ca1c:	bne	1ca2c <flatcc_verify_union_field@@Base+0xc4>
   1ca20:	movw	r0, #21
   1ca24:	str	r0, [fp, #-4]
   1ca28:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1ca2c:	b	1ca30 <flatcc_verify_union_field@@Base+0xc8>
   1ca30:	movw	r0, #0
   1ca34:	str	r0, [fp, #-4]
   1ca38:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1ca3c:	ldr	r0, [fp, #-8]
   1ca40:	ldrh	r1, [fp, #-10]
   1ca44:	sub	r1, r1, #1
   1ca48:	uxth	r1, r1
   1ca4c:	movw	r2, #0
   1ca50:	movw	r3, #1
   1ca54:	movw	ip, #1
   1ca58:	uxth	ip, ip
   1ca5c:	str	ip, [sp]
   1ca60:	bl	1ad80 <flatcc_verify_field@@Base+0x80>
   1ca64:	cmp	r0, #0
   1ca68:	beq	1ca9c <flatcc_verify_union_field@@Base+0x134>
   1ca6c:	ldr	r0, [fp, #-8]
   1ca70:	ldrh	r1, [fp, #-10]
   1ca74:	sub	r1, r1, #1
   1ca78:	uxth	r1, r1
   1ca7c:	movw	r2, #0
   1ca80:	movw	r3, #1
   1ca84:	movw	ip, #1
   1ca88:	uxth	ip, ip
   1ca8c:	str	ip, [sp]
   1ca90:	bl	1ad80 <flatcc_verify_field@@Base+0x80>
   1ca94:	str	r0, [fp, #-4]
   1ca98:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1ca9c:	ldr	r0, [fp, #-8]
   1caa0:	ldrh	r1, [fp, #-10]
   1caa4:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1caa8:	strh	r0, [fp, #-24]	; 0xffffffe8
   1caac:	ldr	r0, [fp, #-8]
   1cab0:	ldr	r0, [r0]
   1cab4:	ldr	r1, [fp, #-8]
   1cab8:	ldr	r1, [r1, #16]
   1cabc:	add	r0, r0, r1
   1cac0:	ldrh	r1, [fp, #-22]	; 0xffffffea
   1cac4:	add	r0, r0, r1
   1cac8:	str	r0, [fp, #-28]	; 0xffffffe4
   1cacc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1cad0:	ldrb	r0, [r0]
   1cad4:	cmp	r0, #0
   1cad8:	movw	r0, #1
   1cadc:	str	r0, [sp, #12]
   1cae0:	bne	1caf8 <flatcc_verify_union_field@@Base+0x190>
   1cae4:	ldrh	r0, [fp, #-24]	; 0xffffffe8
   1cae8:	cmp	r0, #0
   1caec:	movw	r0, #0
   1caf0:	moveq	r0, #1
   1caf4:	str	r0, [sp, #12]
   1caf8:	ldr	r0, [sp, #12]
   1cafc:	and	r0, r0, #1
   1cb00:	str	r0, [sp, #20]
   1cb04:	ldr	r0, [sp, #20]
   1cb08:	cmp	r0, #0
   1cb0c:	bne	1cb1c <flatcc_verify_union_field@@Base+0x1b4>
   1cb10:	movw	r0, #24
   1cb14:	str	r0, [fp, #-4]
   1cb18:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1cb1c:	b	1cb20 <flatcc_verify_union_field@@Base+0x1b8>
   1cb20:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1cb24:	ldrb	r0, [r0]
   1cb28:	cmp	r0, #0
   1cb2c:	bne	1cb3c <flatcc_verify_union_field@@Base+0x1d4>
   1cb30:	movw	r0, #0
   1cb34:	str	r0, [fp, #-4]
   1cb38:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1cb3c:	b	1cb40 <flatcc_verify_union_field@@Base+0x1d8>
   1cb40:	ldr	r0, [fp, #-8]
   1cb44:	ldrh	r1, [fp, #-10]
   1cb48:	ldr	r2, [fp, #-16]
   1cb4c:	uxth	r1, r1
   1cb50:	sub	r3, fp, #32
   1cb54:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1cb58:	str	r0, [sp, #16]
   1cb5c:	ldr	r0, [sp, #16]
   1cb60:	cmp	r0, #0
   1cb64:	bne	1cb74 <flatcc_verify_union_field@@Base+0x20c>
   1cb68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cb6c:	cmp	r0, #0
   1cb70:	bne	1cb80 <flatcc_verify_union_field@@Base+0x218>
   1cb74:	ldr	r0, [sp, #16]
   1cb78:	str	r0, [fp, #-4]
   1cb7c:	b	1cbec <flatcc_verify_union_field@@Base+0x284>
   1cb80:	b	1cb84 <flatcc_verify_union_field@@Base+0x21c>
   1cb84:	ldr	r0, [fp, #-8]
   1cb88:	ldr	r0, [r0]
   1cb8c:	str	r0, [sp, #32]
   1cb90:	ldr	r0, [fp, #-8]
   1cb94:	ldr	r0, [r0, #4]
   1cb98:	str	r0, [sp, #36]	; 0x24
   1cb9c:	ldr	r0, [fp, #-8]
   1cba0:	ldr	r0, [r0, #8]
   1cba4:	str	r0, [sp, #40]	; 0x28
   1cba8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cbac:	str	r0, [sp, #48]	; 0x30
   1cbb0:	ldr	r0, [fp, #-8]
   1cbb4:	ldr	r0, [r0]
   1cbb8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1cbbc:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1cbc0:	str	r0, [sp, #52]	; 0x34
   1cbc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1cbc8:	ldrb	r0, [r0]
   1cbcc:	strb	r0, [sp, #44]	; 0x2c
   1cbd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1cbd4:	add	r1, sp, #32
   1cbd8:	str	r0, [sp, #8]
   1cbdc:	mov	r0, r1
   1cbe0:	ldr	r1, [sp, #8]
   1cbe4:	blx	r1
   1cbe8:	str	r0, [fp, #-4]
   1cbec:	ldr	r0, [fp, #-4]
   1cbf0:	mov	sp, fp
   1cbf4:	pop	{fp, pc}
   1cbf8:	push	{fp, lr}
   1cbfc:	mov	fp, sp
   1cc00:	sub	sp, sp, #16
   1cc04:	str	r0, [sp, #8]
   1cc08:	strh	r1, [sp, #6]
   1cc0c:	ldrh	r0, [sp, #6]
   1cc10:	add	r0, r0, #2
   1cc14:	lsl	r0, r0, #1
   1cc18:	strh	r0, [sp, #4]
   1cc1c:	ldrh	r0, [sp, #4]
   1cc20:	ldr	r1, [sp, #8]
   1cc24:	ldrh	r1, [r1, #22]
   1cc28:	cmp	r0, r1
   1cc2c:	blt	1cc3c <flatcc_verify_union_field@@Base+0x2d4>
   1cc30:	movw	r0, #0
   1cc34:	str	r0, [fp, #-4]
   1cc38:	b	1cc54 <flatcc_verify_union_field@@Base+0x2ec>
   1cc3c:	ldr	r0, [sp, #8]
   1cc40:	ldr	r0, [r0, #12]
   1cc44:	ldrh	r1, [sp, #4]
   1cc48:	bl	1d348 <flatcc_verify_union_vector_field@@Base+0x6e8>
   1cc4c:	uxth	r0, r0
   1cc50:	str	r0, [fp, #-4]
   1cc54:	ldr	r0, [fp, #-4]
   1cc58:	mov	sp, fp
   1cc5c:	pop	{fp, pc}

0001cc60 <flatcc_verify_union_vector_field@@Base>:
   1cc60:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1cc64:	add	fp, sp, #24
   1cc68:	sub	sp, sp, #96	; 0x60
   1cc6c:	str	r0, [fp, #-32]	; 0xffffffe0
   1cc70:	strh	r1, [fp, #-34]	; 0xffffffde
   1cc74:	str	r2, [fp, #-40]	; 0xffffffd8
   1cc78:	str	r3, [fp, #-44]	; 0xffffffd4
   1cc7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cc80:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1cc84:	sub	r1, r1, #1
   1cc88:	uxth	r1, r1
   1cc8c:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1cc90:	strh	r0, [fp, #-46]	; 0xffffffd2
   1cc94:	uxth	r0, r0
   1cc98:	movw	r1, #0
   1cc9c:	cmp	r1, r0
   1cca0:	bne	1cd0c <flatcc_verify_union_vector_field@@Base+0xac>
   1cca4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cca8:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1ccac:	bl	1cbf8 <flatcc_verify_union_field@@Base+0x290>
   1ccb0:	strh	r0, [fp, #-48]	; 0xffffffd0
   1ccb4:	uxth	r0, r0
   1ccb8:	movw	r1, #0
   1ccbc:	cmp	r1, r0
   1ccc0:	bne	1cd08 <flatcc_verify_union_vector_field@@Base+0xa8>
   1ccc4:	b	1ccc8 <flatcc_verify_union_vector_field@@Base+0x68>
   1ccc8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cccc:	cmp	r0, #0
   1ccd0:	movw	r0, #0
   1ccd4:	movne	r0, #1
   1ccd8:	mvn	r1, #0
   1ccdc:	eor	r0, r0, r1
   1cce0:	and	r0, r0, #1
   1cce4:	str	r0, [sp, #52]	; 0x34
   1cce8:	ldr	r0, [sp, #52]	; 0x34
   1ccec:	cmp	r0, #0
   1ccf0:	bne	1cd00 <flatcc_verify_union_vector_field@@Base+0xa0>
   1ccf4:	movw	r0, #22
   1ccf8:	str	r0, [fp, #-28]	; 0xffffffe4
   1ccfc:	b	1ced8 <flatcc_verify_union_vector_field@@Base+0x278>
   1cd00:	b	1cd04 <flatcc_verify_union_vector_field@@Base+0xa4>
   1cd04:	b	1cd08 <flatcc_verify_union_vector_field@@Base+0xa8>
   1cd08:	b	1cd0c <flatcc_verify_union_vector_field@@Base+0xac>
   1cd0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cd10:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1cd14:	sub	r1, r1, #1
   1cd18:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1cd1c:	uxth	r1, r1
   1cd20:	movw	r3, #1
   1cd24:	movw	ip, #1
   1cd28:	uxth	ip, ip
   1cd2c:	str	ip, [sp]
   1cd30:	mvn	ip, #0
   1cd34:	str	ip, [sp, #4]
   1cd38:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1cd3c:	cmp	r0, #0
   1cd40:	beq	1cd7c <flatcc_verify_union_vector_field@@Base+0x11c>
   1cd44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cd48:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1cd4c:	sub	r1, r1, #1
   1cd50:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1cd54:	uxth	r1, r1
   1cd58:	movw	r3, #1
   1cd5c:	movw	ip, #1
   1cd60:	uxth	ip, ip
   1cd64:	str	ip, [sp]
   1cd68:	mvn	ip, #0
   1cd6c:	str	ip, [sp, #4]
   1cd70:	bl	1b268 <flatcc_verify_vector_field@@Base>
   1cd74:	str	r0, [fp, #-28]	; 0xffffffe4
   1cd78:	b	1ced8 <flatcc_verify_union_vector_field@@Base+0x278>
   1cd7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cd80:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1cd84:	sub	r1, r1, #1
   1cd88:	uxth	r1, r1
   1cd8c:	bl	1c754 <flatcc_verify_struct_as_nested_root@@Base+0x128>
   1cd90:	str	r0, [fp, #-52]	; 0xffffffcc
   1cd94:	movw	r1, #0
   1cd98:	cmp	r1, r0
   1cd9c:	bne	1cdac <flatcc_verify_union_vector_field@@Base+0x14c>
   1cda0:	movw	r0, #0
   1cda4:	str	r0, [fp, #-28]	; 0xffffffe4
   1cda8:	b	1ced8 <flatcc_verify_union_vector_field@@Base+0x278>
   1cdac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1cdb0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1cdb4:	str	r0, [sp, #44]	; 0x2c
   1cdb8:	mov	r0, r1
   1cdbc:	movw	r1, #0
   1cdc0:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1cdc4:	ldr	r1, [sp, #44]	; 0x2c
   1cdc8:	add	r0, r1, r0
   1cdcc:	str	r0, [fp, #-52]	; 0xffffffcc
   1cdd0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1cdd4:	movw	r1, #0
   1cdd8:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1cddc:	str	r0, [sp, #60]	; 0x3c
   1cde0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1cde4:	add	r0, r0, #4
   1cde8:	str	r0, [fp, #-52]	; 0xffffffcc
   1cdec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1cdf0:	str	r0, [fp, #-56]	; 0xffffffc8
   1cdf4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cdf8:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1cdfc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1ce00:	uxth	r1, r1
   1ce04:	add	r3, sp, #56	; 0x38
   1ce08:	bl	1afcc <flatcc_verify_string_field@@Base+0xc0>
   1ce0c:	str	r0, [sp, #48]	; 0x30
   1ce10:	ldr	r0, [sp, #48]	; 0x30
   1ce14:	cmp	r0, #0
   1ce18:	bne	1ce28 <flatcc_verify_union_vector_field@@Base+0x1c8>
   1ce1c:	ldr	r0, [sp, #56]	; 0x38
   1ce20:	cmp	r0, #0
   1ce24:	bne	1ce34 <flatcc_verify_union_vector_field@@Base+0x1d4>
   1ce28:	ldr	r0, [sp, #48]	; 0x30
   1ce2c:	str	r0, [fp, #-28]	; 0xffffffe4
   1ce30:	b	1ced8 <flatcc_verify_union_vector_field@@Base+0x278>
   1ce34:	b	1ce38 <flatcc_verify_union_vector_field@@Base+0x1d8>
   1ce38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ce3c:	ldr	r0, [r0]
   1ce40:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ce44:	ldr	r1, [r1, #4]
   1ce48:	ldr	r2, [sp, #56]	; 0x38
   1ce4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ce50:	ldr	r3, [r3]
   1ce54:	ldr	ip, [sp, #56]	; 0x38
   1ce58:	str	r0, [sp, #40]	; 0x28
   1ce5c:	mov	r0, r3
   1ce60:	str	r1, [sp, #36]	; 0x24
   1ce64:	mov	r1, ip
   1ce68:	str	r2, [sp, #32]
   1ce6c:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1ce70:	ldr	r1, [sp, #60]	; 0x3c
   1ce74:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1ce78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ce7c:	ldr	r3, [r3, #8]
   1ce80:	ldr	ip, [fp, #-44]	; 0xffffffd4
   1ce84:	ldr	lr, [sp, #40]	; 0x28
   1ce88:	str	r0, [sp, #28]
   1ce8c:	mov	r0, lr
   1ce90:	ldr	r4, [sp, #36]	; 0x24
   1ce94:	str	r1, [sp, #24]
   1ce98:	mov	r1, r4
   1ce9c:	ldr	r5, [sp, #32]
   1cea0:	str	r2, [sp, #20]
   1cea4:	mov	r2, r5
   1cea8:	ldr	r6, [sp, #28]
   1ceac:	str	r3, [sp, #16]
   1ceb0:	mov	r3, r6
   1ceb4:	ldr	r7, [sp, #24]
   1ceb8:	str	r7, [sp]
   1cebc:	ldr	r8, [sp, #20]
   1cec0:	str	r8, [sp, #4]
   1cec4:	ldr	r9, [sp, #16]
   1cec8:	str	r9, [sp, #8]
   1cecc:	str	ip, [sp, #12]
   1ced0:	bl	1cee4 <flatcc_verify_union_vector_field@@Base+0x284>
   1ced4:	str	r0, [fp, #-28]	; 0xffffffe4
   1ced8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1cedc:	sub	sp, fp, #24
   1cee0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cee4:	push	{r4, r5, fp, lr}
   1cee8:	add	fp, sp, #8
   1ceec:	sub	sp, sp, #104	; 0x68
   1cef0:	ldr	ip, [fp, #20]
   1cef4:	ldr	lr, [fp, #16]
   1cef8:	ldr	r4, [fp, #12]
   1cefc:	ldr	r5, [fp, #8]
   1cf00:	str	r0, [fp, #-16]
   1cf04:	str	r1, [fp, #-20]	; 0xffffffec
   1cf08:	str	r2, [fp, #-24]	; 0xffffffe8
   1cf0c:	str	r3, [fp, #-28]	; 0xffffffe4
   1cf10:	ldr	r0, [fp, #16]
   1cf14:	mvn	r1, #0
   1cf18:	add	r1, r0, r1
   1cf1c:	str	r1, [fp, #16]
   1cf20:	cmp	r0, #0
   1cf24:	movw	r0, #0
   1cf28:	movgt	r0, #1
   1cf2c:	and	r0, r0, #1
   1cf30:	str	r0, [sp, #44]	; 0x2c
   1cf34:	ldr	r0, [sp, #44]	; 0x2c
   1cf38:	cmp	r0, #0
   1cf3c:	bne	1cf4c <flatcc_verify_union_vector_field@@Base+0x2ec>
   1cf40:	movw	r0, #3
   1cf44:	str	r0, [fp, #-12]
   1cf48:	b	1d1bc <flatcc_verify_union_vector_field@@Base+0x55c>
   1cf4c:	b	1cf50 <flatcc_verify_union_vector_field@@Base+0x2f0>
   1cf50:	ldr	r0, [pc, #624]	; 1d1c8 <flatcc_verify_union_vector_field@@Base+0x568>
   1cf54:	ldr	r1, [fp, #-16]
   1cf58:	ldr	r2, [fp, #-20]	; 0xffffffec
   1cf5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cf60:	ldr	ip, [fp, #-28]	; 0xffffffe4
   1cf64:	str	r0, [sp, #28]
   1cf68:	mov	r0, r1
   1cf6c:	mov	r1, r2
   1cf70:	mov	r2, r3
   1cf74:	mov	r3, ip
   1cf78:	movw	ip, #4
   1cf7c:	str	ip, [sp]
   1cf80:	movw	ip, #4
   1cf84:	uxth	ip, ip
   1cf88:	str	ip, [sp, #4]
   1cf8c:	ldr	ip, [sp, #28]
   1cf90:	str	ip, [sp, #8]
   1cf94:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1cf98:	cmp	r0, #0
   1cf9c:	beq	1cff0 <flatcc_verify_union_vector_field@@Base+0x390>
   1cfa0:	ldr	r0, [pc, #544]	; 1d1c8 <flatcc_verify_union_vector_field@@Base+0x568>
   1cfa4:	ldr	r1, [fp, #-16]
   1cfa8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1cfac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cfb0:	ldr	ip, [fp, #-28]	; 0xffffffe4
   1cfb4:	str	r0, [sp, #24]
   1cfb8:	mov	r0, r1
   1cfbc:	mov	r1, r2
   1cfc0:	mov	r2, r3
   1cfc4:	mov	r3, ip
   1cfc8:	movw	ip, #4
   1cfcc:	str	ip, [sp]
   1cfd0:	movw	ip, #4
   1cfd4:	uxth	ip, ip
   1cfd8:	str	ip, [sp, #4]
   1cfdc:	ldr	ip, [sp, #24]
   1cfe0:	str	ip, [sp, #8]
   1cfe4:	bl	1b378 <flatcc_verify_vector_field@@Base+0x110>
   1cfe8:	str	r0, [fp, #-12]
   1cfec:	b	1d1bc <flatcc_verify_union_vector_field@@Base+0x55c>
   1cff0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1cff4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1cff8:	add	r0, r1, r0
   1cffc:	str	r0, [fp, #-24]	; 0xffffffe8
   1d000:	ldr	r0, [fp, #-16]
   1d004:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d008:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1d00c:	str	r0, [fp, #-36]	; 0xffffffdc
   1d010:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d014:	ldr	r1, [fp, #8]
   1d018:	cmp	r0, r1
   1d01c:	movw	r0, #0
   1d020:	moveq	r0, #1
   1d024:	and	r0, r0, #1
   1d028:	str	r0, [sp, #40]	; 0x28
   1d02c:	ldr	r0, [sp, #40]	; 0x28
   1d030:	cmp	r0, #0
   1d034:	bne	1d044 <flatcc_verify_union_vector_field@@Base+0x3e4>
   1d038:	movw	r0, #34	; 0x22
   1d03c:	str	r0, [fp, #-12]
   1d040:	b	1d1bc <flatcc_verify_union_vector_field@@Base+0x55c>
   1d044:	b	1d048 <flatcc_verify_union_vector_field@@Base+0x3e8>
   1d048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d04c:	add	r0, r0, #4
   1d050:	str	r0, [fp, #-24]	; 0xffffffe8
   1d054:	ldr	r0, [fp, #-16]
   1d058:	str	r0, [sp, #48]	; 0x30
   1d05c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d060:	str	r0, [sp, #52]	; 0x34
   1d064:	ldr	r0, [fp, #16]
   1d068:	str	r0, [sp, #56]	; 0x38
   1d06c:	movw	r0, #0
   1d070:	str	r0, [fp, #-32]	; 0xffffffe0
   1d074:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d078:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d07c:	cmp	r0, r1
   1d080:	bcs	1d1b4 <flatcc_verify_union_vector_field@@Base+0x554>
   1d084:	ldr	r0, [fp, #-16]
   1d088:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d08c:	bl	1b23c <flatcc_verify_string_field@@Base+0x330>
   1d090:	str	r0, [fp, #-40]	; 0xffffffd8
   1d094:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1d098:	cmp	r0, #0
   1d09c:	bne	1d0e8 <flatcc_verify_union_vector_field@@Base+0x488>
   1d0a0:	b	1d0a4 <flatcc_verify_union_vector_field@@Base+0x444>
   1d0a4:	ldr	r0, [fp, #12]
   1d0a8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d0ac:	add	r0, r0, r1
   1d0b0:	ldrb	r0, [r0]
   1d0b4:	cmp	r0, #0
   1d0b8:	movw	r0, #0
   1d0bc:	moveq	r0, #1
   1d0c0:	and	r0, r0, #1
   1d0c4:	str	r0, [sp, #36]	; 0x24
   1d0c8:	ldr	r0, [sp, #36]	; 0x24
   1d0cc:	cmp	r0, #0
   1d0d0:	bne	1d0e0 <flatcc_verify_union_vector_field@@Base+0x480>
   1d0d4:	movw	r0, #32
   1d0d8:	str	r0, [fp, #-12]
   1d0dc:	b	1d1bc <flatcc_verify_union_vector_field@@Base+0x55c>
   1d0e0:	b	1d0e4 <flatcc_verify_union_vector_field@@Base+0x484>
   1d0e4:	b	1d194 <flatcc_verify_union_vector_field@@Base+0x534>
   1d0e8:	b	1d0ec <flatcc_verify_union_vector_field@@Base+0x48c>
   1d0ec:	ldr	r0, [fp, #12]
   1d0f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d0f4:	add	r0, r0, r1
   1d0f8:	ldrb	r0, [r0]
   1d0fc:	cmp	r0, #0
   1d100:	movw	r0, #0
   1d104:	movne	r0, #1
   1d108:	and	r0, r0, #1
   1d10c:	str	r0, [sp, #32]
   1d110:	ldr	r0, [sp, #32]
   1d114:	cmp	r0, #0
   1d118:	bne	1d128 <flatcc_verify_union_vector_field@@Base+0x4c8>
   1d11c:	movw	r0, #33	; 0x21
   1d120:	str	r0, [fp, #-12]
   1d124:	b	1d1bc <flatcc_verify_union_vector_field@@Base+0x55c>
   1d128:	b	1d12c <flatcc_verify_union_vector_field@@Base+0x4cc>
   1d12c:	ldr	r0, [fp, #12]
   1d130:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d134:	add	r0, r0, r1
   1d138:	ldrb	r0, [r0]
   1d13c:	strb	r0, [sp, #60]	; 0x3c
   1d140:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d144:	str	r0, [sp, #64]	; 0x40
   1d148:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1d14c:	str	r0, [sp, #68]	; 0x44
   1d150:	ldr	r0, [fp, #20]
   1d154:	add	r1, sp, #48	; 0x30
   1d158:	str	r0, [sp, #20]
   1d15c:	mov	r0, r1
   1d160:	ldr	r1, [sp, #20]
   1d164:	blx	r1
   1d168:	cmp	r0, #0
   1d16c:	beq	1d190 <flatcc_verify_union_vector_field@@Base+0x530>
   1d170:	ldr	r0, [fp, #20]
   1d174:	add	r1, sp, #48	; 0x30
   1d178:	str	r0, [sp, #16]
   1d17c:	mov	r0, r1
   1d180:	ldr	r1, [sp, #16]
   1d184:	blx	r1
   1d188:	str	r0, [fp, #-12]
   1d18c:	b	1d1bc <flatcc_verify_union_vector_field@@Base+0x55c>
   1d190:	b	1d194 <flatcc_verify_union_vector_field@@Base+0x534>
   1d194:	b	1d198 <flatcc_verify_union_vector_field@@Base+0x538>
   1d198:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d19c:	add	r0, r0, #1
   1d1a0:	str	r0, [fp, #-32]	; 0xffffffe0
   1d1a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d1a8:	add	r0, r0, #4
   1d1ac:	str	r0, [fp, #-24]	; 0xffffffe8
   1d1b0:	b	1d074 <flatcc_verify_union_vector_field@@Base+0x414>
   1d1b4:	movw	r0, #0
   1d1b8:	str	r0, [fp, #-12]
   1d1bc:	ldr	r0, [fp, #-12]
   1d1c0:	sub	sp, fp, #8
   1d1c4:	pop	{r4, r5, fp, pc}
   1d1c8:	svccc	0x00ffffff
   1d1cc:	sub	sp, sp, #20
   1d1d0:	str	r0, [sp, #16]
   1d1d4:	str	r1, [sp, #12]
   1d1d8:	str	r2, [sp, #8]
   1d1dc:	ldr	r0, [sp, #12]
   1d1e0:	ldr	r1, [sp, #8]
   1d1e4:	add	r0, r0, r1
   1d1e8:	str	r0, [sp, #4]
   1d1ec:	ldr	r0, [sp, #4]
   1d1f0:	ldr	r1, [sp, #12]
   1d1f4:	cmp	r0, r1
   1d1f8:	movw	r0, #0
   1d1fc:	str	r0, [sp]
   1d200:	bls	1d240 <flatcc_verify_union_vector_field@@Base+0x5e0>
   1d204:	ldr	r0, [sp, #4]
   1d208:	add	r0, r0, #4
   1d20c:	ldr	r1, [sp, #16]
   1d210:	cmp	r0, r1
   1d214:	movw	r0, #0
   1d218:	str	r0, [sp]
   1d21c:	bhi	1d240 <flatcc_verify_union_vector_field@@Base+0x5e0>
   1d220:	ldr	r0, [sp, #4]
   1d224:	and	r0, r0, #3
   1d228:	cmp	r0, #0
   1d22c:	movw	r0, #0
   1d230:	movne	r0, #1
   1d234:	mvn	r1, #0
   1d238:	eor	r0, r0, r1
   1d23c:	str	r0, [sp]
   1d240:	ldr	r0, [sp]
   1d244:	and	r0, r0, #1
   1d248:	add	sp, sp, #20
   1d24c:	bx	lr
   1d250:	push	{fp, lr}
   1d254:	mov	fp, sp
   1d258:	sub	sp, sp, #8
   1d25c:	str	r0, [sp, #4]
   1d260:	ldr	r0, [sp, #4]
   1d264:	ldr	r0, [r0]
   1d268:	bl	1d274 <flatcc_verify_union_vector_field@@Base+0x614>
   1d26c:	mov	sp, fp
   1d270:	pop	{fp, pc}
   1d274:	sub	sp, sp, #4
   1d278:	str	r0, [sp]
   1d27c:	ldr	r0, [sp]
   1d280:	add	sp, sp, #4
   1d284:	bx	lr
   1d288:	sub	sp, sp, #28
   1d28c:	str	r0, [sp, #24]
   1d290:	str	r1, [sp, #20]
   1d294:	str	r2, [sp, #16]
   1d298:	strh	r3, [sp, #14]
   1d29c:	ldr	r0, [sp, #20]
   1d2a0:	ldr	r1, [sp, #16]
   1d2a4:	add	r0, r0, r1
   1d2a8:	str	r0, [sp, #8]
   1d2ac:	ldrh	r0, [sp, #14]
   1d2b0:	cmp	r0, #4
   1d2b4:	bcs	1d2c4 <flatcc_verify_union_vector_field@@Base+0x664>
   1d2b8:	movw	r0, #4
   1d2bc:	str	r0, [sp, #4]
   1d2c0:	b	1d2cc <flatcc_verify_union_vector_field@@Base+0x66c>
   1d2c4:	ldrh	r0, [sp, #14]
   1d2c8:	str	r0, [sp, #4]
   1d2cc:	ldr	r0, [sp, #4]
   1d2d0:	strh	r0, [sp, #14]
   1d2d4:	ldr	r0, [sp, #8]
   1d2d8:	ldr	r1, [sp, #20]
   1d2dc:	cmp	r0, r1
   1d2e0:	movw	r0, #0
   1d2e4:	str	r0, [sp]
   1d2e8:	bls	1d338 <flatcc_verify_union_vector_field@@Base+0x6d8>
   1d2ec:	ldr	r0, [sp, #8]
   1d2f0:	add	r0, r0, #4
   1d2f4:	ldr	r1, [sp, #24]
   1d2f8:	cmp	r0, r1
   1d2fc:	movw	r0, #0
   1d300:	str	r0, [sp]
   1d304:	bhi	1d338 <flatcc_verify_union_vector_field@@Base+0x6d8>
   1d308:	ldr	r0, [sp, #8]
   1d30c:	add	r0, r0, #4
   1d310:	ldrh	r1, [sp, #14]
   1d314:	sub	r1, r1, #1
   1d318:	orr	r1, r1, #3
   1d31c:	and	r0, r0, r1
   1d320:	cmp	r0, #0
   1d324:	movw	r0, #0
   1d328:	movne	r0, #1
   1d32c:	mvn	r1, #0
   1d330:	eor	r0, r0, r1
   1d334:	str	r0, [sp]
   1d338:	ldr	r0, [sp]
   1d33c:	and	r0, r0, #1
   1d340:	add	sp, sp, #28
   1d344:	bx	lr
   1d348:	push	{fp, lr}
   1d34c:	mov	fp, sp
   1d350:	sub	sp, sp, #8
   1d354:	str	r0, [sp, #4]
   1d358:	str	r1, [sp]
   1d35c:	ldr	r0, [sp, #4]
   1d360:	ldr	r1, [sp]
   1d364:	add	r0, r0, r1
   1d368:	bl	1d378 <flatcc_verify_union_vector_field@@Base+0x718>
   1d36c:	uxth	r0, r0
   1d370:	mov	sp, fp
   1d374:	pop	{fp, pc}
   1d378:	push	{fp, lr}
   1d37c:	mov	fp, sp
   1d380:	sub	sp, sp, #8
   1d384:	str	r0, [sp, #4]
   1d388:	ldr	r0, [sp, #4]
   1d38c:	ldrh	r0, [r0]
   1d390:	bl	1d3a0 <flatcc_verify_union_vector_field@@Base+0x740>
   1d394:	uxth	r0, r0
   1d398:	mov	sp, fp
   1d39c:	pop	{fp, pc}
   1d3a0:	sub	sp, sp, #4
   1d3a4:	strh	r0, [sp, #2]
   1d3a8:	ldrh	r0, [sp, #2]
   1d3ac:	add	sp, sp, #4
   1d3b0:	bx	lr
   1d3b4:	sub	sp, sp, #4
   1d3b8:	str	r0, [sp]
   1d3bc:	ldr	r0, [sp]
   1d3c0:	add	sp, sp, #4
   1d3c4:	bx	lr
   1d3c8:	push	{fp, lr}
   1d3cc:	mov	fp, sp
   1d3d0:	sub	sp, sp, #8
   1d3d4:	str	r0, [sp, #4]
   1d3d8:	ldr	r0, [sp, #4]
   1d3dc:	ldr	r0, [r0]
   1d3e0:	bl	1d3ec <flatcc_verify_union_vector_field@@Base+0x78c>
   1d3e4:	mov	sp, fp
   1d3e8:	pop	{fp, pc}
   1d3ec:	sub	sp, sp, #4
   1d3f0:	str	r0, [sp]
   1d3f4:	ldr	r0, [sp]
   1d3f8:	add	sp, sp, #4
   1d3fc:	bx	lr

0001d400 <__libc_csu_init@@Base>:
   1d400:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d404:	mov	r7, r0
   1d408:	ldr	r6, [pc, #72]	; 1d458 <__libc_csu_init@@Base+0x58>
   1d40c:	ldr	r5, [pc, #72]	; 1d45c <__libc_csu_init@@Base+0x5c>
   1d410:	add	r6, pc, r6
   1d414:	add	r5, pc, r5
   1d418:	sub	r6, r6, r5
   1d41c:	mov	r8, r1
   1d420:	mov	r9, r2
   1d424:	bl	126ec <free@plt-0x20>
   1d428:	asrs	r6, r6, #2
   1d42c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d430:	mov	r4, #0
   1d434:	add	r4, r4, #1
   1d438:	ldr	r3, [r5], #4
   1d43c:	mov	r2, r9
   1d440:	mov	r1, r8
   1d444:	mov	r0, r7
   1d448:	blx	r3
   1d44c:	cmp	r6, r4
   1d450:	bne	1d434 <__libc_csu_init@@Base+0x34>
   1d454:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d458:	strdeq	r1, [r1], -r4
   1d45c:	andeq	r1, r1, ip, ror #21

0001d460 <__libc_csu_fini@@Base>:
   1d460:	bx	lr

Disassembly of section .fini:

0001d464 <.fini>:
   1d464:	push	{r3, lr}
   1d468:	pop	{r3, pc}
