SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
brief: |
  This structure defines the ${.:/register-block-group} register block memory
  map.
copyrights:
- Copyright (C) 2021 embedded brains GmbH (http://www.embedded-brains.de)
description: null
enabled-by: true
identifier: RTEMSDeviceGRLIBAPBUART
index-entries: []
interface-type: register-block
links:
- role: interface-ingroup
  uid: group
- role: interface-placement
  uid: apbuart-header
definition:
- default:
    count: 1
    name: DATA
  offset: 0x0
  variants: []
- default:
    count: 1
    name: STATUS
  offset: 0x4
  variants: []
- default:
    count: 1
    name: CTRL
  offset: 0x8
  variants: []
- default:
    count: 1
    name: SCALER
  offset: 0xc
  variants: []
- default:
    count: 1
    name: FIFO
  offset: 0x10
  variants: []
register-prefix: null
register-block-group: APBUART
register-block-size: 20
register-block-type: memory
registers:
- bits:
  - default:
    - access: [r, w]
      brief: null
      description: null
      name: 'DATA'
      start: 0
      width: 8
    variants: []
  brief: |
    UART data register
  description: null
  name: DATA
  width: 32
- bits:
  - default:
    - access: [r]
      brief: null
      description: null
      name: 'RCNT'
      start: 26
      width: 6
    - access: [r]
      brief: null
      description: null
      name: 'TCNT'
      start: 20
      width: 6
    - access: [r]
      brief: null
      description: null
      name: 'RF'
      start: 10
      width: 1
    - access: [r]
      brief: null
      description: null
      name: 'TF'
      start: 9
      width: 1
    - access: [r]
      brief: null
      description: null
      name: 'RH'
      start: 8
      width: 1
    - access: [r]
      brief: null
      description: null
      name: 'TH'
      start: 7
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'FE'
      start: 6
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'PE'
      start: 5
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'OV'
      start: 4
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'BR'
      start: 3
      width: 1
    - access: [r]
      brief: null
      description: null
      name: 'TE'
      start: 2
      width: 1
    - access: [r]
      brief: null
      description: null
      name: 'TS'
      start: 1
      width: 1
    - access: [r]
      brief: null
      description: null
      name: 'DR'
      start: 0
      width: 1
    variants: []
  brief: |
    UART status register
  description: null
  name: STATUS
  width: 32
- bits:
  - default:
    - access: [r]
      brief: null
      description: null
      name: 'FA'
      start: 31
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'SI'
      start: 14
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'DI'
      start: 13
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'BI'
      start: 12
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'DB'
      start: 11
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'RF'
      start: 10
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'TF'
      start: 9
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'EC'
      start: 8
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'LB'
      start: 7
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'FL'
      start: 6
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'PE'
      start: 5
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'PS'
      start: 4
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'TI'
      start: 3
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'RI'
      start: 2
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'TE'
      start: 1
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'RE'
      start: 0
      width: 1
    variants: []
  brief: |
    UART control register
  description: null
  name: CTRL
  width: 32
- bits:
  - default:
    - access: [r, w]
      brief: null
      description: null
      name: 'SCALER_RELOAD_VALUE'
      start: 0
      width: 20
    variants: []
  brief: |
    UART scaler reload register
  description: null
  name: SCALER
  width: 32
- bits:
  - default:
    - access: [r, w]
      brief: null
      description: null
      name: 'DATA'
      start: 0
      width: 8
    variants: []
  brief: |
    UART FIFO debug register
  description: null
  name: FIFO
  width: 32
name: apbuart
notes: null
type: interface
