Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Priority_encoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Priority_encoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Priority_encoder"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : Priority_encoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\venus\Desktop\uni1\TestVHDL_project\PriorityEncoder.vhd" into library work
Parsing entity <Priority_encoder>.
Parsing architecture <behav> of entity <priority_encoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Priority_encoder> (architecture <behav>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Priority_encoder>.
    Related source file is "C:\Users\venus\Desktop\uni1\TestVHDL_project\PriorityEncoder.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <outputs<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outputs<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outputs<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred  14 Multiplexer(s).
Unit <Priority_encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Zynq asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    outputs_2 in unit <Priority_encoder>
    outputs_0 in unit <Priority_encoder>
    outputs_1 in unit <Priority_encoder>


Optimizing unit <Priority_encoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Priority_encoder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Priority_encoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 1
#      LUT6                        : 5
# FlipFlops/Latches                : 3
#      LD                          : 3
# IO Buffers                       : 11
#      IBUF                        : 8
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                   16  out of  17600     0%  
    Number used as Logic:                16  out of  17600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:      16  out of     16   100%  
   Number with an unused LUT:             0  out of     16     0%  
   Number of fully used LUT-FF pairs:     0  out of     16     0%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    100    11%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
outputs_1_G(outputs_1_G:O)         | NONE(*)(outputs_1)     | 1     |
outputs_0_G(outputs_0_G:O)         | NONE(*)(outputs_0)     | 1     |
outputs_2_G(outputs_2_G:O)         | NONE(*)(outputs_2)     | 1     |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 2.018ns
   Maximum output required time after clock: 0.788ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'outputs_1_G'
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Offset:              2.018ns (Levels of Logic = 4)
  Source:            inputs<5> (PAD)
  Destination:       outputs_1 (LATCH)
  Destination Clock: outputs_1_G falling

  Data Path: inputs<5> to outputs_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.000   0.766  inputs_5_IBUF (inputs_5_IBUF)
     LUT6:I0->O            1   0.053   0.602  inputs[0]_PWR_3_o_AND_3_o1 (inputs[0]_PWR_3_o_AND_3_o1)
     LUT3:I0->O            2   0.053   0.491  inputs[0]_PWR_3_o_AND_3_o2 (inputs[0]_PWR_3_o_AND_3_o)
     LUT3:I1->O            1   0.053   0.000  outputs_1_D (outputs_1_D)
     LD:D                     -0.021          outputs_1
    ----------------------------------------
    Total                      2.018ns (0.159ns logic, 1.859ns route)
                                       (7.9% logic, 92.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'outputs_0_G'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              1.952ns (Levels of Logic = 4)
  Source:            inputs<1> (PAD)
  Destination:       outputs_0 (LATCH)
  Destination Clock: outputs_0_G falling

  Data Path: inputs<1> to outputs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.772  inputs_1_IBUF (inputs_1_IBUF)
     LUT6:I0->O            1   0.053   0.413  inputs[0]_PWR_3_o_AND_6_o1 (inputs[0]_PWR_3_o_AND_6_o1)
     LUT2:I1->O            2   0.053   0.608  inputs[0]_PWR_3_o_AND_6_o2 (inputs[0]_PWR_3_o_AND_6_o)
     LUT3:I0->O            1   0.053   0.000  outputs_0_D (outputs_0_D)
     LD:D                     -0.021          outputs_0
    ----------------------------------------
    Total                      1.952ns (0.159ns logic, 1.793ns route)
                                       (8.1% logic, 91.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'outputs_2_G'
  Total number of paths / destination ports: 12 / 1
-------------------------------------------------------------------------
Offset:              2.010ns (Levels of Logic = 4)
  Source:            inputs<2> (PAD)
  Destination:       outputs_2 (LATCH)
  Destination Clock: outputs_2_G falling

  Data Path: inputs<2> to outputs_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.635  inputs_2_IBUF (inputs_2_IBUF)
     LUT3:I0->O            1   0.053   0.725  inputs[0]_PWR_3_o_AND_1_o_SW0 (N01)
     LUT6:I1->O            2   0.053   0.491  inputs[0]_PWR_3_o_AND_1_o (inputs[0]_PWR_3_o_AND_1_o)
     LUT3:I1->O            1   0.053   0.000  outputs_2_D (outputs_2_D)
     LD:D                     -0.021          outputs_2
    ----------------------------------------
    Total                      2.010ns (0.159ns logic, 1.851ns route)
                                       (7.9% logic, 92.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'outputs_2_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.788ns (Levels of Logic = 1)
  Source:            outputs_2 (LATCH)
  Destination:       outputs<2> (PAD)
  Source Clock:      outputs_2_G falling

  Data Path: outputs_2 to outputs<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.399  outputs_2 (outputs_2)
     OBUF:I->O                 0.000          outputs_2_OBUF (outputs<2>)
    ----------------------------------------
    Total                      0.788ns (0.389ns logic, 0.399ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'outputs_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.788ns (Levels of Logic = 1)
  Source:            outputs_1 (LATCH)
  Destination:       outputs<1> (PAD)
  Source Clock:      outputs_1_G falling

  Data Path: outputs_1 to outputs<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.399  outputs_1 (outputs_1)
     OBUF:I->O                 0.000          outputs_1_OBUF (outputs<1>)
    ----------------------------------------
    Total                      0.788ns (0.389ns logic, 0.399ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'outputs_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.788ns (Levels of Logic = 1)
  Source:            outputs_0 (LATCH)
  Destination:       outputs<0> (PAD)
  Source Clock:      outputs_0_G falling

  Data Path: outputs_0 to outputs<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.399  outputs_0 (outputs_0)
     OBUF:I->O                 0.000          outputs_0_OBUF (outputs<0>)
    ----------------------------------------
    Total                      0.788ns (0.389ns logic, 0.399ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.46 secs
 
--> 

Total memory usage is 4694308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

