<!doctype html>
<html>
<head>
<title>control_n_periph_id_8 (PL390) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pl390.html")>PL390 Module</a> &gt; control_n_periph_id_8 (PL390) Register</p><h1>control_n_periph_id_8 (PL390) Register</h1>
<h2>control_n_periph_id_8 (PL390) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>control_n_periph_id_8</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000001FC0</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00F9001FC0 (RCPU_GIC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder> 8</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000087</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>The periph_id_[8:0] Registers provide information about the<br/>configuration of the peripheral. Note some fields span across<br/>adjacent registers.</td></tr>
</table>
<p></p>
<h2>control_n_periph_id_8 (PL390) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>identifier</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Identifies the AMBA interface that this register belongs to.</td></tr>
<tr valign=top><td>if_type</td><td class="center"> 6:5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Identifies the AMBA protocol that the GIC supports:<br/>b00 = AXI,<br/>b01 = AHB-Lite,<br/>b10-b11 = reserved.</td></tr>
<tr valign=top><td>cpu_if</td><td class="center"> 4:2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Identifies the number of CPU Interfaces that the GIC contains:<br/>b000 = 1,<br/>b001 = 2,<br/>b010 = 3,<br/>b011 = 4,<br/>b100 = 5,<br/>b101 = 6,<br/>b110 = 7,<br/>b111 = 8.</td></tr>
<tr valign=top><td>fiq_legacy</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Identifies if the GIC provides a legacy FIQ input signal for each<br/>CPU Interface.</td></tr>
<tr valign=top><td>irq_legacy</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Identifies if the GIC provides a legacy IRQ input signal for each<br/>CPU Interface.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>