--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml all_digital_modulator_fil.twx all_digital_modulator_fil.ncd
-o all_digital_modulator_fil.twr all_digital_modulator_fil.pcf

Design file:              all_digital_modulator_fil.ncd
Physical constraint file: all_digital_modulator_fil.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_TXCLK_RXCLK_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 229827 paths analyzed, 2430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.919ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (SLICE_X41Y106.D2), 20236 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0
    SLICE_X38Y103.A3     net (fanout=4)        0.622   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<0>
    SLICE_X38Y103.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X41Y104.D2     net (fanout=1)        0.961   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X41Y104.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B2     net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CMUX   Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X41Y106.D2     net (fanout=1)        0.757   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<14>
    SLICE_X41Y106.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<14>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (3.426ns logic, 4.446ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0
    SLICE_X38Y103.A3     net (fanout=4)        0.622   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<0>
    SLICE_X38Y103.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.AMUX   Tcina                 0.220   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X39Y104.B1     net (fanout=1)        0.796   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<4>
    SLICE_X39Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>2
    SLICE_X41Y104.B6     net (fanout=1)        0.652   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CMUX   Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X41Y106.D2     net (fanout=1)        0.757   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<14>
    SLICE_X41Y106.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<14>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (3.367ns logic, 4.390ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.747ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AMUX   Tshcko                0.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2
    SLICE_X38Y103.C4     net (fanout=3)        0.555   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<2>
    SLICE_X38Y103.COUT   Topcyc                0.328   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<2>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X41Y104.D2     net (fanout=1)        0.961   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X41Y104.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B2     net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CMUX   Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X41Y106.D2     net (fanout=1)        0.757   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<14>
    SLICE_X41Y106.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<14>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (3.368ns logic, 4.379ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (SLICE_X41Y103.B5), 21583 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.806ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0
    SLICE_X38Y103.A3     net (fanout=4)        0.622   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<0>
    SLICE_X38Y103.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X41Y104.D2     net (fanout=1)        0.961   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X41Y104.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B2     net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.DMUX   Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X41Y103.B5     net (fanout=1)        0.691   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
    SLICE_X41Y103.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    -------------------------------------------------  ---------------------------
    Total                                      7.806ns (3.426ns logic, 4.380ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0
    SLICE_X38Y103.A3     net (fanout=4)        0.622   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<0>
    SLICE_X38Y103.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.AMUX   Tcina                 0.220   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X39Y104.B1     net (fanout=1)        0.796   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<4>
    SLICE_X39Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>2
    SLICE_X41Y104.B6     net (fanout=1)        0.652   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.DMUX   Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X41Y103.B5     net (fanout=1)        0.691   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
    SLICE_X41Y103.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (3.367ns logic, 4.324ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.681ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AMUX   Tshcko                0.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2
    SLICE_X38Y103.C4     net (fanout=3)        0.555   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<2>
    SLICE_X38Y103.COUT   Topcyc                0.328   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<2>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X41Y104.D2     net (fanout=1)        0.961   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X41Y104.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B2     net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X40Y106.DMUX   Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X41Y103.B5     net (fanout=1)        0.691   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
    SLICE_X41Y103.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (3.368ns logic, 4.313ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11 (SLICE_X41Y107.C4), 16195 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.689ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0
    SLICE_X38Y103.A3     net (fanout=4)        0.622   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<0>
    SLICE_X38Y103.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X41Y104.D2     net (fanout=1)        0.961   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X41Y104.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B2     net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.DMUX   Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X41Y107.C4     net (fanout=1)        0.559   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<11>
    SLICE_X41Y107.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<11>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (3.444ns logic, 4.245ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0
    SLICE_X38Y103.A3     net (fanout=4)        0.622   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<0>
    SLICE_X38Y103.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.AMUX   Tcina                 0.220   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X39Y104.B1     net (fanout=1)        0.796   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<4>
    SLICE_X39Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>2
    SLICE_X41Y104.B6     net (fanout=1)        0.652   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.DMUX   Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X41Y107.C4     net (fanout=1)        0.559   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<11>
    SLICE_X41Y107.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<11>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (3.385ns logic, 4.189ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AMUX   Tshcko                0.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2
    SLICE_X38Y103.C4     net (fanout=3)        0.555   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<2>
    SLICE_X38Y103.COUT   Topcyc                0.328   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<2>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X38Y104.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X41Y104.D2     net (fanout=1)        0.961   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X41Y104.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X41Y104.B2     net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X41Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X41Y104.A5     net (fanout=22)       0.292   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X41Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X41Y104.C2     net (fanout=17)       0.597   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X41Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.A4     net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X40Y103.COUT   Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X40Y104.COUT   Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X40Y105.DMUX   Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X41Y107.C4     net (fanout=1)        0.559   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<11>
    SLICE_X41Y107.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172<11>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (3.386ns logic, 4.178ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y36.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y72.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/mac_rxdata<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4
    RAMB16_X1Y36.DIA4    net (fanout=1)        0.125   u_FILCore/u_FILCommLayer/mac_rxdata<4>
    RAMB16_X1Y36.CLKA    Trckd_DIA   (-Th)     0.053   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y36.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y72.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/mac_rxdata<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_6
    RAMB16_X1Y36.DIA6    net (fanout=1)        0.125   u_FILCore/u_FILCommLayer/mac_rxdata<6>
    RAMB16_X1Y36.CLKA    Trckd_DIA   (-Th)     0.053   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y36.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y72.BQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/mac_rxdata<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_5
    RAMB16_X1Y36.DIA5    net (fanout=1)        0.159   u_FILCore/u_FILCommLayer/mac_rxdata<5>
    RAMB16_X1Y36.CLKA    Trckd_DIA   (-Th)     0.053   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.145ns logic, 0.159ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X1Y36.CLKB
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: u_ClockManager/u_dcm/CLKFX
  Logical resource: u_ClockManager/u_dcm/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: u_ClockManager/dcmclk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_DUTCLK_path" TIG;

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X19Y79.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.062ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.814ns (Levels of Logic = 1)
  Clock Path Skew:      -2.913ns (1.069 - 3.982)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.DMUX    Tshcko                0.576   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<14>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15
    SLICE_X19Y79.A4      net (fanout=1)        0.974   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
    SLICE_X19Y79.CLK     Tas                   0.264   u_FILCore/dut_rst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.840ns logic, 0.974ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3 (SLICE_X3Y85.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.055ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3 (FF)
  Data Path Delay:      1.801ns (Levels of Logic = 0)
  Clock Path Skew:      -2.919ns (1.036 - 3.955)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.DQ       Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3
    SLICE_X3Y85.DX       net (fanout=1)        1.162   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
    SLICE_X3Y85.CLK      Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.639ns logic, 1.162ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X19Y79.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.962ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.715ns (Levels of Logic = 1)
  Clock Path Skew:      -2.912ns (1.069 - 3.981)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.DMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg<14>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15
    SLICE_X19Y79.A5      net (fanout=1)        0.933   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg<15>
    SLICE_X19Y79.CLK     Tas                   0.264   u_FILCore/dut_rst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.782ns logic, 0.933ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (SLICE_X3Y86.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.877ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      -0.650ns (0.660 - 1.310)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.AQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4
    SLICE_X3Y86.AX       net (fanout=1)        0.305   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<4>
    SLICE_X3Y86.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.257ns logic, 0.305ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5 (SLICE_X3Y86.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.878ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5 (FF)
  Data Path Delay:      0.563ns (Levels of Logic = 0)
  Clock Path Skew:      -0.650ns (0.660 - 1.310)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.BQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_5
    SLICE_X3Y86.BX       net (fanout=1)        0.306   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<5>
    SLICE_X3Y86.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.257ns logic, 0.306ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7 (SLICE_X3Y86.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.878ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7 (FF)
  Data Path Delay:      0.563ns (Levels of Logic = 0)
  Clock Path Skew:      -0.650ns (0.660 - 1.310)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.DQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7
    SLICE_X3Y86.DX       net (fanout=1)        0.306   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
    SLICE_X3Y86.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.257ns logic, 0.306ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_RXCLK_path" TIG;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (SLICE_X2Y90.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.318ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (FF)
  Data Path Delay:      1.592ns (Levels of Logic = 0)
  Clock Path Skew:      0.609ns (1.305 - 0.696)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.AQ      Tcko                  0.210   u_FILCore/dut_rst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X2Y90.AI       net (fanout=105)      1.341   u_FILCore/dut_rst
    SLICE_X2Y90.CLK      Tds                   0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkin_sync2
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.251ns logic, 1.341ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (SLICE_X2Y88.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.755ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (FF)
  Data Path Delay:      1.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.642ns (1.300 - 0.658)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.DQ       Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7
    SLICE_X2Y88.DX       net (fanout=1)        0.794   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
    SLICE_X2Y88.CLK      Tdick                 0.058   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.268ns logic, 0.794ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X2Y88.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.593ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (FF)
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.642ns (1.300 - 0.658)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.BQ       Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5
    SLICE_X2Y88.BX       net (fanout=1)        0.632   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<5>
    SLICE_X2Y88.CLK      Tdick                 0.058   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.268ns logic, 0.632ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_RXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (SLICE_X1Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.305ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      2.918ns (3.951 - 1.033)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.449   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0
    SLICE_X1Y84.AX       net (fanout=1)        0.453   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<0>
    SLICE_X1Y84.CLK      Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.495ns logic, 0.453ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3 (SLICE_X1Y84.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.305ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3 (FF)
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      2.918ns (3.951 - 1.033)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.DQ       Tcko                  0.449   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3
    SLICE_X1Y84.DX       net (fanout=1)        0.453   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
    SLICE_X1Y84.CLK      Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.495ns logic, 0.453ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1 (SLICE_X1Y84.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.304ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Clock Path Skew:      2.918ns (3.951 - 1.033)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.BQ       Tcko                  0.449   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1
    SLICE_X1Y84.BX       net (fanout=1)        0.454   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<1>
    SLICE_X1Y84.CLK      Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.495ns logic, 0.454ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_TXCLK_path" TIG;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X48Y78.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.410ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (FF)
  Data Path Delay:      2.484ns (Levels of Logic = 0)
  Clock Path Skew:      -0.491ns (2.387 - 2.878)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 24.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.AQ      Tcko                  0.430   u_FILCore/dut_rst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X48Y78.AI      net (fanout=105)      1.992   u_FILCore/dut_rst
    SLICE_X48Y78.CLK     Tds                   0.062   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkout_sync2
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.492ns logic, 1.992ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6 (SLICE_X57Y76.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.818ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6 (FF)
  Data Path Delay:      1.912ns (Levels of Logic = 0)
  Clock Path Skew:      -0.471ns (2.385 - 2.856)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 24.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y79.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6
    SLICE_X57Y76.CX      net (fanout=1)        1.273   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<6>
    SLICE_X57Y76.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.639ns logic, 1.273ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4 (SLICE_X57Y76.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.673ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4 (FF)
  Data Path Delay:      1.771ns (Levels of Logic = 0)
  Clock Path Skew:      -0.467ns (2.385 - 2.852)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 24.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4
    SLICE_X57Y76.AX      net (fanout=1)        1.227   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<4>
    SLICE_X57Y76.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.544ns logic, 1.227ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X52Y78.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.006ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (FF)
  Data Path Delay:      0.511ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.080 - 0.998)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 16.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.BQ      Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10
    SLICE_X52Y78.BX      net (fanout=1)        0.236   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
    SLICE_X52Y78.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.275ns logic, 0.236ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8 (SLICE_X52Y78.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.001ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8 (FF)
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.080 - 1.025)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 16.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_8 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y79.DQ      Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_8
    SLICE_X52Y78.DX      net (fanout=1)        0.214   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<8>
    SLICE_X52Y78.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.275ns logic, 0.214ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3 (SLICE_X51Y75.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.031ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3 (FF)
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.076 - 1.021)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 16.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3
    SLICE_X51Y75.DX      net (fanout=1)        0.264   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<3>
    SLICE_X51Y75.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.257ns logic, 0.264ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_DUTCLK_path" TIG;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8 (SLICE_X57Y75.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.669ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8 (FF)
  Data Path Delay:      1.774ns (Levels of Logic = 0)
  Clock Path Skew:      -0.460ns (2.383 - 2.843)
  Source Clock:         txclk rising at 16.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<6>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8
    SLICE_X57Y75.AX      net (fanout=1)        1.230   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<8>
    SLICE_X57Y75.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.544ns logic, 1.230ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10 (SLICE_X57Y75.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.663ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10 (FF)
  Data Path Delay:      1.768ns (Levels of Logic = 0)
  Clock Path Skew:      -0.460ns (2.383 - 2.843)
  Source Clock:         txclk rising at 16.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<6>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10
    SLICE_X57Y75.CX      net (fanout=1)        1.224   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<10>
    SLICE_X57Y75.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.544ns logic, 1.224ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (SLICE_X52Y73.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.589ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (FF)
  Data Path Delay:      1.683ns (Levels of Logic = 0)
  Clock Path Skew:      -0.471ns (2.377 - 2.848)
  Source Clock:         txclk rising at 16.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2
    SLICE_X52Y73.BX      net (fanout=1)        1.168   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<2>
    SLICE_X52Y73.CLK     Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<0>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.515ns logic, 1.168ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (SLICE_X55Y76.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.031ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.077 - 1.017)
  Source Clock:         txclk rising at 24.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y74.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4
    SLICE_X55Y76.AX      net (fanout=1)        0.207   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>
    SLICE_X55Y76.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0 (SLICE_X52Y73.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.039ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (1.070 - 1.017)
  Source Clock:         txclk rising at 24.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0
    SLICE_X52Y73.DX      net (fanout=1)        0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<0>
    SLICE_X52Y73.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<0>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.239ns logic, 0.210ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X52Y73.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.033ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (1.070 - 1.017)
  Source Clock:         txclk rising at 24.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.BQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1
    SLICE_X52Y73.CX      net (fanout=1)        0.216   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<1>
    SLICE_X52Y73.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<0>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.239ns logic, 0.216ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_RXCLK_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_TXCLK_path" TIG;

 1015 paths analyzed, 310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X22Y68.CIN), 68 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.466ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      8.235ns (Levels of Logic = 6)
  Clock Path Skew:      -2.866ns (1.066 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2
    SLICE_X32Y80.A2      net (fanout=3)        2.766   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<2>
    SLICE_X32Y80.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/rxaddrvalid_sync2
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B91
    SLICE_X22Y65.C2      net (fanout=1)        2.312   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<2>
    SLICE_X22Y65.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2
    SLICE_X22Y65.DX      net (fanout=2)        1.503   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2
    SLICE_X22Y65.COUT    Tdxcy                 0.109   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_2
    SLICE_X22Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>3
    SLICE_X22Y66.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.CLK     Tcinck                0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      8.235ns (1.645ns logic, 6.590ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.293ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      8.058ns (Levels of Logic = 5)
  Clock Path Skew:      -2.870ns (1.066 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y98.CQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6
    SLICE_X33Y79.D1      net (fanout=3)        2.801   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<6>
    SLICE_X33Y79.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B131
    SLICE_X22Y66.C3      net (fanout=1)        1.957   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
    SLICE_X22Y66.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6
    SLICE_X22Y66.DX      net (fanout=2)        1.718   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6
    SLICE_X22Y66.COUT    Tdxcy                 0.109   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.CLK     Tcinck                0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      8.058ns (1.576ns logic, 6.482ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.207ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      7.976ns (Levels of Logic = 5)
  Clock Path Skew:      -2.866ns (1.066 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.DQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3
    SLICE_X33Y79.A1      net (fanout=3)        2.974   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
    SLICE_X33Y79.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101
    SLICE_X22Y65.D4      net (fanout=1)        2.577   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
    SLICE_X22Y65.DMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X22Y66.AX      net (fanout=2)        0.704   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X22Y66.COUT    Taxcy                 0.248   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.CLK     Tcinck                0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      7.976ns (1.715ns logic, 6.261ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (SLICE_X22Y69.CIN), 92 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.465ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      8.231ns (Levels of Logic = 7)
  Clock Path Skew:      -2.869ns (1.063 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2
    SLICE_X32Y80.A2      net (fanout=3)        2.766   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<2>
    SLICE_X32Y80.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/rxaddrvalid_sync2
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B91
    SLICE_X22Y65.C2      net (fanout=1)        2.312   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<2>
    SLICE_X22Y65.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2
    SLICE_X22Y65.DX      net (fanout=2)        1.503   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2
    SLICE_X22Y65.COUT    Tdxcy                 0.109   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_2
    SLICE_X22Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>3
    SLICE_X22Y66.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X22Y69.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X22Y69.CLK     Tcinck                0.213   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (1.638ns logic, 6.593ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.292ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      8.054ns (Levels of Logic = 6)
  Clock Path Skew:      -2.873ns (1.063 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y98.CQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6
    SLICE_X33Y79.D1      net (fanout=3)        2.801   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<6>
    SLICE_X33Y79.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B131
    SLICE_X22Y66.C3      net (fanout=1)        1.957   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
    SLICE_X22Y66.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6
    SLICE_X22Y66.DX      net (fanout=2)        1.718   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6
    SLICE_X22Y66.COUT    Tdxcy                 0.109   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X22Y69.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X22Y69.CLK     Tcinck                0.213   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      8.054ns (1.569ns logic, 6.485ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.206ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      7.972ns (Levels of Logic = 6)
  Clock Path Skew:      -2.869ns (1.063 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.DQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3
    SLICE_X33Y79.A1      net (fanout=3)        2.974   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
    SLICE_X33Y79.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101
    SLICE_X22Y65.D4      net (fanout=1)        2.577   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
    SLICE_X22Y65.DMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X22Y66.AX      net (fanout=2)        0.704   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X22Y66.COUT    Taxcy                 0.248   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X22Y69.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X22Y69.CLK     Tcinck                0.213   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      7.972ns (1.708ns logic, 6.264ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13 (SLICE_X22Y68.CIN), 68 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.456ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13 (FF)
  Data Path Delay:      8.225ns (Levels of Logic = 6)
  Clock Path Skew:      -2.866ns (1.066 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2
    SLICE_X32Y80.A2      net (fanout=3)        2.766   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<2>
    SLICE_X32Y80.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/rxaddrvalid_sync2
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B91
    SLICE_X22Y65.C2      net (fanout=1)        2.312   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<2>
    SLICE_X22Y65.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2
    SLICE_X22Y65.DX      net (fanout=2)        1.503   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2
    SLICE_X22Y65.COUT    Tdxcy                 0.109   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_2
    SLICE_X22Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>3
    SLICE_X22Y66.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.CLK     Tcinck                0.303   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (1.635ns logic, 6.590ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.283ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13 (FF)
  Data Path Delay:      8.048ns (Levels of Logic = 5)
  Clock Path Skew:      -2.870ns (1.066 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y98.CQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6
    SLICE_X33Y79.D1      net (fanout=3)        2.801   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<6>
    SLICE_X33Y79.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B131
    SLICE_X22Y66.C3      net (fanout=1)        1.957   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
    SLICE_X22Y66.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6
    SLICE_X22Y66.DX      net (fanout=2)        1.718   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6
    SLICE_X22Y66.COUT    Tdxcy                 0.109   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.CLK     Tcinck                0.303   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13
    -------------------------------------------------  ---------------------------
    Total                                      8.048ns (1.566ns logic, 6.482ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.197ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13 (FF)
  Data Path Delay:      7.966ns (Levels of Logic = 5)
  Clock Path Skew:      -2.866ns (1.066 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.DQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3
    SLICE_X33Y79.A1      net (fanout=3)        2.974   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
    SLICE_X33Y79.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101
    SLICE_X22Y65.D4      net (fanout=1)        2.577   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
    SLICE_X22Y65.DMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X22Y66.AX      net (fanout=2)        0.704   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X22Y66.COUT    Taxcy                 0.248   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X22Y67.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X22Y68.CLK     Tcinck                0.303   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (1.705ns logic, 6.261ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54 (SLICE_X43Y87.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.059ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpdstport0_2reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54 (FF)
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      -0.642ns (0.636 - 1.278)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpdstport0_2reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/udpdstport0_2<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpdstport0_2reg_6
    SLICE_X43Y87.B2      net (fanout=1)        0.369   u_FILCore/u_FILCommLayer/u_MWMAC/udpdstport0_2<6>
    SLICE_X43Y87.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<54>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<54>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.413ns logic, 0.369ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44 (SLICE_X45Y86.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.130ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_1reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44 (FF)
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.640ns (0.638 - 1.278)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_1reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y88.AMUX    Tshcko                0.244   u_FILCore/u_FILCommLayer/u_MWMAC/udpsrcport0_2<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_1reg_4
    SLICE_X45Y86.B2      net (fanout=1)        0.396   u_FILCore/u_FILCommLayer/u_MWMAC/udpsrcport0_1<4>
    SLICE_X45Y86.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<44>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<44>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.459ns logic, 0.396ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64 (SLICE_X35Y87.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.147ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64 (FF)
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.652ns (0.638 - 1.290)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y93.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_0
    SLICE_X35Y87.A6      net (fanout=3)        0.447   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4<0>
    SLICE_X35Y87.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<72>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<64>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.413ns logic, 0.447ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP 
"u_ClockManager_dcmclk125"         TS_sysclk / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 125192 paths analyzed, 4721 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.817ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty (SLICE_X53Y73.A6), 15796 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0
    SLICE_X50Y69.A3      net (fanout=4)        0.857   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<0>
    SLICE_X50Y69.DMUX    Topad                 0.669   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_A11
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
    SLICE_X48Y69.D5      net (fanout=1)        0.467   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_B<3>
    SLICE_X48Y69.DMUX    Topdd                 0.463   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_lut<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy<3>
    SLICE_X53Y72.B3      net (fanout=1)        1.107   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/dataLen<3>
    SLICE_X53Y72.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1_SW0
    SLICE_X53Y72.A5      net (fanout=1)        0.230   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
    SLICE_X53Y72.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1
    SLICE_X54Y72.B5      net (fanout=17)       0.492   u_FILCore/u_FILCommLayer/u_FILPktProc/dataReady
    SLICE_X54Y72.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mmux_rd_addr_bin_next31
    SLICE_X54Y72.D2      net (fanout=2)        0.776   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_next<11>
    SLICE_X54Y72.CMUX    Topdc                 0.402   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123_F
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123
    SLICE_X53Y73.A6      net (fanout=1)        0.403   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp122
    SLICE_X53Y73.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp127
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (3.248ns logic, 4.332ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0
    SLICE_X50Y69.A3      net (fanout=4)        0.857   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<0>
    SLICE_X50Y69.COUT    Topcya                0.495   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_A11
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
    SLICE_X50Y70.AMUX    Tcina                 0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<7>
    SLICE_X48Y70.A5      net (fanout=1)        0.475   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_B<4>
    SLICE_X48Y70.CMUX    Topac                 0.633   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_lut<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy<7>
    SLICE_X53Y72.B4      net (fanout=1)        0.889   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/dataLen<6>
    SLICE_X53Y72.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1_SW0
    SLICE_X53Y72.A5      net (fanout=1)        0.230   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
    SLICE_X53Y72.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1
    SLICE_X54Y72.B5      net (fanout=17)       0.492   u_FILCore/u_FILCommLayer/u_FILPktProc/dataReady
    SLICE_X54Y72.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mmux_rd_addr_bin_next31
    SLICE_X54Y72.D2      net (fanout=2)        0.776   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_next<11>
    SLICE_X54Y72.CMUX    Topdc                 0.402   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123_F
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123
    SLICE_X53Y73.A6      net (fanout=1)        0.403   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp122
    SLICE_X53Y73.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp127
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (3.454ns logic, 4.125ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0
    SLICE_X50Y69.A3      net (fanout=4)        0.857   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<0>
    SLICE_X50Y69.DMUX    Topad                 0.667   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_lut<0>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy<3>
    SLICE_X48Y69.D5      net (fanout=1)        0.467   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_B<3>
    SLICE_X48Y69.DMUX    Topdd                 0.463   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_lut<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy<3>
    SLICE_X53Y72.B3      net (fanout=1)        1.107   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/dataLen<3>
    SLICE_X53Y72.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1_SW0
    SLICE_X53Y72.A5      net (fanout=1)        0.230   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
    SLICE_X53Y72.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1
    SLICE_X54Y72.B5      net (fanout=17)       0.492   u_FILCore/u_FILCommLayer/u_FILPktProc/dataReady
    SLICE_X54Y72.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mmux_rd_addr_bin_next31
    SLICE_X54Y72.D2      net (fanout=2)        0.776   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_next<11>
    SLICE_X54Y72.CMUX    Topdc                 0.402   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123_F
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123
    SLICE_X53Y73.A6      net (fanout=1)        0.403   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp122
    SLICE_X53Y73.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp127
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (3.246ns logic, 4.332ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3 (SLICE_X16Y62.A5), 139 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.436ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.730 - 0.769)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.AQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
    SLICE_X25Y67.C5      net (fanout=139)      0.987   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
    SLICE_X25Y67.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv31
    SLICE_X15Y64.B2      net (fanout=34)       2.581   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3
    SLICE_X15Y64.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15611
    SLICE_X15Y64.A6      net (fanout=1)        0.414   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15610
    SLICE_X15Y64.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15614
    SLICE_X16Y62.B4      net (fanout=1)        1.421   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15613
    SLICE_X16Y62.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617_SW0
    SLICE_X16Y62.A5      net (fanout=1)        0.196   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/N300
    SLICE_X16Y62.CLK     Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3
    -------------------------------------------------  ---------------------------
    Total                                      7.436ns (1.837ns logic, 5.599ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.730 - 0.766)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
    SLICE_X25Y67.C2      net (fanout=139)      0.845   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
    SLICE_X25Y67.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv31
    SLICE_X15Y64.B2      net (fanout=34)       2.581   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3
    SLICE_X15Y64.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15611
    SLICE_X15Y64.A6      net (fanout=1)        0.414   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15610
    SLICE_X15Y64.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15614
    SLICE_X16Y62.B4      net (fanout=1)        1.421   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15613
    SLICE_X16Y62.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617_SW0
    SLICE_X16Y62.A5      net (fanout=1)        0.196   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/N300
    SLICE_X16Y62.CLK     Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.791ns logic, 5.457ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.730 - 0.768)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BMUX    Tshcko                0.535   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5-In210
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X25Y67.C1      net (fanout=194)      0.667   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X25Y67.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv31
    SLICE_X15Y64.B2      net (fanout=34)       2.581   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3
    SLICE_X15Y64.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15611
    SLICE_X15Y64.A6      net (fanout=1)        0.414   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15610
    SLICE_X15Y64.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15614
    SLICE_X16Y62.B4      net (fanout=1)        1.421   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15613
    SLICE_X16Y62.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617_SW0
    SLICE_X16Y62.A5      net (fanout=1)        0.196   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/N300
    SLICE_X16Y62.CLK     Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3
    -------------------------------------------------  ---------------------------
    Total                                      7.175ns (1.896ns logic, 5.279ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126 (SLICE_X25Y101.D6), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.592 - 0.672)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.AQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
    SLICE_X21Y67.D3      net (fanout=139)      1.347   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
    SLICE_X21Y67.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/incpingflag
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n36701
    SLICE_X23Y97.A3      net (fanout=56)       3.773   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3670
    SLICE_X23Y97.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<161>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<117>11
    SLICE_X25Y101.D6     net (fanout=6)        0.903   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<117>1
    SLICE_X25Y101.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<126>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<126>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126
    -------------------------------------------------  ---------------------------
    Total                                      7.390ns (1.367ns logic, 6.023ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.592 - 0.669)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.DQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4
    SLICE_X21Y67.D1      net (fanout=153)      1.377   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4
    SLICE_X21Y67.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/incpingflag
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n36701
    SLICE_X23Y97.A3      net (fanout=56)       3.773   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3670
    SLICE_X23Y97.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<161>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<117>11
    SLICE_X25Y101.D6     net (fanout=6)        0.903   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<117>1
    SLICE_X25Y101.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<126>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<126>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (1.321ns logic, 6.053ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.592 - 0.669)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
    SLICE_X21Y67.D2      net (fanout=139)      1.354   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
    SLICE_X21Y67.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/incpingflag
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n36701
    SLICE_X23Y97.A3      net (fanout=56)       3.773   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3670
    SLICE_X23Y97.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<161>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<117>11
    SLICE_X25Y101.D6     net (fanout=6)        0.903   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<117>1
    SLICE_X25Y101.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<126>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<126>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (1.321ns logic, 6.030ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4 (SLICE_X24Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.CQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_3
    SLICE_X24Y43.C5      net (fanout=6)        0.077   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr<3>
    SLICE_X24Y43.CLK     Tah         (-Th)    -0.121   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/Mcount_wrAddr_xor<4>11
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2 (SLICE_X24Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.BQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_1
    SLICE_X24Y47.B5      net (fanout=3)        0.083   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<1>
    SLICE_X24Y47.CLK     Tah         (-Th)    -0.121   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/Mcount_pktInfo_wrAddr_xor<2>11
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2 (SLICE_X51Y75.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_2 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_2
    SLICE_X51Y75.C5      net (fanout=1)        0.052   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<2>
    SLICE_X51Y75.CLK     Tah         (-Th)    -0.155   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<2>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X3Y32.CLKB
  Clock network: txclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         
"u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        "u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_ClockManager/u_BUFG_inst2/I0
  Logical resource: u_ClockManager/u_BUFG_inst2/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: u_ClockManager/dcmclk125_180
--------------------------------------------------------------------------------
Slack: 5.960ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: ETH_GTXCLK_OBUF/CLK1
  Logical resource: u_ClockManager/u_ODDR2/CK1
  Location pin: OLOGIC_X27Y63.CLK1
  Clock network: u_ClockManager/clk125_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP 
"u_ClockManager_CLKDV" TS_sysclk * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18527 paths analyzed, 3120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.428ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y28.DIPBDIP0), 930 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.189ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X5Y48.A1       net (fanout=1)        1.549   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X5Y48.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<10>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11
    SLICE_X7Y38.A5       net (fanout=16)       1.569   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X7Y38.AMUX     Tilo                  0.337   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<14>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv51
    SLICE_X18Y48.B4      net (fanout=27)       2.009   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<13>
    SLICE_X18Y48.BMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117
    SLICE_X18Y48.C3      net (fanout=2)        0.812   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117
    SLICE_X18Y48.COUT    Topcyc                0.328   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>18
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPBDIP0 net (fanout=6)        1.989   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.189ns (4.249ns logic, 7.940ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.177ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO14  Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X7Y41.D4       net (fanout=1)        2.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<14>
    SLICE_X7Y41.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp61
    SLICE_X6Y41.A2       net (fanout=1)        0.717   u_FILCore/u_mwfil_chiftop/dut_din<14>
    SLICE_X6Y41.A        Tilo                  0.254   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<6>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv291
    SLICE_X18Y46.C2      net (fanout=24)       2.189   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<6>
    SLICE_X18Y46.CMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110
    SLICE_X18Y46.DX      net (fanout=2)        0.706   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110
    SLICE_X18Y46.COUT    Tdxcy                 0.109   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_10
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_14
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
    SLICE_X18Y48.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPBDIP0 net (fanout=6)        1.989   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.177ns (4.133ns logic, 8.044ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.120ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X5Y48.A1       net (fanout=1)        1.549   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X5Y48.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<10>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11
    SLICE_X7Y39.A1       net (fanout=16)       1.695   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X7Y39.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<4>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv271
    SLICE_X18Y46.A3      net (fanout=33)       2.017   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<4>
    SLICE_X18Y46.AMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18
    SLICE_X18Y46.B4      net (fanout=2)        0.340   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18
    SLICE_X18Y46.COUT    Topcyb                0.483   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>9
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_10
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_14
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
    SLICE_X18Y48.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPBDIP0 net (fanout=6)        1.989   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.120ns (4.512ns logic, 7.608ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y28.DIPBDIP1), 930 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.189ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X5Y48.A1       net (fanout=1)        1.549   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X5Y48.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<10>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11
    SLICE_X7Y38.A5       net (fanout=16)       1.569   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X7Y38.AMUX     Tilo                  0.337   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<14>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv51
    SLICE_X18Y48.B4      net (fanout=27)       2.009   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<13>
    SLICE_X18Y48.BMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117
    SLICE_X18Y48.C3      net (fanout=2)        0.812   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117
    SLICE_X18Y48.COUT    Topcyc                0.328   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>18
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPBDIP1 net (fanout=6)        1.989   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.189ns (4.249ns logic, 7.940ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.177ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO14  Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X7Y41.D4       net (fanout=1)        2.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<14>
    SLICE_X7Y41.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp61
    SLICE_X6Y41.A2       net (fanout=1)        0.717   u_FILCore/u_mwfil_chiftop/dut_din<14>
    SLICE_X6Y41.A        Tilo                  0.254   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<6>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv291
    SLICE_X18Y46.C2      net (fanout=24)       2.189   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<6>
    SLICE_X18Y46.CMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110
    SLICE_X18Y46.DX      net (fanout=2)        0.706   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110
    SLICE_X18Y46.COUT    Tdxcy                 0.109   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_10
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_14
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
    SLICE_X18Y48.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPBDIP1 net (fanout=6)        1.989   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.177ns (4.133ns logic, 8.044ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.120ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X5Y48.A1       net (fanout=1)        1.549   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X5Y48.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<10>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11
    SLICE_X7Y39.A1       net (fanout=16)       1.695   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X7Y39.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<4>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv271
    SLICE_X18Y46.A3      net (fanout=33)       2.017   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<4>
    SLICE_X18Y46.AMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18
    SLICE_X18Y46.B4      net (fanout=2)        0.340   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18
    SLICE_X18Y46.COUT    Topcyb                0.483   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>9
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_10
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_14
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
    SLICE_X18Y48.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPBDIP1 net (fanout=6)        1.989   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.120ns (4.512ns logic, 7.608ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y28.DIPADIP1), 930 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.145ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X5Y48.A1       net (fanout=1)        1.549   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X5Y48.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<10>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11
    SLICE_X7Y38.A5       net (fanout=16)       1.569   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X7Y38.AMUX     Tilo                  0.337   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<14>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv51
    SLICE_X18Y48.B4      net (fanout=27)       2.009   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<13>
    SLICE_X18Y48.BMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117
    SLICE_X18Y48.C3      net (fanout=2)        0.812   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117
    SLICE_X18Y48.COUT    Topcyc                0.328   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>18
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPADIP1 net (fanout=6)        1.945   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPA            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.145ns (4.249ns logic, 7.896ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.133ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO14  Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X7Y41.D4       net (fanout=1)        2.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<14>
    SLICE_X7Y41.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp61
    SLICE_X6Y41.A2       net (fanout=1)        0.717   u_FILCore/u_mwfil_chiftop/dut_din<14>
    SLICE_X6Y41.A        Tilo                  0.254   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<6>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv291
    SLICE_X18Y46.C2      net (fanout=24)       2.189   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<6>
    SLICE_X18Y46.CMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110
    SLICE_X18Y46.DX      net (fanout=2)        0.706   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110
    SLICE_X18Y46.COUT    Tdxcy                 0.109   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_10
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_14
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
    SLICE_X18Y48.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPADIP1 net (fanout=6)        1.945   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPA            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.133ns (4.133ns logic, 8.000ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.076ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y28.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X5Y48.A1       net (fanout=1)        1.549   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X5Y48.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<10>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11
    SLICE_X7Y39.A1       net (fanout=16)       1.695   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X7Y39.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<4>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv271
    SLICE_X18Y46.A3      net (fanout=33)       2.017   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<4>
    SLICE_X18Y46.AMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18
    SLICE_X18Y46.B4      net (fanout=2)        0.340   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18
    SLICE_X18Y46.COUT    Topcyb                0.483   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>9
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_10
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>11
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_14
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>15
    SLICE_X18Y48.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_18
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>19
    SLICE_X18Y49.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_22
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>23
    SLICE_X18Y50.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_26
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>27
    SLICE_X18Y51.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_30
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>31
    SLICE_X18Y52.DMUX    Tcind                 0.320   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X2Y28.DIPADIP1 net (fanout=6)        1.945   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X2Y28.CLKAWRCLKTrdck_DIPA            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     12.076ns (4.512ns logic, 7.564ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3 (RAMB8_X0Y40.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y81.BQ           Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin<11>
                                                           u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_9
    RAMB8_X0Y40.ADDRBRDADDR9 net (fanout=7)        0.176   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin<9>
    RAMB8_X0Y40.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3
                                                           u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3
    -----------------------------------------------------  ---------------------------
    Total                                          0.344ns (0.168ns logic, 0.176ns route)
                                                           (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1 (RAMB16_X0Y38.ADDRB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.AQ       Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_0
    RAMB16_X0Y38.ADDRB2  net (fanout=6)        0.178   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin<0>
    RAMB16_X0Y38.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.168ns logic, 0.178ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34 (SLICE_X4Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_42 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_42 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.CQ       Tcko                  0.200   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data<35>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_42
    SLICE_X4Y56.C5       net (fanout=2)        0.066   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data<34>
    SLICE_X4Y56.CLK      Tah         (-Th)    -0.121   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data<35>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data<34>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB
  Location pin: RAMB16_X0Y38.CLKB
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK
  Location pin: RAMB8_X0Y40.CLKBRDCLK
  Clock network: dutClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      5.340ns|      9.771ns|            0|            0|            0|       143719|
| TS_u_ClockManager_dcmclk125   |      8.000ns|      7.817ns|          N/A|            0|            0|       125192|            0|
| TS_u_ClockManager_dcmclk125_18|      8.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| 0                             |             |             |             |             |             |             |             |
| TS_u_ClockManager_CLKDV       |     20.000ns|     12.428ns|          N/A|            0|            0|        18527|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ETH_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |    7.919|         |         |         |
sysclk         |    1.318|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |   11.466|         |         |         |
sysclk         |   12.428|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 374615 paths, 0 nets, and 15665 connections

Design statistics:
   Minimum period:  12.428ns{1}   (Maximum frequency:  80.463MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 29 22:30:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



