

================================================================
== Vitis HLS Report for 'top_fn'
================================================================
* Date:           Sat Jul 19 17:14:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.480 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20403|    20403|  0.163 ms|  0.163 ms|  20404|  20404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                    |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_init_arr_fu_96  |init_arr  |      101|      101|  0.808 us|  0.808 us|  101|  101|       no|
        +--------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- top_fn_loop1     |    20300|    20300|       203|          -|          -|   100|        no|
        | + top_fn_loop1_1  |      200|      200|         2|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      95|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        9|      51|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     126|    -|
|Register             |        -|     -|       74|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       83|     272|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+----+---+----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------+---------+----+---+----+-----+
    |grp_init_arr_fu_96  |init_arr  |        0|   0|  9|  51|    0|
    +--------------------+----------+---------+----+---+----+-----+
    |Total               |          |        0|   0|  9|  51|    0|
    +--------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_116_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln24_fu_133_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln26_fu_148_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln20_fu_110_p2  |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln24_fu_127_p2  |      icmp|   0|  0|  14|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  95|          60|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |empty_reg_85      |   9|          2|   32|         64|
    |i_fu_44           |   9|          2|    7|         14|
    |j_reg_74          |   9|          2|    7|         14|
    |out_arr_address0  |  20|          4|    7|         28|
    |out_arr_ce0       |  14|          3|    1|          3|
    |out_arr_d0        |  14|          3|   32|         96|
    |out_arr_we0       |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 126|         26|   88|        229|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln20_reg_164                 |   7|   0|    7|          0|
    |add_ln24_reg_182                 |   7|   0|    7|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |empty_reg_85                     |  32|   0|   32|          0|
    |grp_init_arr_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_44                          |   7|   0|    7|          0|
    |j_reg_74                         |   7|   0|    7|          0|
    |out_arr_addr_reg_169             |   7|   0|    7|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  74|   0|   74|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|        top_fn|  return value|
|in_arr_address0   |  out|    7|   ap_memory|        in_arr|         array|
|in_arr_ce0        |  out|    1|   ap_memory|        in_arr|         array|
|in_arr_q0         |   in|   32|   ap_memory|        in_arr|         array|
|out_arr_address0  |  out|    7|   ap_memory|       out_arr|         array|
|out_arr_ce0       |  out|    1|   ap_memory|       out_arr|         array|
|out_arr_we0       |  out|    1|   ap_memory|       out_arr|         array|
|out_arr_d0        |  out|   32|   ap_memory|       out_arr|         array|
|out_arr_q0        |   in|   32|   ap_memory|       out_arr|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gnn/test/test2/kernel.c:15]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln17 = call void @init_arr, i32 %out_arr" [gnn/test/test2/kernel.c:17]   --->   Operation 8 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %i" [gnn/test/test2/kernel.c:15]   --->   Operation 9 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test2/dct0.tcl:4]   --->   Operation 10 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gnn/test/test2/kernel.c:14]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_arr"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_arr"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln17 = call void @init_arr, i32 %out_arr" [gnn/test/test2/kernel.c:17]   --->   Operation 16 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln20 = br void %top_fn_loop1_1" [gnn/test/test2/kernel.c:20]   --->   Operation 17 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [gnn/test/test2/kernel.c:20]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln20 = icmp_eq  i7 %i_1, i7 100" [gnn/test/test2/kernel.c:20]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %i_1, i7 1" [gnn/test/test2/kernel.c:20]   --->   Operation 20 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %top_fn_loop1_1.split, void %for.end10" [gnn/test/test2/kernel.c:20]   --->   Operation 21 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %i_1" [gnn/test/test2/kernel.c:20]   --->   Operation 22 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%out_arr_addr = getelementptr i32 %out_arr, i64 0, i64 %zext_ln20" [gnn/test/test2/kernel.c:26]   --->   Operation 23 'getelementptr' 'out_arr_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.60ns)   --->   "%out_arr_load = load i7 %out_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 24 'load' 'out_arr_load' <Predicate = (!icmp_ln20)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [gnn/test/test2/kernel.c:29]   --->   Operation 25 'ret' 'ret_ln29' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [gnn/test/test2/kernel.c:21]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gnn/test/test2/kernel.c:28]   --->   Operation 27 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.60ns)   --->   "%out_arr_load = load i7 %out_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 28 'load' 'out_arr_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln24 = br void %for.inc" [gnn/test/test2/kernel.c:24]   --->   Operation 29 'br' 'br_ln24' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln24, void %for.inc.split, i7 0, void %top_fn_loop1_1.split" [gnn/test/test2/kernel.c:24]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = phi i32 %add_ln26, void %for.inc.split, i32 %out_arr_load, void %top_fn_loop1_1.split" [gnn/test/test2/kernel.c:26]   --->   Operation 31 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln24 = icmp_eq  i7 %j, i7 100" [gnn/test/test2/kernel.c:24]   --->   Operation 32 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln24 = add i7 %j, i7 1" [gnn/test/test2/kernel.c:24]   --->   Operation 33 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.inc8" [gnn/test/test2/kernel.c:24]   --->   Operation 34 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %j" [gnn/test/test2/kernel.c:24]   --->   Operation 35 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%in_arr_addr = getelementptr i32 %in_arr, i64 0, i64 %zext_ln24" [gnn/test/test2/kernel.c:26]   --->   Operation 36 'getelementptr' 'in_arr_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (0.60ns)   --->   "%in_arr_load = load i7 %in_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 37 'load' 'in_arr_load' <Predicate = (!icmp_ln24)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 38 [1/1] (0.60ns)   --->   "%store_ln26 = store i32 %empty, i7 %out_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 38 'store' 'store_ln26' <Predicate = (icmp_ln24)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 %add_ln20, i7 %i" [gnn/test/test2/kernel.c:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln20 = br void %top_fn_loop1_1" [gnn/test/test2/kernel.c:20]   --->   Operation 40 'br' 'br_ln20' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [gnn/test/test2/kernel.c:25]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gnn/test/test2/kernel.c:27]   --->   Operation 42 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.60ns)   --->   "%in_arr_load = load i7 %in_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 43 'load' 'in_arr_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln26 = add i32 %in_arr_load, i32 %empty" [gnn/test/test2/kernel.c:26]   --->   Operation 44 'add' 'add_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [gnn/test/test2/kernel.c:24]   --->   Operation 45 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111]
store_ln15             (store            ) [ 0000000]
specpipeline_ln4       (specpipeline     ) [ 0000000]
spectopmodule_ln14     (spectopmodule    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
call_ln17              (call             ) [ 0000000]
br_ln20                (br               ) [ 0000000]
i_1                    (load             ) [ 0000000]
icmp_ln20              (icmp             ) [ 0001111]
add_ln20               (add              ) [ 0000111]
br_ln20                (br               ) [ 0000000]
zext_ln20              (zext             ) [ 0000000]
out_arr_addr           (getelementptr    ) [ 0000111]
ret_ln29               (ret              ) [ 0000000]
speclooptripcount_ln21 (speclooptripcount) [ 0000000]
specloopname_ln28      (specloopname     ) [ 0000000]
out_arr_load           (load             ) [ 0001111]
br_ln24                (br               ) [ 0001111]
j                      (phi              ) [ 0000010]
empty                  (phi              ) [ 0000011]
icmp_ln24              (icmp             ) [ 0001111]
add_ln24               (add              ) [ 0001111]
br_ln24                (br               ) [ 0000000]
zext_ln24              (zext             ) [ 0000000]
in_arr_addr            (getelementptr    ) [ 0000001]
store_ln26             (store            ) [ 0000000]
store_ln15             (store            ) [ 0000000]
br_ln20                (br               ) [ 0000000]
speclooptripcount_ln25 (speclooptripcount) [ 0000000]
specloopname_ln27      (specloopname     ) [ 0000000]
in_arr_load            (load             ) [ 0000000]
add_ln26               (add              ) [ 0001111]
br_ln24                (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_arr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="out_arr_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_arr_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="7" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_arr_load/3 store_ln26/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="in_arr_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="7" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_arr_addr/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_arr_load/5 "/>
</bind>
</comp>

<comp id="74" class="1005" name="j_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="1"/>
<pin id="76" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="empty_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_init_arr_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln15_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="2"/>
<pin id="109" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln20_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln20_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln20_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln24_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln24_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln24_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln15_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="2"/>
<pin id="146" dir="0" index="1" bw="7" slack="4"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln26_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/6 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="164" class="1005" name="add_ln20_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="2"/>
<pin id="166" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="169" class="1005" name="out_arr_addr_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_arr_addr "/>
</bind>
</comp>

<comp id="174" class="1005" name="out_arr_load_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_arr_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="add_ln24_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="187" class="1005" name="in_arr_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="1"/>
<pin id="189" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_arr_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="add_ln26_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="94"><net_src comp="88" pin="4"/><net_sink comp="55" pin=1"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="131"><net_src comp="78" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="78" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="78" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="152"><net_src comp="68" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="85" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="44" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="167"><net_src comp="116" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="172"><net_src comp="48" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="177"><net_src comp="55" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="185"><net_src comp="133" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="190"><net_src comp="61" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="195"><net_src comp="148" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_arr | {1 2 5 }
 - Input state : 
	Port: top_fn : in_arr | {5 6 }
	Port: top_fn : out_arr | {3 4 }
  - Chain level:
	State 1
		store_ln15 : 1
	State 2
	State 3
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		zext_ln20 : 1
		out_arr_addr : 2
		out_arr_load : 3
	State 4
	State 5
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln24 : 1
		in_arr_addr : 2
		in_arr_load : 3
		store_ln26 : 1
	State 6
		add_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln20_fu_116  |    0    |    14   |
|    add   |   add_ln24_fu_133  |    0    |    14   |
|          |   add_ln26_fu_148  |    0    |    39   |
|----------|--------------------|---------|---------|
|   call   | grp_init_arr_fu_96 |    7    |    28   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln20_fu_110  |    0    |    14   |
|          |  icmp_ln24_fu_127  |    0    |    14   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln20_fu_122  |    0    |    0    |
|          |  zext_ln24_fu_139  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    7    |   123   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln20_reg_164  |    7   |
|  add_ln24_reg_182  |    7   |
|  add_ln26_reg_192  |   32   |
|    empty_reg_85    |   32   |
|      i_reg_154     |    7   |
| in_arr_addr_reg_187|    7   |
|      j_reg_74      |    7   |
|out_arr_addr_reg_169|    7   |
|out_arr_load_reg_174|   32   |
+--------------------+--------+
|        Total       |   138  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    7   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   138  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   145  |   141  |
+-----------+--------+--------+--------+
