verilog xil_defaultlib --include "../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/ec67/hdl" --include "../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/5bb9/hdl/verilog" --include "../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/70fd/hdl" \
"../../../bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/pic_rom/sim/pic_rom.v" \
"../../../bd/HDMI_AXI_LITE/ipshared/6026/hdl/HDMI_AXI_LITE_v1_0_S00_AXI.v" \
"../../../bd/HDMI_AXI_LITE/ipshared/6026/src/gen_pat.v" \
"../../../bd/HDMI_AXI_LITE/ipshared/6026/src/i2c_sender.v" \
"../../../bd/HDMI_AXI_LITE/ipshared/6026/src/zedboard_hdmi_1080p.v" \
"../../../bd/HDMI_AXI_LITE/ipshared/6026/hdl/HDMI_AXI_LITE_v1_0.v" \
"../../../bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/sim/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.v" \
"../../../bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_processing_system7_0_0/sim/HDMI_AXI_LITE_processing_system7_0_0.v" \
"../../../bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v" \
"../../../bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_xbar_0/sim/HDMI_AXI_LITE_xbar_0.v" \
"../../../bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/sim/HDMI_AXI_LITE_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
