import tvm
from tvm.script import tirx as Tx

from tvm.tirx.op_schedule.cuda.common import tma_shared_layout, SwizzleMode
from tvm.tir.layout import TileLayout, S, TLane, TCol, tid_in_wg as axis_tid_in_wg
from tvm.tirx.tile_scheduler import ClusterPersistentScheduler2D
from tvm.tirx.pipeline import PipelineState, MBarrier, TMABar, TCGen05Bar

SM_COUNT = 148  # B200
F16_SIZE = 2

# ======================================================================
# Step 1: Single-tile synchronous GEMM
#   M=128, N=128, K=64 — exactly one tile, no loops.
#   All threads sync-load GMEM→SMEM, one MMA, sync writeback.
# ======================================================================

def hgemm_v1(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_N, BLK_K))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            bx, by = Tx.cta_id([M // BLK_M, N // BLK_N], parent="kernel")
            wg_id = Tx.warpgroup_id([1], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            # --- Shared memory allocation ---
            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")    # Slot to store the TMEM base address returned by tcgen05.alloc
            mma_bar = pool.alloc((1,), "uint64", align=8)  # mbarrier for MMA completion signaling
            pool.move_base_to(1024)                   # Skip to offset 1024 so data buffers don't overlap with barriers
            Asmem = pool.alloc((BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((BLK_N, BLK_K), b_type, layout=B_layout)
            pool.commit()                             # Finalize all shared memory allocations

            # --- Barrier + TMEM init (warp 0 only) ---
            if warp_id == 0:
                if lane_id == 0:
                    # Init mbarrier with count=1 (one arrival expected). ptr_to([0]) gets pointer to the 0th element.
                    Tx.ptx.mbarrier.init(mma_bar.ptr_to([0]), 1)
                # Allocate 512 TMEM columns. address_of() passes the address where the HW writes the TMEM base.
                Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            # Flush shared memory writes, ensure mbarrier init is visible, then sync all threads
            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            # Declare a logical view of the allocated TMEM (allocated_addr=0 means use the base from tcgen05.alloc)
            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512) : (1@TLane, 1@TCol)]))

            m_st = Tx.meta_var(bx * BLK_M)           # Compile-time alias for tile row offset
            n_st = Tx.meta_var(by * BLK_N)           # Compile-time alias for tile col offset

            # TIR requires explicit type declaration for mutable variables
            phase_mma: Tx.int32
            phase_mma = 0

            # Synchronous load: copy A and B tiles from GMEM to SMEM
            # Hint: use `with Tx.cta():` and `Tx.copy(dst, src)`
            with Tx.cta():
                Tx.copy(Asmem[:,:], A[m_st:m_st+BLK_M, :])
                Tx.copy(Bsmem[:,:], B[n_st:n_st+BLK_N, :])
            Tx.cuda.cta_sync()
            Tx.ptx.tcgen05.fence.after_thread_sync()

            # Issue MMA (warp 0 only, elected thread)
            # Hint: Tx.gemm_async(tmem[...], Asmem[...], Bsmem[...],
            #          accum=False, dispatch="tcgen05", cta_group=1)
            # Then commit and wait on mma_bar
            if warp_id == 0:
                with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                    Tx.gemm_async(tmem[:,:BLK_N], Asmem[:,:], Bsmem[:,:],
                              accum=False, dispatch="tcgen05", cta_group=1)
                    Tx.ptx.tcgen05.commit(mma_bar.ptr_to([0]), cta_group=1, cta_mask=1)
            
            Tx.ptx.mbarrier.try_wait(mma_bar.ptr_to([0]), phase_mma)
            Tx.cuda.cta_sync()
            #Tx.ptx.tcgen05.fence.after_thread_sync()

            # TODO: Writeback: TMEM → RF → GMEM
            # Hint: Tx.copy from tmem to Dreg_wg (with warpgroup view),
            #       Tx.cast to fp16, then Tx.copy to D
            Dreg = Tx.alloc_local((BLK_N,), acc_type)
            Dreg_wg = Dreg.view(128, BLK_N, layout=TileLayout(S[(128, BLK_N) : (1@axis_tid_in_wg, 1)]))
            with Tx.warpgroup():
                Tx.copy(Dreg_wg[:,:], tmem[:,:BLK_N]) #TMEM -> rgisters
                Tx.cuda.cta_sync()

            Dreg_f16= Tx.alloc_local((BLK_N,), d_type)

            with Tx.thread():
                Tx.cast(Dreg_f16[:], Dreg[:])
                row = Tx.meta_var(m_st + warp_id * 32 + lane_id)
                Tx.copy(D[row, n_st:n_st+BLK_N], Dreg_f16[:])
            # --- TMEM cleanup ---
            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)

    return kernel


# ======================================================================
# Step 2: K-loop — accumulate in TMEM
#   M=128, N=128, K=any multiple of 64.
#   Loop over K dimension with accumulation.
# ======================================================================

def hgemm_v2(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    K_TILES = K // BLK_K

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_N, BLK_K))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            bx, by = Tx.cta_id([1, 1], parent="kernel")
            wg_id = Tx.warpgroup_id([1], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")
            mma_bar = pool.alloc((1,), "uint64", align=8)
            pool.move_base_to(1024)
            Asmem = pool.alloc((BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((BLK_N, BLK_K), b_type, layout=B_layout)
            pool.commit()

            if warp_id == 0:
                if lane_id == 0:
                    Tx.ptx.mbarrier.init(mma_bar.ptr_to([0]), 1)
                Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512) : (1@TLane, 1@TCol)]))

            phase_mma: Tx.int32
            phase_mma = 0

            # Loop over K_TILES. For each k:
            #   1. Sync-load A[:, k*BLK_K : (k+1)*BLK_K] and B[:, ...] to SMEM
            #   2. Issue MMA with accum=(k != 0)
            #   3. Wait on mma_bar, flip phase
            for k in range(K_TILES):
                with Tx.cta():
                    Tx.copy(Asmem[:,:], A[:,  k*BLK_K : (k+1)*BLK_K])
                    Tx.copy(Bsmem[:,:], B[:,  k*BLK_K : (k+1)*BLK_K])
                Tx.cuda.cta_sync()
                Tx.ptx.tcgen05.fence.after_thread_sync()

                if warp_id == 0:
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        Tx.gemm_async(tmem[:, :BLK_N], Asmem[:, :], Bsmem[:, :],
                                    accum=(k !=0), dispatch="tcgen05", cta_group=1)
                        Tx.ptx.tcgen05.commit(mma_bar.ptr_to([0]), cta_group=1, cta_mask=1)
                
                # All threads wait — TMEM read requires all 128 threads
                Tx.ptx.mbarrier.try_wait(mma_bar.ptr_to([0]), phase_mma)
                Tx.ptx.tcgen05.fence.after_thread_sync()
                phase_mma = phase_mma ^ 1

            # Writeback TMEM → RF → GMEM (same as step 1)
            Dreg = Tx.alloc_local((BLK_N,), acc_type)
            Dreg_wg = Dreg.view(128, BLK_N, layout=TileLayout(S[(128, BLK_N) : (1@axis_tid_in_wg, 1)]))

            # 1. Read TMEM → registers (all 128 threads cooperate)
            with Tx.warpgroup():
                Tx.copy(Dreg_wg[:, :], tmem[:, :BLK_N])

            # 2. Cast fp32 → fp16 and write to GMEM (each thread writes its own row)
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)
            with Tx.thread():
                Tx.cast(Dreg_16b[:], Dreg[:])
                row = Tx.meta_var(warp_id * 32 + lane_id)
                Tx.copy(D[row, :BLK_N], Dreg_16b[:])

            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)

    return kernel


# ======================================================================
# Step 3: Spatial tiling — multi-CTA
#   M, N any multiples of 128, K any multiple of 64.
#   Grid of (M/128)×(N/128) CTAs.
# ======================================================================

def hgemm_v3(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    K_TILES = K // BLK_K

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_N, BLK_K))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            # Launch (M/BLK_M) × (N/BLK_N) CTAs
            # Hint: bx, by = Tx.cta_id([M // BLK_M, N // BLK_N], parent="kernel")
            # Use bx*BLK_M and by*BLK_N as tile offsets.
            bx, by = Tx.cta_id([M // BLK_M, N // BLK_N], parent="kernel")
            wg_id = Tx.warpgroup_id([1], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")
            
            # The rest is like step 2 but with dynamic m_st, n_st.
            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")
            mma_bar = pool.alloc((1,), "uint64", align=8)
            pool.move_base_to(1024)
            Asmem = pool.alloc((BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((BLK_N, BLK_K), b_type, layout=B_layout)
            pool.commit()

            if warp_id == 0:
                if lane_id == 0:
                    Tx.ptx.mbarrier.init(mma_bar.ptr_to([0]), 1)
                Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512) : (1@TLane, 1@TCol)]))
            
            phase_mma: Tx.int32
            phase_mma = 0
            
            m_st = Tx.meta_var(bx * BLK_M)
            n_st = Tx.meta_var(by * BLK_N)

            for k in Tx.serial(K_TILES):
                with Tx.cta():
                    Tx.copy(Asmem[:, :], A[m_st:m_st+BLK_M, k*BLK_K:(k+1)*BLK_K])
                    Tx.copy(Bsmem[:, :], B[n_st:n_st+BLK_N, k*BLK_K:(k+1)*BLK_K])
                Tx.cuda.cta_sync()
                Tx.ptx.tcgen05.fence.after_thread_sync()

                if warp_id == 0:
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        if k == 0:
                            Tx.gemm_async(tmem[:, :BLK_N], Asmem[:, :], Bsmem[:, :],
                                        accum=False, dispatch="tcgen05", cta_group=1)
                        if k != 0:
                            Tx.gemm_async(tmem[:, :BLK_N], Asmem[:, :], Bsmem[:, :],
                                        accum=True, dispatch="tcgen05", cta_group=1)
                        Tx.ptx.tcgen05.commit(mma_bar.ptr_to([0]), cta_group=1, cta_mask=1)

                # All threads wait
                Tx.ptx.mbarrier.try_wait(mma_bar.ptr_to([0]), phase_mma)
                Tx.ptx.tcgen05.fence.after_thread_sync()
                phase_mma = phase_mma ^ 1
            
            # Allocate per-thread register buffer (fp32, then fp16)
            Dreg = Tx.alloc_local((BLK_N,), acc_type)
            Dreg_wg = Dreg.view(128, BLK_N, layout=TileLayout(S[(128, BLK_N) : (1@axis_tid_in_wg, 1)]))

            # 1. Read TMEM → registers (all 128 threads cooperate)
            with Tx.warpgroup():
                Tx.copy(Dreg_wg[:, :], tmem[:, :BLK_N])

            # 2. Cast fp32 → fp16 and write to GMEM (each thread writes its own row)
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)
            with Tx.thread():
                Tx.cast(Dreg_16b[:], Dreg[:])
                row = Tx.meta_var(m_st + warp_id * 32 + lane_id)
                Tx.copy(D[row, n_st:n_st+BLK_N], Dreg_16b[:])
            
            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)

    return kernel


# ======================================================================
# Step 4: TMA async load
#   Replace sync load with TMA (single-thread dispatch, mbarrier sync).
#   Writeback uses TMA store: TMEM → RF → SMEM → TMA → GMEM.
# ======================================================================

def hgemm_v4(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    K_TILES = K // BLK_K

    EPI_N = 64
    TMEM_LD_N = 8
    MMA_N=128
    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, EPI_N))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            bx, by = Tx.cta_id([M // BLK_M, N // BLK_N], parent="kernel")
            wg_id = Tx.warpgroup_id([1], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")
            tma_bar = pool.alloc((1,), "uint64", align=8)
            mma_bar = pool.alloc((1,), "uint64", align=8)
            pool.move_base_to(1024)
            Asmem = pool.alloc((BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            if warp_id == 0:
                if lane_id == 0:
                    Tx.ptx.mbarrier.init(mma_bar.ptr_to([0]), 1)
                    Tx.ptx.mbarrier.init(tma_bar.ptr_to([0]), 1)
                Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512) : (1@TLane, 1@TCol)]))

            m_st = Tx.meta_var(bx * BLK_M)
            n_st = Tx.meta_var(by * BLK_N)

            phase_tma: Tx.int32
            phase_mma: Tx.int32
            phase_tma = 0
            phase_mma = 0
            tid = Tx.meta_var(warp_id * 32 + lane_id)
            Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)

            #   Define @Tx.inline tma_load(k_st) that uses:
            #   Tx.copy_async(Asmem, A[...], dispatch="tma", cta_group=1, mbar=...)
            #   Tx.ptx.mbarrier.arrive.expect_tx(tma_bar, byte_count)
            @Tx.inline
            def tma_load(k):
                Tx.copy_async(Asmem[:,:], A[m_st:m_st+BLK_M, k*BLK_K:(k+1)*BLK_K], 
                              dispatch="tma", cta_group=1, mbar=tma_bar.ptr_to([0]))
                Tx.copy_async(Bsmem[:,:], B[n_st:n_st+BLK_N, k*BLK_K:(k+1)*BLK_K], 
                              dispatch="tma", cta_group=1, mbar=tma_bar.ptr_to([0]))
                Tx.ptx.mbarrier.arrive.expect_tx(tma_bar.ptr_to([0]), 
                                                 (BLK_M * BLK_K + BLK_N * BLK_K) * 2)
            
            #   Define @Tx.inline mma(accum) that:
            #   1. Waits on tma_bar (data ready)
            #   2. Issues gemm_async + commit
            #   3. Waits on mma_bar (MMA done)

            @Tx.inline
            def mma(accum):
                Tx.ptx.mbarrier.try_wait(tma_bar.ptr_to([0]), phase_tma)
                phase_tma = phase_tma ^ 1
                Tx.ptx.tcgen05.fence.after_thread_sync()
                if warp_id == 0:
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        Tx.gemm_async(tmem[:,:BLK_N], Asmem[:,:], Bsmem[:,:],
                                    accum=accum, dispatch="tcgen05", cta_group=1)
                        Tx.ptx.tcgen05.commit(mma_bar.ptr_to([0]), cta_group=1)

                Tx.ptx.mbarrier.try_wait(mma_bar.ptr_to([0]), phase_mma)
                Tx.ptx.tcgen05.fence.after_thread_sync()
                phase_mma = phase_mma ^ 1

            #   Main loop (elected thread of warp 0):
            #   for k in range(K_TILES): tma_load(k*BLK_K); mma(k != 0)
            for k in Tx.serial(K_TILES):
                with Tx.thread(parent="warpgroup")[tid == 0]:
                    tma_load(k)
                mma(k != 0)

            # Writeback TMEM → RF → SMEM → TMA store → GMEM
            # You will need a Dsmem buffer with tma_shared_layout for TMA store.

            Tx.ptx.tcgen05.fence.after_thread_sync()

            for no in Tx.unroll(128 // 8):
           
                with Tx.warpgroup():
                    Tx.copy(Dreg_wg[:, :], tmem[:, no*8:no*8+8])
   
                with Tx.thread():
                    Tx.cast(Dreg_16b[no*8:(no+1)*8], Dreg[:])

            for no in Tx.unroll(128 // 64):
                with Tx.thread():
                    Tx.copy(Dsmem[warp_id * 32 + lane_id, :], 
                            Dreg_16b[no*64:(no+1)*64])
                    Tx.ptx.fence.proxy_async("shared::cta")

                Tx.cuda.warpgroup_sync(10)

                with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                    n_st_epi = Tx.meta_var(n_st + no * 64)
                    Tx.copy_async(D[m_st:m_st+128, n_st_epi:n_st_epi+64],
                      Dsmem[:,:], dispatch="tma")
                    Tx.ptx.cp_async.bulk.commit_group()
                    Tx.ptx.cp_async.bulk.wait_group(0)

                Tx.cuda.warpgroup_sync(10)

            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)

    return kernel


# ======================================================================
# Step 5: Software pipeline
#   PIPE_DEPTH=2 multi-buffered SMEM. Prefetch + overlap.
# ======================================================================

def hgemm_v5(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    K_TILES = K // BLK_K
    PIPE_DEPTH = 2
    PRE_NUM = min(PIPE_DEPTH, K_TILES)
    EPI_N = 64
    TMEM_LD_N = 8
    MMA_N=128

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, EPI_N))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            # Setup thread hierarchy, 
            bx, by = Tx.cta_id([M // BLK_M, N // BLK_N], parent="kernel")
            wg_id = Tx.warpgroup_id([1], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")
            # init PIPE_DEPTH mbarriers for TMA, 1 for MMA.
            tma_bar = pool.alloc((PIPE_DEPTH,), "uint64", align=8)
            mma_bar = pool.alloc((1,), "uint64", align=8)
            pool.move_base_to(1024)
            # allocate PIPE_DEPTH-buffered SMEM,
            Asmem = pool.alloc((PIPE_DEPTH, BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((PIPE_DEPTH, BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            if warp_id == 0:
                if lane_id == 0:
                    Tx.ptx.mbarrier.init(tma_bar.ptr_to([0]), 1)
                    Tx.ptx.mbarrier.init(tma_bar.ptr_to([1]), 1)
                    Tx.ptx.mbarrier.init(mma_bar.ptr_to([0]), 1)
                Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512) : (1@TLane, 1@TCol)]))

            m_st = Tx.meta_var(bx * BLK_M)
            n_st = Tx.meta_var(by * BLK_N)
            tid = Tx.meta_var(warp_id * 32 + lane_id)

            Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)
    
            phase_tmas = Tx.alloc_local((PIPE_DEPTH,), "int32")
            with Tx.thread(parent="warp")[lane_id == 0]:
                for i in range(PIPE_DEPTH):
                    phase_tmas[i] = 0

            phase_mma: Tx.int32
            phase_mma = 0


            @Tx.inline
            def tma_load(k, s):
                Tx.copy_async(Asmem[s,:,:], A[m_st:m_st+BLK_M, k*BLK_K:(k+1)*BLK_K], 
                            dispatch="tma", cta_group=1, mbar=tma_bar.ptr_to([s]))
                Tx.copy_async(Bsmem[s,:,:], B[n_st:n_st+BLK_N, k*BLK_K:(k+1)*BLK_K], 
                            dispatch="tma", cta_group=1, mbar=tma_bar.ptr_to([s]))
                Tx.ptx.mbarrier.arrive.expect_tx(tma_bar.ptr_to([s]), 
                                                (BLK_M * BLK_K + BLK_N * BLK_K) * 2)

            @Tx.inline
            def mma(accum, s):
                Tx.ptx.mbarrier.try_wait(tma_bar.ptr_to([s]), phase_tmas[s])
                phase_tmas[s] ^= 1
                Tx.ptx.tcgen05.fence.after_thread_sync()
                if warp_id == 0:
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        Tx.gemm_async(tmem[:,:BLK_N], Asmem[s,:,:], Bsmem[s,:,:],
                                    accum=accum, dispatch="tcgen05", cta_group=1)
                        Tx.ptx.tcgen05.commit(mma_bar.ptr_to([0]), cta_group=1)

                Tx.ptx.mbarrier.try_wait(mma_bar.ptr_to([0]), phase_mma)
                Tx.ptx.tcgen05.fence.after_thread_sync()
                phase_mma ^= 1
            # Pipeline pattern:
            #   1. Prefetch PRE_NUM stages (just a special version of tma load)
            with Tx.thread(parent="warpgroup")[tid == 0]:
                for i in range(PRE_NUM):
                    tma_load(i, i)
                
            #   2. Main loop: mma(stage) then tma_load(next_stage)
            #   3. Track phase_tma[stage] per stage, phase_mma globally
            for k in Tx.serial(K_TILES):
                stage = k % PIPE_DEPTH
                mma((k != 0), stage)
                if k + PRE_NUM < K_TILES:
                    next_stage = (k + PRE_NUM) % PIPE_DEPTH
                    with Tx.thread(parent="warpgroup")[tid == 0]:
                        tma_load(k + PRE_NUM, next_stage)

            Tx.ptx.tcgen05.fence.after_thread_sync()

            for no in Tx.unroll(MMA_N // TMEM_LD_N):
           
                with Tx.warpgroup():
                    Tx.copy(Dreg_wg[:, :], tmem[:, no*TMEM_LD_N:no*TMEM_LD_N+TMEM_LD_N])
   
                with Tx.thread():
                    Tx.cast(Dreg_16b[no*TMEM_LD_N:(no+1)*TMEM_LD_N], Dreg[:])

            for no in Tx.unroll(MMA_N // EPI_N):
                with Tx.thread():
                    Tx.copy(Dsmem[warp_id * 32 + lane_id, :], 
                            Dreg_16b[no*EPI_N:(no+1)*EPI_N])
                    Tx.ptx.fence.proxy_async("shared::cta")

                Tx.cuda.warpgroup_sync(10)

                with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                    n_st_epi = Tx.meta_var(n_st + no * EPI_N)
                    Tx.copy_async(D[m_st:m_st+MMA_N, n_st_epi:n_st_epi+EPI_N],
                      Dsmem[:,:], dispatch="tma")
                    Tx.ptx.cp_async.bulk.commit_group()
                    Tx.ptx.cp_async.bulk.wait_group(0)

                Tx.cuda.warpgroup_sync(10)

            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)
    return kernel


# ======================================================================
# Step 6: Persistent kernel + tile scheduler
#   Fixed SM_COUNT CTAs, loop over tiles with L2-friendly ordering.
# ======================================================================

def hgemm_v6(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    K_TILES = K // BLK_K
    PIPE_DEPTH = 2
    PRE_NUM = min(PIPE_DEPTH, K_TILES)
    EPI_N = 64
    TMEM_LD_N = 8
    MMA_N=128

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, EPI_N))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            # Launch SM_COUNT persistent CTAs.
            # Use ClusterPersistentScheduler2D for tile iteration.
            #
            # Key changes from step 5:
            #   - bx = Tx.cta_id([SM_COUNT], parent="kernel")
            #   - tile_scheduler = ClusterPersistentScheduler2D(...)
            #   - while tile_scheduler.valid(): ... tile_scheduler.next_tile()
            #   - m_st/n_st from tile_scheduler.m_idx/n_idx
            bx = Tx.cta_id([SM_COUNT], parent="kernel")
            wg_id = Tx.warpgroup_id([1], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")
            # init PIPE_DEPTH mbarriers for TMA, 1 for MMA.
            tma_bar = pool.alloc((PIPE_DEPTH,), "uint64", align=8)
            mma_bar = pool.alloc((1,), "uint64", align=8)
            pool.move_base_to(1024)
            # allocate PIPE_DEPTH-buffered SMEM,
            Asmem = pool.alloc((PIPE_DEPTH, BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((PIPE_DEPTH, BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            if warp_id == 0:
                if lane_id == 0:
                    Tx.ptx.mbarrier.init(tma_bar.ptr_to([0]), 1)
                    Tx.ptx.mbarrier.init(tma_bar.ptr_to([1]), 1)
                    Tx.ptx.mbarrier.init(mma_bar.ptr_to([0]), 1)
                Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512) : (1@TLane, 1@TCol)]))
            
            tid = Tx.meta_var(warp_id * 32 + lane_id)
            row = Tx.meta_var(warp_id * 32 + lane_id)

            # Register buffers declared once, reused across tiles
            Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)

            phase_tmas = Tx.alloc_local((PIPE_DEPTH,), "int32")
            phase_mma: Tx.int32
            with Tx.thread(parent="warp")[lane_id == 0]:
                    for i in range(PIPE_DEPTH):
                        phase_tmas[i] = 0
            phase_mma = 0

            @Tx.inline
            def tma_load(k, s, mst, nst):
                Tx.copy_async(Asmem[s,:,:], A[mst:mst+BLK_M, k*BLK_K:(k+1)*BLK_K], 
                            dispatch="tma", cta_group=1, mbar=tma_bar.ptr_to([s]))
                Tx.copy_async(Bsmem[s,:,:], B[nst:nst+BLK_N, k*BLK_K:(k+1)*BLK_K], 
                            dispatch="tma", cta_group=1, mbar=tma_bar.ptr_to([s]))
                Tx.ptx.mbarrier.arrive.expect_tx(tma_bar.ptr_to([s]), 
                                                (BLK_M * BLK_K + BLK_N * BLK_K) * 2)

            @Tx.inline
            def mma(accum, s):
                Tx.ptx.mbarrier.try_wait(tma_bar.ptr_to([s]), phase_tmas[s])
                phase_tmas[s] ^= 1
                Tx.ptx.tcgen05.fence.after_thread_sync()
                if warp_id == 0:
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        Tx.gemm_async(tmem[:,:BLK_N], Asmem[s,:,:], Bsmem[s,:,:],
                                    accum=accum, dispatch="tcgen05", cta_group=1)
                        Tx.ptx.tcgen05.commit(mma_bar.ptr_to([0]), cta_group=1)

                Tx.ptx.mbarrier.try_wait(mma_bar.ptr_to([0]), phase_mma)
                Tx.ptx.tcgen05.fence.after_thread_sync()
                phase_mma ^= 1
            
            tile_scheduler = ClusterPersistentScheduler2D(
                "ts", num_m_tiles=M // BLK_M, num_n_tiles=N // BLK_N,
                l2_group_size=8, num_clusters=SM_COUNT)
            tile_scheduler.init(bx)

            while tile_scheduler.valid():
                m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M)
                n_st = Tx.meta_var(tile_scheduler.n_idx * BLK_N)
                with Tx.thread(parent="warp")[lane_id == 0]:
                    for i in range(PIPE_DEPTH):
                        phase_tmas[i] = 0
                phase_mma = 0
                
                #1. Prefetch PRE_NUM stages (just a special version of tma load)
                with Tx.thread(parent="warpgroup")[tid == 0]:
                    for i in range(PRE_NUM):
                        tma_load(i, i, m_st, n_st)

                #2. Main loop: mma(stage) then tma_load(next_stage)
                #3. Track phase_tma[stage] per stage, phase_mma globally
                for k in Tx.serial(K_TILES):
                    stage = k % PIPE_DEPTH
                    mma((k != 0), stage)
                    if k + PRE_NUM < K_TILES:
                        next_stage = (k + PRE_NUM) % PIPE_DEPTH
                        with Tx.thread(parent="warpgroup")[tid == 0]:
                            tma_load(k + PRE_NUM, next_stage, m_st, n_st)
                
                # Writeback same as step 4.
                Tx.ptx.tcgen05.fence.after_thread_sync()

                for no in Tx.unroll(MMA_N // TMEM_LD_N):

                    with Tx.warpgroup():
                        Tx.copy(Dreg_wg[:, :], tmem[:, no*TMEM_LD_N:no*TMEM_LD_N+TMEM_LD_N])
    
                    with Tx.thread():
                        Tx.cast(Dreg_16b[no*TMEM_LD_N:(no+1)*TMEM_LD_N], Dreg[:])

                for no in Tx.unroll(MMA_N // EPI_N):
                    with Tx.thread():
                        Tx.copy(Dsmem[warp_id * 32 + lane_id, :], 
                                Dreg_16b[no*EPI_N:(no+1)*EPI_N])
                        Tx.ptx.fence.proxy_async("shared::cta")

                    Tx.cuda.warpgroup_sync(10)

                    with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                        n_st_epi = Tx.meta_var(n_st + no * EPI_N)
                        Tx.copy_async(D[m_st:m_st+MMA_N, n_st_epi:n_st_epi+EPI_N],
                        Dsmem[:,:], dispatch="tma")
                        Tx.ptx.cp_async.bulk.commit_group()
                        Tx.ptx.cp_async.bulk.wait_group(0)

                    Tx.cuda.warpgroup_sync(10)
                
                tile_scheduler.next_tile()

            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)
                
    return kernel


# ======================================================================
# Step 7: Warp specialization (PIPE_DEPTH=2)
#   WG1: warp0 (MMA) + warp3 (TMA producer)
#   WG0: writeback (TMEM → RF → SMEM → GMEM)
#   4 barrier types: tma2mma, mma2tma, mma2ld, ld2mma
#   PIPE_DEPTH=2 (same as step 6, focus on warp spec structure)
# ======================================================================

def hgemm_v7(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    MMA_N = BLK_N
    K_TILES = K // BLK_K
    PIPE_DEPTH = 2
    EPI_N = 128      # Optional, can be any value that divides MMA_N (e.g., 64, 128)
    TMEM_LD_N = 8    # Optional, can be any value that divides MMA_N (e.g., 8, 16, 128)
    WG_NUMBER = 2
    byte_count = (BLK_M * BLK_K + BLK_N * BLK_K) * 2

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, EPI_N))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
        
            # --- Thread hierarchy ---
            bx = Tx.cta_id([SM_COUNT], parent="kernel")
            wg_id = Tx.warpgroup_id([WG_NUMBER], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")

            # --- Barriers ---
            tma2mma = TMABar(pool, PIPE_DEPTH, "tma2mma")
            mma2tma = TCGen05Bar(pool, PIPE_DEPTH, "mma2tma")
            mma2ld  = TCGen05Bar(pool, 1, "mma2ld")
            ld2mma  = MBarrier(pool, 1, "ld2mma")

            pool.move_base_to(1024)
            # --- SMEM ---
            Asmem = pool.alloc((PIPE_DEPTH, BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((PIPE_DEPTH, BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            tma2mma.init(1)
            mma2tma.init(1)
            mma2ld.init(1)
            ld2mma.init(128)

            if wg_id == 0:
                if warp_id == 0:    
                    Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()

            # --- TCGen05 TMEM buffer ---
            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512):(1@TLane, 1@TCol)]))
            
            tid = Tx.meta_var(warp_id * 32 + lane_id)
            
            # --- Tile scheduler ---
            tile_scheduler = ClusterPersistentScheduler2D(
                "ts", num_m_tiles=M//BLK_M, num_n_tiles=N//BLK_N,
                l2_group_size=8, num_clusters=SM_COUNT)
            tile_scheduler.init(bx)

            # --- Local registers for writeback ---
            Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)

            # --- TMA Producer (WG1, warp 3) ---
            if wg_id == 1: 
                if warp_id == 3:
                    tma_phase = PipelineState("tma", PIPE_DEPTH)
                    tma_phase.init(is_producer=True)

                    @Tx.inline
                    def tma_load(k, s, mst, nst):
                        mma2tma.wait(s, tma_phase.phase)
                        Tx.copy_async(Asmem[s,:,:], A[mst:mst+BLK_M, k*BLK_K:(k+1)*BLK_K], 
                                    dispatch="tma", cta_group=1, mbar=tma2mma.ptr_to([s]))
                        Tx.copy_async(Bsmem[s,:,:], B[nst:nst+BLK_N, k*BLK_K:(k+1)*BLK_K], 
                                    dispatch="tma", cta_group=1, mbar=tma2mma.ptr_to([s]))
                        tma2mma.arrive(s, byte_count)
                    
                    while tile_scheduler.valid():
                        m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M)
                        n_st = Tx.meta_var(tile_scheduler.n_idx * BLK_N)
                        with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                            for k in Tx.serial(K_TILES):
                                tma_load(k, tma_phase.stage, m_st, n_st)
                                tma_phase.move_to_next_stage()
                        tile_scheduler.next_tile()

            # --- MMA Consumer (WG1, warp 0) ---
                if warp_id == 0:
                    mma_phase = PipelineState("mma", PIPE_DEPTH)
                    mma_phase.init(is_producer=False)
                    ld_phase = PipelineState("ld", 1)
                    ld_phase.init(is_producer=True)
                    
                    @Tx.inline
                    def mma_stage(stage, accum):
                        tma2mma.wait(stage, mma_phase.phase)
                        Tx.ptx.tcgen05.fence.after_thread_sync()
                        Tx.gemm_async(tmem[:,:BLK_N],
                            Asmem[stage,:,:], Bsmem[stage,:,:],
                            accum=accum, dispatch="tcgen05",
                            cta_group=1)
                        Tx.ptx.tcgen05.commit(mma2tma.ptr_to([stage]), cta_group=1)

                    @Tx.inline
                    def mma():
                        ld2mma.wait(0, ld_phase.phase)
                        ld_phase.move_to_next_stage()
                        for k in Tx.serial(K_TILES):
                            mma_stage(mma_phase.stage, k != 0)
                            mma_phase.move_to_next_stage()
                        mma2ld.arrive(0, cta_group=1, cta_mask=1)
                
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        while tile_scheduler.valid():
                            mma()
                            tile_scheduler.next_tile()

            # --- Writeback warp (WG0) ---
            elif wg_id == 0:
                wb_phase = PipelineState("wb", 1)
                wb_phase.init(is_producer=False)
            
                @Tx.inline
                def writeback(m_st, n_st):
                    mma2ld.wait(0, wb_phase.phase)
                    wb_phase.move_to_next_stage()
                    Tx.ptx.tcgen05.fence.after_thread_sync()

                    for no in Tx.unroll(MMA_N // TMEM_LD_N):
                        Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
                        with Tx.warpgroup():
                            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
                            Tx.copy(Dreg_wg[:, :], tmem[:, no*TMEM_LD_N:no*TMEM_LD_N+TMEM_LD_N])
                        with Tx.thread():
                            Tx.cast(Dreg_16b[no*TMEM_LD_N:(no+1)*TMEM_LD_N], Dreg[:])
                    
                    ld2mma.arrive(0, cta_id=0, pred=True)

                    for no in Tx.unroll(MMA_N // EPI_N):
                        with Tx.thread():
                            Tx.copy(Dsmem[warp_id * 32 + lane_id, :], 
                                    Dreg_16b[no*EPI_N:(no+1)*EPI_N])
                            Tx.ptx.fence.proxy_async("shared::cta")

                        Tx.cuda.warpgroup_sync(10)

                        with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                            n_st_epi = Tx.meta_var(n_st + no * EPI_N)
                            Tx.copy_async(D[m_st:m_st+MMA_N, n_st_epi:n_st_epi+EPI_N],
                            Dsmem[:,:], dispatch="tma")
                            Tx.ptx.cp_async.bulk.commit_group()
                            Tx.ptx.cp_async.bulk.wait_group(0)

                        Tx.cuda.warpgroup_sync(10)

                while tile_scheduler.valid():
                    m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M)
                    n_st = Tx.meta_var(tile_scheduler.n_idx * BLK_N)
                    writeback(m_st, n_st)
                    tile_scheduler.next_tile()

            Tx.cuda.cta_sync()
            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)
    return kernel


# ======================================================================
# Step 8: Deeper pipeline (PIPE_DEPTH=4)
#   Same warp-specialized structure as v7, but with 4-stage pipeline
#   to better hide TMA latency. Only changes: PIPE_DEPTH=2 → 4,
#   which affects barrier array sizes and Asmem/Bsmem stage dimensions.
# ======================================================================

def hgemm_v8(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    BLK_M, BLK_N, BLK_K = 128, 128, 64
    MMA_N = BLK_N
    K_TILES = K // BLK_K
    PIPE_DEPTH = 4
    EPI_N = 64
    TMEM_LD_N = 8
    WG_NUMBER = 2
    byte_count = (BLK_M * BLK_K + BLK_N * BLK_K) * 2

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, EPI_N))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():

            # --- Thread hierarchy ---
            bx = Tx.cta_id([SM_COUNT], parent="kernel")
            wg_id = Tx.warpgroup_id([WG_NUMBER], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")

            # --- Barriers ---
            tma2mma = TMABar(pool, PIPE_DEPTH, "tma2mma")
            mma2tma = TCGen05Bar(pool, PIPE_DEPTH, "mma2tma")
            mma2ld  = TCGen05Bar(pool, 1, "mma2ld")
            ld2mma  = MBarrier(pool, 1, "ld2mma")

            pool.move_base_to(1024)
            # --- SMEM ---
            Asmem = pool.alloc((PIPE_DEPTH, BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((PIPE_DEPTH, BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            tma2mma.init(1)
            mma2tma.init(1)
            mma2ld.init(1)
            ld2mma.init(128)

            if wg_id == 0:
                if warp_id == 0:    
                    Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=1)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cta_sync()
            # --- TCGen05 TMEM buffer ---
            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512):(1@TLane, 1@TCol)]))
            
            tid = Tx.meta_var(warp_id * 32 + lane_id)
            
            # --- Tile scheduler ---
            tile_scheduler = ClusterPersistentScheduler2D(
                "ts", num_m_tiles=M//BLK_M, num_n_tiles=N//BLK_N,
                l2_group_size=8, num_clusters=SM_COUNT)
            tile_scheduler.init(bx)

            # --- Local registers for writeback ---
            Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
            Dreg_16b = Tx.alloc_local((BLK_N,), d_type)

            # --- TMA Producer (WG1, warp 3) ---
            if wg_id == 1: 
                if warp_id == 3:
                    tma_phase = PipelineState("tma", PIPE_DEPTH)
                    tma_phase.init(is_producer=True)

                    @Tx.inline
                    def tma_load(k, s, mst, nst):
                        mma2tma.wait(s, tma_phase.phase)
                        Tx.copy_async(Asmem[s,:,:], A[mst:mst+BLK_M, k*BLK_K:(k+1)*BLK_K], 
                                    dispatch="tma", cta_group=1, mbar=tma2mma.ptr_to([s]))
                        Tx.copy_async(Bsmem[s,:,:], B[nst:nst+BLK_N, k*BLK_K:(k+1)*BLK_K], 
                                    dispatch="tma", cta_group=1, mbar=tma2mma.ptr_to([s]))
                        tma2mma.arrive(s, byte_count)
                    
                    while tile_scheduler.valid():
                        m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M)
                        n_st = Tx.meta_var(tile_scheduler.n_idx * BLK_N)
                        with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                            for k in Tx.serial(K_TILES):
                                tma_load(k, tma_phase.stage, m_st, n_st)
                                tma_phase.move_to_next_stage()
                        tile_scheduler.next_tile()

            # --- MMA Consumer (WG1, warp 0) ---
                if warp_id == 0:
                    mma_phase = PipelineState("mma", PIPE_DEPTH)
                    mma_phase.init(is_producer=False)
                    ld_phase = PipelineState("ld", 1)
                    ld_phase.init(is_producer=True)
                    
                    @Tx.inline
                    def mma_stage(stage, accum):
                        tma2mma.wait(stage, mma_phase.phase)
                        Tx.ptx.tcgen05.fence.after_thread_sync()
                        Tx.gemm_async(tmem[:,:BLK_N],
                            Asmem[stage,:,:], Bsmem[stage,:,:],
                            accum=accum, dispatch="tcgen05",
                            cta_group=1)
                        Tx.ptx.tcgen05.commit(mma2tma.ptr_to([stage]), cta_group=1)

                    @Tx.inline
                    def mma():
                        ld2mma.wait(0, ld_phase.phase)
                        ld_phase.move_to_next_stage()
                        for k in Tx.serial(K_TILES):
                            mma_stage(mma_phase.stage, k != 0)
                            mma_phase.move_to_next_stage()
                        mma2ld.arrive(0, cta_group=1, cta_mask=1)
                
                    with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                        while tile_scheduler.valid():
                            mma()
                            tile_scheduler.next_tile()

            # --- Writeback warp (WG0) ---
            elif wg_id == 0:
                wb_phase = PipelineState("wb", 1)
                wb_phase.init(is_producer=False)
            
                @Tx.inline
                def writeback(m_st, n_st):
                    mma2ld.wait(0, wb_phase.phase)
                    wb_phase.move_to_next_stage()
                    Tx.ptx.tcgen05.fence.after_thread_sync()

                    for no in Tx.unroll(MMA_N // TMEM_LD_N):
                        Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
                        with Tx.warpgroup():
                            Dreg_wg = Dreg.view(MMA_N, TMEM_LD_N, layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
                            Tx.copy(Dreg_wg[:, :], tmem[:, no*TMEM_LD_N:no*TMEM_LD_N+TMEM_LD_N])
                        with Tx.thread():
                            Tx.cast(Dreg_16b[no*TMEM_LD_N:(no+1)*TMEM_LD_N], Dreg[:])
                    
                    ld2mma.arrive(0, cta_id=0, pred=True)

                    for no in Tx.unroll(MMA_N // EPI_N):
                        with Tx.thread():
                            Tx.copy(Dsmem[warp_id * 32 + lane_id, :], 
                                    Dreg_16b[no*EPI_N:(no+1)*EPI_N])
                            Tx.ptx.fence.proxy_async("shared::cta")

                        Tx.cuda.warpgroup_sync(10)

                        with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                            n_st_epi = Tx.meta_var(n_st + no * EPI_N)
                            Tx.copy_async(D[m_st:m_st+MMA_N, n_st_epi:n_st_epi+EPI_N],
                            Dsmem[:,:], dispatch="tma")
                            Tx.ptx.cp_async.bulk.commit_group()
                            Tx.ptx.cp_async.bulk.wait_group(0)

                        Tx.cuda.warpgroup_sync(10)

                while tile_scheduler.valid():
                    m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M)
                    n_st = Tx.meta_var(tile_scheduler.n_idx * BLK_N)
                    writeback(m_st, n_st)
                    tile_scheduler.next_tile()

            Tx.cuda.cta_sync()
            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=1)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=1)
    return kernel


# ======================================================================
# Step 9: Cluster — 2-CTA cooperation
#   CTA_GROUP=2, MMA_M=MMA_N=256, cross-CTA TMEM sharing.
# ======================================================================

def hgemm_v9(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    CTA_GROUP = 2
    BLK_M, BLK_N, BLK_K = 128, 128, 64
    MMA_M, MMA_N = BLK_M, BLK_N * CTA_GROUP
    K_TILES = K // BLK_K
    PIPE_DEPTH = 4
    EPI_N = 64
    TMEM_LD_N = 8
    WG_NUMBER = 2
    DTYPE_SIZE = a_type.bits // 8
    byte_count = CTA_GROUP * (BLK_M * BLK_K + BLK_N * BLK_K) * DTYPE_SIZE

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (BLK_M, EPI_N))

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            # Extend step 7 with CTA_GROUP=2 cluster.
            # Key changes:
            #   - cbx, cby = Tx.cta_id([CTA_GROUP, 1], parent="cluster")
            #   - tma2mma_cta0 = tma2mma.remote_view(0) for cross-CTA signaling
            #   - MMA output is MMA_N=256 columns (B_N * CTA_GROUP)
            #   - MMA only on cbx==0 (CTA 0 issues MMA for both CTAs)
            #   - cta_mask=3 for TCGen05Bar.arrive (signal both CTAs)
            #   - ld2mma.init(128 * CTA_GROUP) for cross-CTA writeback sync
            #   - Use cluster_sync instead of cta_sync at boundaries
            # --- Thread hierarchy ---
            cbx, cby = Tx.cta_id([CTA_GROUP, 1], parent="cluster")
            bx = Tx.cta_id([SM_COUNT], parent="kernel")
            wg_id = Tx.warpgroup_id([WG_NUMBER], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")

            # --- Barriers ---
            tma2mma = TMABar(pool, PIPE_DEPTH, "tma2mma")
            mma2tma = TCGen05Bar(pool, PIPE_DEPTH, "mma2tma")
            mma2ld  = TCGen05Bar(pool, 1, "mma2ld")
            ld2mma  = MBarrier(pool, 1, "ld2mma")

            pool.move_base_to(1024)
            # --- SMEM ---
            Asmem = pool.alloc((PIPE_DEPTH, BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((PIPE_DEPTH, BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            tma2mma.init(1)
            mma2tma.init(1)
            mma2ld.init(1)
            ld2mma.init(128 * CTA_GROUP)
            tma2mma_cta0 = tma2mma.remote_view(0)          # NEW: cross-CTA barrier view

            if wg_id == 0:
                if warp_id == 0:
                    Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=CTA_GROUP)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cluster_sync()

            # --- TCGen05 TMEM buffer ---
            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512):(1@TLane, 1@TCol)]))
            
            tid = Tx.meta_var(warp_id * 32 + lane_id)
            
            # --- Tile scheduler ---
            tile_scheduler = ClusterPersistentScheduler2D(
                "ts", num_m_tiles=M//(BLK_M*CTA_GROUP), num_n_tiles=N//MMA_N,
                l2_group_size=8, num_clusters=SM_COUNT//2)
            tile_scheduler.init(bx//CTA_GROUP)

            # --- TMA Producer (WG1, warp 3) ---
            if wg_id == 1: 
                if warp_id == 3:
                    tma_phase = PipelineState("tma", PIPE_DEPTH)
                    tma_phase.init(is_producer=True)

                    @Tx.inline
                    def tma_load(k, s, mst, nst):
                        mma2tma.wait(s, tma_phase.phase)
                        Tx.copy_async(Asmem[s,:,:], A[mst:mst+BLK_M, k*BLK_K:(k+1)*BLK_K],
                                    dispatch="tma", cta_group=CTA_GROUP, mbar=tma2mma_cta0.ptr_to([s]))
                        nst_b = Tx.meta_var(nst + cbx * BLK_N)
                        Tx.copy_async(Bsmem[s,:,:], B[nst_b:nst_b+BLK_N, k*BLK_K:(k+1)*BLK_K],
                                    dispatch="tma", cta_group=CTA_GROUP, mbar=tma2mma_cta0.ptr_to([s]))
                        if cbx == 0:
                            tma2mma_cta0.arrive(s, byte_count)

                    while tile_scheduler.valid():
                        m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M * CTA_GROUP + cbx * BLK_M)
                        n_st = Tx.meta_var(tile_scheduler.n_idx * MMA_N)
                        with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                            for k in Tx.serial(K_TILES):
                                tma_load(k, tma_phase.stage, m_st, n_st)
                                tma_phase.move_to_next_stage()
                        tile_scheduler.next_tile()

            # --- MMA Consumer (WG1, warp 0) ---
                if warp_id == 0:
                    if cbx == 0:
                        mma_phase = PipelineState("mma", PIPE_DEPTH)
                        mma_phase.init(is_producer=False)
                        ld_phase = PipelineState("ld", 1)
                        ld_phase.init(is_producer=True)
                        
                        @Tx.inline
                        def mma_stage(stage, accum):
                            tma2mma.wait(stage, mma_phase.phase)
                            Tx.ptx.tcgen05.fence.after_thread_sync()
                            Tx.gemm_async(tmem[:,:MMA_N],
                                Asmem[stage,:,:], Bsmem[stage,:,:],
                                accum=accum, dispatch="tcgen05",
                                cta_group=CTA_GROUP)
                            #Tx.ptx.tcgen05.commit(mma2tma.ptr_to([stage]), cta_group=CTA_GROUP)
                            mma2tma.arrive(stage, cta_group=CTA_GROUP, cta_mask=3)

                        @Tx.inline
                        def mma():
                            ld2mma.wait(0, ld_phase.phase)
                            ld_phase.move_to_next_stage()
                            for k in Tx.serial(K_TILES):
                                mma_stage(mma_phase.stage, k != 0)
                                mma_phase.move_to_next_stage()
                            mma2ld.arrive(0, cta_group=CTA_GROUP, cta_mask=3)
                    
                        with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                            while tile_scheduler.valid():
                                mma()
                                tile_scheduler.next_tile()
                    
            # --- Writeback warp (WG0) ---
            elif wg_id == 0:
                wb_phase = PipelineState("wb", 1)
                wb_phase.init(is_producer=False)
            
                @Tx.inline
                def writeback(m_st, n_st):
                    mma2ld.wait(0, wb_phase.phase)
                    wb_phase.move_to_next_stage()
                    Tx.ptx.tcgen05.fence.after_thread_sync()
                    # --- Local registers for writeback ---
                    Dreg_16b = Tx.alloc_local((MMA_N,), d_type)

                    for no in Tx.unroll(MMA_N // TMEM_LD_N):
                        Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
                        with Tx.warpgroup():
                            Dreg_wg = Dreg.view(MMA_M, TMEM_LD_N, 
                                                layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))
                            Tx.copy(Dreg_wg[:, :], tmem[:, no*TMEM_LD_N:no*TMEM_LD_N+TMEM_LD_N])
                        with Tx.thread():
                            Tx.cast(Dreg_16b[no*TMEM_LD_N:(no+1)*TMEM_LD_N], Dreg[:])

                    ld2mma.arrive(0, cta_id=0, pred=True)

                    for no in Tx.unroll(MMA_N // EPI_N):
                        with Tx.thread():
                            Tx.copy(Dsmem[warp_id * 32 + lane_id, :],
                                    Dreg_16b[no*EPI_N:(no+1)*EPI_N])
                            Tx.ptx.fence.proxy_async("shared::cta")
                        Tx.cuda.warpgroup_sync(10)

                        with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                            n_st_epi = Tx.meta_var(n_st + no * EPI_N)
                            Tx.copy_async(D[m_st:m_st+MMA_M, n_st_epi:n_st_epi+EPI_N],
                            Dsmem[:,:], dispatch="tma")
                            Tx.ptx.cp_async.bulk.commit_group()
                            Tx.ptx.cp_async.bulk.wait_group(0)
                            
                        Tx.cuda.warpgroup_sync(10)

                while tile_scheduler.valid():
                    m_st = Tx.meta_var(tile_scheduler.m_idx * BLK_M * CTA_GROUP + cbx * BLK_M)
                    n_st = Tx.meta_var(tile_scheduler.n_idx * MMA_N)
                    writeback(m_st, n_st)
                    tile_scheduler.next_tile()

            # Wait for all CTAs/warps to finish
            Tx.cuda.cluster_sync()
            if warp_id == 0:
                Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=CTA_GROUP)
                Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=CTA_GROUP)
    return kernel

# ======================================================================
# Step 10: 2-consumer warp specialization
#   NUM_CONSUMER=2, WG2 (TMA+MMA), WG0/WG1 (writeback).
#   This is the final optimized kernel.
# Key changes from step 9:
            #   - WG_NUMBER=3: WG2 (TMA+MMA), WG0+WG1 (writeback)
            #   - NUM_CONSUMER=2 MMA warps (warp0, warp1 in WG2)
            #   - Each MMA warp handles tmem[:, warp_id*MMA_N : warp_id*MMA_N+MMA_N]
            #   - TMA loads NUM_CONSUMER A blocks per stage
            #   - mma2tma.init(NUM_CONSUMER), mma2ld depth=NUM_CONSUMER
            #   - WG0/WG1 read from tmem offset by wg_id*MMA_N
            #   - Writeback uses per-consumer Dsmem[wg_id, ...]
# ======================================================================

def hgemm_v10(M, N, K):
    a_type = tvm.DataType("float16")
    b_type = tvm.DataType("float16")
    d_type = tvm.DataType("float16")
    acc_type = tvm.DataType("float32")

    CTA_GROUP = 2
    NUM_CONSUMER = 2
    BLK_M, BLK_N, BLK_K = 128, 128, 64
    MMA_M, MMA_N, MMA_K = 256, 256, 16
    K_TILES = K // BLK_K
    PIPE_DEPTH = 4
    EPI_N = 64
    TMEM_LD_N = 8
    WG_NUMBER = 3
    DTYPE_SIZE = a_type.bits // 8

    A_layout = tma_shared_layout(a_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, NUM_CONSUMER, BLK_M, BLK_K))
    B_layout = tma_shared_layout(b_type, SwizzleMode.SWIZZLE_128B_ATOM, (PIPE_DEPTH, BLK_N, BLK_K))
    D_layout = tma_shared_layout(d_type, SwizzleMode.SWIZZLE_128B_ATOM, (NUM_CONSUMER, BLK_M, EPI_N))

    byte_count = CTA_GROUP * (NUM_CONSUMER * BLK_M * BLK_K + BLK_N * BLK_K) * DTYPE_SIZE

    @Tx.prim_func(tirx=True)
    def kernel(
        A: Tx.Buffer((M, K), a_type),
        B: Tx.Buffer((N, K), b_type),
        D: Tx.Buffer((M, N), d_type),
    ):
        # fmt: off
        with Tx.kernel():
            # --- Thread hierarchy ---
            cbx, cby = Tx.cta_id([CTA_GROUP, 1], parent="cluster")
            bx = Tx.cta_id([SM_COUNT], parent="kernel")
            wg_id = Tx.warpgroup_id([WG_NUMBER], parent="cta")
            warp_id = Tx.warp_id([4], parent="warpgroup")
            lane_id = Tx.thread_id([32], parent="warp")

            pool = Tx.PoolAllocator()
            tmem_addr = pool.alloc((1,), "uint32")

            # --- Barriers ---
            tma2mma = TMABar(pool, PIPE_DEPTH, "tma2mma")
            mma2tma = TCGen05Bar(pool, PIPE_DEPTH, "mma2tma")
            mma2ld  = TCGen05Bar(pool, NUM_CONSUMER, "mma2ld")
            ld2mma  = MBarrier(pool, NUM_CONSUMER, "ld2mma")

            pool.move_base_to(1024)
            # --- SMEM ---
            Asmem = pool.alloc((PIPE_DEPTH, NUM_CONSUMER, BLK_M, BLK_K), a_type, layout=A_layout)
            Bsmem = pool.alloc((PIPE_DEPTH, BLK_N, BLK_K), b_type, layout=B_layout)
            Dsmem = pool.alloc((NUM_CONSUMER, BLK_M, EPI_N), d_type, layout=D_layout)
            pool.commit()

            #nested in wgid==0, warp_id==0, lane_id==0
            tma2mma.init(1)
            mma2tma.init(NUM_CONSUMER)   # both MMA warps commit per stage
            mma2ld.init(1)               # each slot: 1 MMA warp arrival
            ld2mma.init(128 * CTA_GROUP) # each slot: both CTAs' writeback threads
            tma2mma_cta0 = tma2mma.remote_view(0)

            #wg_id == 0:
            if wg_id == 2:
                if warp_id == 0:
                    Tx.ptx.tcgen05.alloc(Tx.address_of(tmem_addr), n_cols=512, cta_group=CTA_GROUP)

            Tx.ptx.fence.proxy_async("shared::cta")
            Tx.ptx.fence.mbarrier_init()
            Tx.cuda.cluster_sync()

            # --- TCGen05 TMEM: consumer 0 -> cols TMEM[0:256], consumer 1 -> cols TMEM[256:512] ---
            tmem = Tx.decl_buffer((128, 512), "float32", scope="tmem", allocated_addr=0,
                                  layout=TileLayout(S[(128, 512):(1@TLane, 1@TCol)]))

            # --- Tile scheduler: cluster tile is (512X256) each CTA now processes a 256x256 output tile ---
            tile_scheduler = ClusterPersistentScheduler2D(
                "ts", num_m_tiles=M // 256 // NUM_CONSUMER, num_n_tiles=N//MMA_N,
                l2_group_size=8, num_clusters=SM_COUNT//2)
            
            tile_scheduler.init(bx//CTA_GROUP)

            
            if wg_id == 2:
                # --- WG2: TMA Producer (warp 3) ---
                if warp_id == 3:
                    tma_phase = PipelineState("tma", PIPE_DEPTH)
                    tma_phase.init(is_producer=True)

                    @Tx.inline
                    def tma_load(k, s, mst, nst):
                        mma2tma.wait(s, tma_phase.phase)
                        k_st = Tx.meta_var( k*BLK_K )
                        for consumer in Tx.unroll(NUM_CONSUMER):
                            mst_c= Tx.meta_var(mst + consumer*MMA_M +cbx*BLK_M)
                            
                            Tx.copy_async(
                                    Asmem[s, consumer, :, :],
                                    A[mst_c:mst_c+BLK_M, k_st:k_st+BLK_K],
                                    dispatch="tma", cta_group=CTA_GROUP,
                                    mbar=tma2mma_cta0.ptr_to([s]))
                        Tx.copy_async(Bsmem[s,:,:], B[nst:nst+BLK_N, k_st:k_st+BLK_K],
                                    dispatch="tma", cta_group=CTA_GROUP, mbar=tma2mma_cta0.ptr_to([s]))
                        if cbx == 0:
                            tma2mma_cta0.arrive(s, byte_count)

                    while tile_scheduler.valid():
                        m_st = Tx.meta_var(tile_scheduler.m_idx * NUM_CONSUMER * MMA_M)
                        n_st = Tx.meta_var(tile_scheduler.n_idx * MMA_N + cbx * BLK_N )
                        with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                            for k in Tx.serial(K_TILES):
                                tma_load(k, tma_phase.stage, m_st, n_st)
                                tma_phase.move_to_next_stage()
                        tile_scheduler.next_tile()
                
                # MMA Consumers 
                elif warp_id < NUM_CONSUMER:
                    if cbx == 0:
                        mma_phase = PipelineState("mma", PIPE_DEPTH)
                        mma_phase.init(is_producer=False)
                        ld_phase = PipelineState("ld", 1)
                        ld_phase.init(is_producer=True)

                        @Tx.inline
                        def mma0_stage(stage, accum):
                            tma2mma.wait(stage, mma_phase.phase)
                            #Tx.ptx.tcgen05.fence.after_thread_sync()
                            Tx.gemm_async(
                                tmem[:, warp_id * MMA_N : warp_id * MMA_N + MMA_N],
                                Asmem[stage, warp_id, :, :], 
                                Bsmem[stage,:,:],
                                accum=accum, dispatch="tcgen05", 
                                cta_group=CTA_GROUP)
                            mma2tma.arrive(stage, cta_group=CTA_GROUP, cta_mask=3)

                        @Tx.inline
                        def mma0():
                            ld2mma.wait(warp_id, ld_phase.phase)
                            ld_phase.move_to_next_stage()
                            accum = 0
                            for k in Tx.serial(K_TILES):
                                mma0_stage(mma_phase.stage, accum)
                                accum = 1
                                mma_phase.move_to_next_stage()
                            mma2ld.arrive(warp_id, cta_group=CTA_GROUP, cta_mask=3)

                        with Tx.thread(parent="warp")[Tx.ptx.elect_sync()]:
                            while tile_scheduler.valid():
                                mma0()
                                tile_scheduler.next_tile()

            # --- WG0: Writeback consumer 0, Recieves from  MMA cons. 0---
            elif wg_id < NUM_CONSUMER:
                wb_phase = PipelineState("wb", 1)
                wb_phase.init(is_producer=False)
                Dreg_16b = Tx.alloc_local((MMA_N,), d_type)
                Dreg = Tx.alloc_local((TMEM_LD_N,), acc_type)
                Dreg_wg = Dreg.view(BLK_M, TMEM_LD_N,
                                                layout=TileLayout(S[(128, TMEM_LD_N) : (1@axis_tid_in_wg, 1)]))

                @Tx.inline
                def writeback0(m_st, n_st):
                    mma2ld.wait(wg_id, wb_phase.phase)
                    wb_phase.move_to_next_stage()
                    Tx.ptx.tcgen05.fence.after_thread_sync()

                    for no in Tx.unroll(MMA_N // TMEM_LD_N):                        
                        with Tx.warpgroup():
                            tmem_start = Tx.meta_var(wg_id * MMA_N + no * TMEM_LD_N)
                            Tx.copy(Dreg_wg[:, :], 
                                    tmem[:, tmem_start : tmem_start + TMEM_LD_N])
                        with Tx.thread():
                            Tx.cast(Dreg_16b[no*TMEM_LD_N:(no+1)*TMEM_LD_N], Dreg[:])
                    #maybe an not necessary because seperate if statement
                    with Tx.thread(parent="warpgroup"):
                        ld2mma.arrive(wg_id, cta_id=0, pred=True)

                    for no in Tx.unroll(MMA_N // EPI_N):
                        j_base = Tx.meta_var(no * EPI_N)
                        row = Tx.meta_var(warp_id * 32 + lane_id)
                        #in header tid_in_warpgoup = Tx.thread_id([128], parent="warpgroup")
                        with Tx.thread():
                            Tx.copy(
                                Dsmem[wg_id, row, :],
                                Dreg_16b[j_base:j_base + EPI_N]
                            )

                            Tx.ptx.fence.proxy_async("shared::cta")
                        Tx.cuda.warpgroup_sync(10+wg_id)

                        with Tx.thread(parent="warpgroup")[Tx.ptx.elect_sync()]:
                            n_st_epi = Tx.meta_var(n_st + j_base)
                            Tx.copy_async(D[m_st:m_st+BLK_M, n_st_epi:n_st_epi+EPI_N],
                                          Dsmem[wg_id, :, :], 
                                          dispatch="tma")
                            Tx.ptx.cp_async.bulk.commit_group()
                            Tx.ptx.cp_async.bulk.wait_group(0)

                        Tx.cuda.warpgroup_sync(10+wg_id)

                while tile_scheduler.valid():
                    m_st= Tx.meta_var(tile_scheduler.m_idx * (NUM_CONSUMER * MMA_M) + wg_id * MMA_M + cbx * BLK_M)
                    n_st = Tx.meta_var(tile_scheduler.n_idx * MMA_N)
                    writeback0(m_st, n_st)
                    tile_scheduler.next_tile()

            # --- Cleanup ---
            Tx.cuda.cluster_sync()
            if wg_id == 2:
                if warp_id == 0:
                    Tx.ptx.tcgen05.relinquish_alloc_permit(cta_group=CTA_GROUP)
                    Tx.ptx.tcgen05.dealloc(tmem_addr[0], n_cols=512, cta_group=CTA_GROUP)

    return kernel
