

================================================================
== Vivado HLS Report for 'pow_32_16_s'
================================================================
* Date:           Thu Apr 30 20:05:41 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim_dev
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.919 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       54|       54| 0.216 us | 0.216 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_log_67_17_s_fu_144          |log_67_17_s          |       31|       31|  0.124 us |  0.124 us |    1|    1| function |
        |grp_exp_core_32_16_50_s_fu_161  |exp_core_32_16_50_s  |       15|       15| 60.000 ns | 60.000 ns |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      253|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       33|     70|     9060|     5556|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       75|    -|
|Register             |        0|      -|     4257|      320|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       33|     70|    13317|     6204|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      3|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------------+---------+-------+------+------+-----+
    |                Instance               |               Module              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------+-----------------------------------+---------+-------+------+------+-----+
    |grp_exp_core_32_16_50_s_fu_161         |exp_core_32_16_50_s                |       11|     23|  2109|  1338|    0|
    |grp_log_67_17_s_fu_144                 |log_67_17_s                        |       22|     38|  6634|  4011|    0|
    |monte_sim_dev_mul_56s_19ns_74_4_1_U31  |monte_sim_dev_mul_56s_19ns_74_4_1  |        0|      9|   317|   207|    0|
    +---------------------------------------+-----------------------------------+---------+-------+------+------+-----+
    |Total                                  |                                   |       33|     70|  9060|  5556|    0|
    +---------------------------------------+-----------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_3_fu_432_p2                          |     -    |      0|  0|  32|           1|          32|
    |xs_V_1_fu_201_p2                         |     -    |      0|  0|  33|           1|          33|
    |and_ln155_fu_412_p2                      |    and   |      0|  0|   2|           1|           1|
    |and_ln84_fu_253_p2                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_509                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_632                         |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_n                        |    and   |      0|  0|   2|           2|           2|
    |ap_int_blocking_n                        |    and   |      0|  0|   2|           2|           2|
    |ap_str_blocking_n                        |    and   |      0|  0|   2|           2|           2|
    |icmp_ln1498_fu_184_p2                    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln1499_fu_426_p2                    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln63_fu_178_p2                      |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln84_fu_240_p2                      |   icmp   |      0|  0|  20|          18|           1|
    |ap_condition_845                         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_933                         |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op140_call_state39_state38  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op70_call_state2_state1     |    or    |      0|  0|   2|           1|           1|
    |or_ln135_1_fu_366_p2                     |    or    |      0|  0|   2|           1|           1|
    |or_ln135_2_fu_372_p2                     |    or    |      0|  0|   2|           1|           1|
    |or_ln135_3_fu_378_p2                     |    or    |      0|  0|   2|           1|           1|
    |or_ln135_4_fu_384_p2                     |    or    |      0|  0|   2|           1|           1|
    |or_ln135_fu_360_p2                       |    or    |      0|  0|   2|           1|           1|
    |select_ln174_fu_418_p3                   |  select  |      0|  0|  32|           1|          31|
    |select_ln178_fu_217_p3                   |  select  |      0|  0|  33|           1|          33|
    |ap_enable_pp0                            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln135_1_fu_303_p2                    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln135_2_fu_316_p2                    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln135_3_fu_329_p2                    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln135_4_fu_342_p2                    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln135_5_fu_355_p2                    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln135_fu_290_p2                      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln155_fu_406_p2                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 253|         130|         163|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_UnifiedRetVal_phi_fu_126_p12      |  21|          4|   32|        128|
    |ap_phi_mux_r_V_2_phi_fu_114_p4               |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter38_r_V_2_reg_110          |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121  |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  75|         16|  162|        388|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln155_reg_520                            |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_r_V_2_reg_110          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_r_V_2_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98       |   1|   0|    1|          0|
    |exp_r_V_reg_525                              |  32|   0|   32|          0|
    |grp_exp_core_32_16_50_s_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |grp_log_67_17_s_fu_144_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln1498_reg_465                          |   1|   0|    1|          0|
    |icmp_ln63_reg_461                            |   1|   0|    1|          0|
    |ln_x_s_V_reg_474                             |  56|   0|   56|          0|
    |or_ln135_4_reg_511                           |   1|   0|    1|          0|
    |p_Result_7_reg_469                           |   1|   0|    1|          0|
    |r_V_1_reg_494                                |  74|   0|   74|          0|
    |r_is_neg_1_reg_98                            |   1|   0|    1|          0|
    |tmp_reg_501                                  |   1|   0|    1|          0|
    |trunc_ln4_reg_515                            |  42|   0|   42|          0|
    |x_V_read_reg_456                             |  32|   0|   32|          0|
    |y_V_read_reg_449                             |  19|   0|   19|          0|
    |and_ln155_reg_520                            |  64|  32|    1|          0|
    |icmp_ln1498_reg_465                          |  64|  64|    1|          0|
    |icmp_ln63_reg_461                            |  64|  64|    1|          0|
    |or_ln135_4_reg_511                           |  64|  32|    1|          0|
    |p_Result_7_reg_469                           |  64|  64|    1|          0|
    |r_is_neg_1_reg_98                            |  64|  32|    1|          0|
    |y_V_read_reg_449                             |  64|  32|   19|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |4257| 320| 3834|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_return          | out |   32| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_ext_blocking_n  | out |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_str_blocking_n  | out |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|ap_int_blocking_n  | out |    1| ap_ctrl_hs |  pow<32, 16> | return value |
|x_V                |  in |   32|   ap_none  |      x_V     |    scalar    |
|y_V                |  in |   19|   ap_none  |      y_V     |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 1, D = 55, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%y_V_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %y_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 56 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 57 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i19 %y_V_read to i16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 58 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%icmp_ln63 = icmp eq i16 %trunc_ln612, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:63]   --->   Operation 59 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln1498 = icmp eq i32 %x_V_read, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:65]   --->   Operation 60 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.63ns)   --->   "br i1 %icmp_ln1498, label %UnifiedReturnBlock, label %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:65]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 31)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:79]   --->   Operation 62 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln1498)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.63ns)   --->   "br i1 %icmp_ln63, label %_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130, label %UnifiedReturnBlock" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:81]   --->   Operation 63 'br' <Predicate = (!icmp_ln1498 & p_Result_7)> <Delay = 0.63>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 64 [1/1] (0.60ns)   --->   "br i1 %p_Result_7, label %0, label %_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:79]   --->   Operation 64 'br' <Predicate = (!icmp_ln1498)> <Delay = 0.60>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%x_e_1_V = sext i32 %x_V_read to i33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:91]   --->   Operation 65 'sext' 'x_e_1_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.66ns)   --->   "%xs_V_1 = sub i33 0, %x_e_1_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:176->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 66 'sub' 'xs_V_1' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_9 = call i33 @_ssdm_op_BitSet.i33.i33.i32.i1(i33 %xs_V_1, i32 32, i1 false)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:177->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 67 'bitset' 'p_Result_9' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.22ns)   --->   "%select_ln178 = select i1 %p_Result_7, i33 %p_Result_9, i33 %x_e_1_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_round_copysign_apfixed.h:178->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:94]   --->   Operation 68 'select' 'select_ln178' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%x_l_V = call i67 @_ssdm_op_BitConcatenate.i67.i33.i34(i33 %select_ln178, i34 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:103]   --->   Operation 69 'bitconcatenate' 'x_l_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_2 : Operation 70 [32/32] (2.02ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 70 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 71 [31/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 71 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 72 [30/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 72 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 73 [29/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 73 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.87>
ST_6 : Operation 74 [28/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 74 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 75 [27/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 75 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.87>
ST_8 : Operation 76 [26/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 76 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.87>
ST_9 : Operation 77 [25/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 77 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.87>
ST_10 : Operation 78 [24/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 78 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.87>
ST_11 : Operation 79 [23/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 79 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.87>
ST_12 : Operation 80 [22/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 80 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.87>
ST_13 : Operation 81 [21/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 81 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.87>
ST_14 : Operation 82 [20/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 82 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 83 [19/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 83 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.87>
ST_16 : Operation 84 [18/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 84 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.87>
ST_17 : Operation 85 [17/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 85 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.87>
ST_18 : Operation 86 [16/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 86 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.87>
ST_19 : Operation 87 [15/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 87 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.87>
ST_20 : Operation 88 [14/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 88 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.87>
ST_21 : Operation 89 [13/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 89 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.87>
ST_22 : Operation 90 [12/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 90 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.87>
ST_23 : Operation 91 [11/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 91 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.87>
ST_24 : Operation 92 [10/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 92 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.87>
ST_25 : Operation 93 [9/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 93 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.87>
ST_26 : Operation 94 [8/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 94 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.87>
ST_27 : Operation 95 [7/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 95 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.87>
ST_28 : Operation 96 [6/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 96 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.87>
ST_29 : Operation 97 [5/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 97 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.87>
ST_30 : Operation 98 [4/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 98 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 2.87>
ST_31 : Operation 99 [3/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 99 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 2.87>
ST_32 : Operation 100 [2/32] (2.87ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 100 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.46>
ST_33 : Operation 101 [1/32] (1.46ns)   --->   "%ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:106]   --->   Operation 101 'call' 'ln_x_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 102 [1/1] (0.00ns)   --->   "%ln_x_s_V = trunc i67 %ln_x_V to i56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:109]   --->   Operation 102 'trunc' 'ln_x_s_V' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 2.75>
ST_34 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i19 %y_V_read to i18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 103 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 104 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp ne i18 %trunc_ln84, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 104 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %y_V_read, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 105 'bitselect' 'tmp_57' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 106 [1/1] (0.12ns)   --->   "%and_ln84 = and i1 %tmp_57, %icmp_ln84" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 106 'and' 'and_ln84' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 107 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 107 'br' <Predicate = (!icmp_ln1498 & p_Result_7 & icmp_ln63)> <Delay = 0.60>
ST_34 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i56 %ln_x_s_V to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 108 'sext' 'sext_ln1116' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_34 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i19 %y_V_read to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 109 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_34 : Operation 110 [4/4] (2.75ns)   --->   "%r_V_1 = mul i74 %sext_ln1116, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 110 'mul' 'r_V_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.75>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "%r_is_neg_1 = phi i1 [ false, %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %and_ln84, %_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130 ]" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:84]   --->   Operation 111 'phi' 'r_is_neg_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_35 : Operation 112 [3/4] (2.75ns)   --->   "%r_V_1 = mul i74 %sext_ln1116, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 112 'mul' 'r_V_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %r_is_neg_1, label %1, label %2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:159]   --->   Operation 113 'br' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.75>
ST_36 : Operation 114 [2/4] (2.75ns)   --->   "%r_V_1 = mul i74 %sext_ln1116, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 114 'mul' 'r_V_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.75>
ST_37 : Operation 115 [1/4] (2.75ns)   --->   "%r_V_1 = mul i74 %sext_ln1116, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 115 'mul' 'r_V_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %r_V_1, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 116 'bitselect' 'tmp' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.84>
ST_38 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i74 %r_V_1 to i88" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:117]   --->   Operation 117 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 81)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 118 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%xor_ln135 = xor i1 %tmp, %p_Result_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 119 'xor' 'xor_ln135' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 82)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 120 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%xor_ln135_1 = xor i1 %tmp, %p_Result_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 121 'xor' 'xor_ln135_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 83)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 122 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%xor_ln135_2 = xor i1 %tmp, %p_Result_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 123 'xor' 'xor_ln135_2' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 84)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 124 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%xor_ln135_3 = xor i1 %tmp, %p_Result_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 125 'xor' 'xor_ln135_3' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 85)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 126 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%xor_ln135_4 = xor i1 %tmp, %p_Result_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 127 'xor' 'xor_ln135_4' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 86)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 128 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%xor_ln135_5 = xor i1 %tmp, %p_Result_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 129 'xor' 'xor_ln135_5' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_1)   --->   "%or_ln135 = or i1 %xor_ln135_4, %xor_ln135_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 130 'or' 'or_ln135' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_1 = or i1 %or_ln135, %xor_ln135_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 131 'or' 'or_ln135_1' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%or_ln135_2 = or i1 %xor_ln135, %xor_ln135_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 132 'or' 'or_ln135_2' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 133 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_3 = or i1 %or_ln135_2, %xor_ln135_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 133 'or' 'or_ln135_3' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_4 = or i1 %or_ln135_3, %or_ln135_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:135]   --->   Operation 134 'or' 'or_ln135_4' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 135 [1/1] (0.60ns)   --->   "br i1 %or_ln135_4, label %._crit_edge798, label %_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:138]   --->   Operation 135 'br' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.60>
ST_38 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i42 @_ssdm_op_PartSelect.i42.i74.i32.i32(i74 %r_V_1, i32 32, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:140]   --->   Operation 136 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 0.00>
ST_38 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln155)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %r_V_1, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 137 'bitselect' 'tmp_59' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_38 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln155)   --->   "%xor_ln155 = xor i1 %tmp_59, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 138 'xor' 'xor_ln155' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln155 = and i1 %or_ln135_4, %xor_ln155" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:155]   --->   Operation 139 'and' 'and_ln155' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.94>
ST_39 : Operation 140 [16/16] (1.94ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 140 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 2.87>
ST_40 : Operation 141 [15/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 141 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 2.87>
ST_41 : Operation 142 [14/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 142 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.87>
ST_42 : Operation 143 [13/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 143 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 2.87>
ST_43 : Operation 144 [12/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 144 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 2.87>
ST_44 : Operation 145 [11/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 145 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 2.87>
ST_45 : Operation 146 [10/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 146 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 2.87>
ST_46 : Operation 147 [9/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 147 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 2.87>
ST_47 : Operation 148 [8/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 148 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 2.87>
ST_48 : Operation 149 [7/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 149 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 2.87>
ST_49 : Operation 150 [6/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 150 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 2.87>
ST_50 : Operation 151 [5/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 151 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 2.87>
ST_51 : Operation 152 [4/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 152 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 2.87>
ST_52 : Operation 153 [3/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 153 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 2.87>
ST_53 : Operation 154 [2/16] (2.87ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 154 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 2.57>
ST_54 : Operation 155 [1/16] (2.57ns)   --->   "%exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:142]   --->   Operation 155 'call' 'exp_r_V' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 156 [1/1] (0.63ns)   --->   "br i1 %and_ln155, label %UnifiedReturnBlock, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:161]   --->   Operation 156 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1) | (!icmp_ln1498 & !p_Result_7 & r_is_neg_1)> <Delay = 0.63>

State 55 <SV = 54> <Delay = 2.09>
ST_55 : Operation 157 [1/1] (0.60ns)   --->   "br label %._crit_edge798" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:153]   --->   Operation 157 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & !or_ln135_4) | (!icmp_ln1498 & !p_Result_7 & !or_ln135_4)> <Delay = 0.60>
ST_55 : Operation 158 [1/1] (0.00ns)   --->   "%r_V_2 = phi i32 [ %exp_r_V, %_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 158 'phi' 'r_V_2' <Predicate = (!icmp_ln1498 & icmp_ln63) | (!icmp_ln1498 & !p_Result_7)> <Delay = 0.00>
ST_55 : Operation 159 [1/1] (0.22ns)   --->   "%select_ln174 = select i1 %and_ln155, i32 2147483647, i32 %r_V_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:174]   --->   Operation 159 'select' 'select_ln174' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1) | (!icmp_ln1498 & !p_Result_7 & !r_is_neg_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 160 [1/1] (0.63ns)   --->   "br label %UnifiedReturnBlock" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:174]   --->   Operation 160 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & !r_is_neg_1) | (!icmp_ln1498 & !p_Result_7 & !r_is_neg_1)> <Delay = 0.63>
ST_55 : Operation 161 [1/1] (0.85ns)   --->   "%icmp_ln1499 = icmp eq i32 %r_V_2, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:166]   --->   Operation 161 'icmp' 'icmp_ln1499' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155) | (!icmp_ln1498 & !p_Result_7 & r_is_neg_1 & !and_ln155)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 162 [1/1] (0.63ns)   --->   "br i1 %icmp_ln1499, label %UnifiedReturnBlock, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:166]   --->   Operation 162 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155) | (!icmp_ln1498 & !p_Result_7 & r_is_neg_1 & !and_ln155)> <Delay = 0.63>
ST_55 : Operation 163 [1/1] (0.66ns)   --->   "%r_V_3 = sub i32 0, %r_V_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:167]   --->   Operation 163 'sub' 'r_V_3' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155 & !icmp_ln1499) | (!icmp_ln1498 & !p_Result_7 & r_is_neg_1 & !and_ln155 & !icmp_ln1499)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %r_V_3, i32 31, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:168]   --->   Operation 164 'bitset' 'p_Result_10' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155 & !icmp_ln1499) | (!icmp_ln1498 & !p_Result_7 & r_is_neg_1 & !and_ln155 & !icmp_ln1499)> <Delay = 0.00>
ST_55 : Operation 165 [1/1] (0.63ns)   --->   "br label %UnifiedReturnBlock" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:169]   --->   Operation 165 'br' <Predicate = (!icmp_ln1498 & icmp_ln63 & r_is_neg_1 & !and_ln155 & !icmp_ln1499) | (!icmp_ln1498 & !p_Result_7 & r_is_neg_1 & !and_ln155 & !icmp_ln1499)> <Delay = 0.63>
ST_55 : Operation 166 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i32 [ 0, %0 ], [ %p_Result_10, %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ 0, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ -2147483648, %1 ], [ %select_ln174, %2 ], [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 166 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 167 [1/1] (0.00ns)   --->   "ret i32 %UnifiedRetVal" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_pow_apfixed.h:186]   --->   Operation 167 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_log_inverse_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read      (read          ) [ 01111111111111111111111111111111111000000000000000000000]
x_V_read      (read          ) [ 01100000000000000000000000000000000000000000000000000000]
trunc_ln612   (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln63     (icmp          ) [ 01111111111111111111111111111111111111111111111111111111]
icmp_ln1498   (icmp          ) [ 01111111111111111111111111111111111111111111111111111111]
br_ln65       (br            ) [ 01111111111111111111111111111111111111111111111111111111]
p_Result_7    (bitselect     ) [ 01111111111111111111111111111111111111111111111111111111]
br_ln81       (br            ) [ 01111111111111111111111111111111111111111111111111111111]
br_ln79       (br            ) [ 01111111111111111111111111111111111100000000000000000000]
x_e_1_V       (sext          ) [ 00000000000000000000000000000000000000000000000000000000]
xs_V_1        (sub           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_9    (bitset        ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln178  (select        ) [ 00000000000000000000000000000000000000000000000000000000]
x_l_V         (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000]
ln_x_V        (call          ) [ 00000000000000000000000000000000000000000000000000000000]
ln_x_s_V      (trunc         ) [ 01000000000000000000000000000000001000000000000000000000]
trunc_ln84    (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln84     (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_57        (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln84      (and           ) [ 01100000000000000000000000000000001100000000000000000000]
br_ln84       (br            ) [ 01100000000000000000000000000000001100000000000000000000]
sext_ln1116   (sext          ) [ 01000000000000000000000000000000000111000000000000000000]
zext_ln1118   (zext          ) [ 01000000000000000000000000000000000111000000000000000000]
r_is_neg_1    (phi           ) [ 01000000000000000000000000000000000111111111111111111111]
br_ln159      (br            ) [ 00000000000000000000000000000000000000000000000000000000]
r_V_1         (mul           ) [ 01000000000000000000000000000000000000100000000000000000]
tmp           (bitselect     ) [ 01000000000000000000000000000000000000100000000000000000]
sext_ln1118   (sext          ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_s    (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln135     (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_1    (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln135_1   (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_2    (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln135_2   (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_3    (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln135_3   (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_4    (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln135_4   (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_5    (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln135_5   (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln135      (or            ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln135_1    (or            ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln135_2    (or            ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln135_3    (or            ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln135_4    (or            ) [ 01000000000000000000000000000000000000111111111111111111]
br_ln138      (br            ) [ 01000000000000000000000000000000000000111111111111111111]
trunc_ln4     (partselect    ) [ 01000000000000000000000000000000000000010000000000000000]
tmp_59        (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln155     (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln155     (and           ) [ 01000000000000000000000000000000000000011111111111111111]
exp_r_V       (call          ) [ 01000000000000000000000000000000000000100000000000000001]
br_ln161      (br            ) [ 01000000000000000000000000000000000000000000000000000011]
br_ln153      (br            ) [ 00000000000000000000000000000000000000000000000000000000]
r_V_2         (phi           ) [ 01000000000000000000000000000000000000000000000000000001]
select_ln174  (select        ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln174      (br            ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln1499   (icmp          ) [ 01000000000000000000000000000000000000000000000000000001]
br_ln166      (br            ) [ 00000000000000000000000000000000000000000000000000000000]
r_V_3         (sub           ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_10   (bitset        ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln169      (br            ) [ 00000000000000000000000000000000000000000000000000000000]
UnifiedRetVal (phi           ) [ 01000000000000000000000000000000000000000000000000000001]
ret_ln186     (ret           ) [ 00000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_log_inverse_lut_table_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_inverse_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_x_msb_4_table_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i33.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i33.i34"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log<67, 17>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i74.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i88.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i74.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_core<32, 16, 50>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="y_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="19" slack="0"/>
<pin id="88" dir="0" index="1" bw="19" slack="0"/>
<pin id="89" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="r_is_neg_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="19"/>
<pin id="100" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="r_is_neg_1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_is_neg_1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="33"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_is_neg_1/35 "/>
</bind>
</comp>

<comp id="110" class="1005" name="r_V_2_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="17"/>
<pin id="112" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="r_V_2 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_V_2_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="17"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_2/55 "/>
</bind>
</comp>

<comp id="121" class="1005" name="UnifiedRetVal_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="UnifiedRetVal_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="54"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="32" slack="1"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="32" slack="0"/>
<pin id="136" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="10" bw="1" slack="54"/>
<pin id="138" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="12" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/55 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_log_67_17_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="67" slack="0"/>
<pin id="146" dir="0" index="1" bw="67" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="67" slack="0"/>
<pin id="149" dir="0" index="4" bw="63" slack="0"/>
<pin id="150" dir="0" index="5" bw="60" slack="0"/>
<pin id="151" dir="0" index="6" bw="55" slack="0"/>
<pin id="152" dir="0" index="7" bw="50" slack="0"/>
<pin id="153" dir="1" index="8" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ln_x_V/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_exp_core_32_16_50_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="42" slack="1"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="0" index="3" bw="32" slack="0"/>
<pin id="166" dir="0" index="4" bw="46" slack="0"/>
<pin id="167" dir="0" index="5" bw="50" slack="0"/>
<pin id="168" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_r_V/39 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln612_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="19" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln63_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln1498_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x_e_1_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_e_1_V/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xs_V_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xs_V_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_Result_9_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="33" slack="0"/>
<pin id="209" dir="0" index="1" bw="33" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln178_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="33" slack="0"/>
<pin id="220" dir="0" index="2" bw="33" slack="0"/>
<pin id="221" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_l_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="67" slack="0"/>
<pin id="226" dir="0" index="1" bw="33" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_V/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="ln_x_s_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="67" slack="0"/>
<pin id="235" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ln_x_s_V/33 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln84_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="33"/>
<pin id="239" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/34 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln84_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/34 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_57_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="19" slack="33"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/34 "/>
</bind>
</comp>

<comp id="253" class="1004" name="and_ln84_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84/34 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln1116_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="56" slack="1"/>
<pin id="261" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/34 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln1118_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="19" slack="33"/>
<pin id="264" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/34 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="56" slack="0"/>
<pin id="267" dir="0" index="1" bw="19" slack="0"/>
<pin id="268" dir="1" index="2" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/34 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="74" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/37 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln1118_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="74" slack="1"/>
<pin id="281" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/38 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="74" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/38 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln135_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/38 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="74" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/38 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln135_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_1/38 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="74" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/38 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln135_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_2/38 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Result_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="74" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/38 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln135_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_3/38 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="74" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/38 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln135_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_4/38 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="74" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/38 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln135_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_5/38 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln135_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135/38 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln135_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135_1/38 "/>
</bind>
</comp>

<comp id="372" class="1004" name="or_ln135_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135_2/38 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln135_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135_3/38 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln135_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135_4/38 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="42" slack="0"/>
<pin id="392" dir="0" index="1" bw="74" slack="1"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="8" slack="0"/>
<pin id="395" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/38 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_59_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="74" slack="1"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/38 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln155_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/38 "/>
</bind>
</comp>

<comp id="412" class="1004" name="and_ln155_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155/38 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln174_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="17"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/55 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln1499_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1499/55 "/>
</bind>
</comp>

<comp id="432" class="1004" name="r_V_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/55 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="0" index="3" bw="1" slack="0"/>
<pin id="443" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_10/55 "/>
</bind>
</comp>

<comp id="449" class="1005" name="y_V_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="19" slack="33"/>
<pin id="451" dir="1" index="1" bw="19" slack="33"/>
</pin_list>
<bind>
<opset="y_V_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="x_V_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="icmp_ln63_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="465" class="1005" name="icmp_ln1498_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_Result_7_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="474" class="1005" name="ln_x_s_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="56" slack="1"/>
<pin id="476" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="ln_x_s_V "/>
</bind>
</comp>

<comp id="479" class="1005" name="and_ln84_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln84 "/>
</bind>
</comp>

<comp id="484" class="1005" name="sext_ln1116_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="74" slack="1"/>
<pin id="486" dir="1" index="1" bw="74" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="489" class="1005" name="zext_ln1118_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="74" slack="1"/>
<pin id="491" dir="1" index="1" bw="74" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="494" class="1005" name="r_V_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="74" slack="1"/>
<pin id="496" dir="1" index="1" bw="74" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="511" class="1005" name="or_ln135_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln135_4 "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="42" slack="1"/>
<pin id="517" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="and_ln155_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="16"/>
<pin id="522" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="and_ln155 "/>
</bind>
</comp>

<comp id="525" class="1005" name="exp_r_V_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="84" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="142"><net_src comp="121" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="143"><net_src comp="121" pin="1"/><net_sink comp="126" pin=10"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="169"><net_src comp="78" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="161" pin=5"/></net>

<net id="177"><net_src comp="86" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="92" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="92" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="222"><net_src comp="207" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="198" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="217" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="236"><net_src comp="144" pin="8"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="240" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="279" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="279" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="279" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="279" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="279" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="342" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="316" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="329" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="290" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="355" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="303" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="366" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="384" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="114" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="3"/><net_sink comp="126" pin=8"/></net>

<net id="430"><net_src comp="114" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="114" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="34" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="448"><net_src comp="438" pin="4"/><net_sink comp="126" pin=2"/></net>

<net id="452"><net_src comp="86" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="459"><net_src comp="92" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="464"><net_src comp="178" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="184" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="190" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="477"><net_src comp="233" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="482"><net_src comp="253" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="487"><net_src comp="259" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="492"><net_src comp="262" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="497"><net_src comp="265" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="504"><net_src comp="271" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="514"><net_src comp="384" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="390" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="523"><net_src comp="412" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="528"><net_src comp="161" pin="6"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: log_apfixed_reduce_log_inverse_lut_table_array_V | {}
	Port: log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V | {}
	Port: f_x_msb_4_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: pow<32, 16> : x_V | {1 }
	Port: pow<32, 16> : y_V | {1 }
	Port: pow<32, 16> : log_apfixed_reduce_log_inverse_lut_table_array_V | {3 4 }
	Port: pow<32, 16> : log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V | {16 17 }
	Port: pow<32, 16> : log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V | {31 32 }
	Port: pow<32, 16> : log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V | {16 17 }
	Port: pow<32, 16> : log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V | {31 32 }
	Port: pow<32, 16> : log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V | {31 32 }
	Port: pow<32, 16> : f_x_msb_4_table_V | {39 40 }
	Port: pow<32, 16> : f_x_msb_3_table_V | {39 40 }
	Port: pow<32, 16> : f_x_msb_2_table_V | {43 44 }
	Port: pow<32, 16> : exp_x_msb_1_table_V | {48 49 }
  - Chain level:
	State 1
		icmp_ln63 : 1
		br_ln65 : 1
		br_ln81 : 2
	State 2
		xs_V_1 : 1
		p_Result_9 : 2
		select_ln178 : 3
		x_l_V : 4
		ln_x_V : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		ln_x_s_V : 1
	State 34
		icmp_ln84 : 1
		and_ln84 : 2
		r_V_1 : 1
	State 35
		br_ln159 : 1
	State 36
	State 37
		tmp : 1
	State 38
		p_Result_s : 1
		xor_ln135 : 2
		p_Result_1 : 1
		xor_ln135_1 : 2
		p_Result_2 : 1
		xor_ln135_2 : 2
		p_Result_3 : 1
		xor_ln135_3 : 2
		p_Result_4 : 1
		xor_ln135_4 : 2
		p_Result_5 : 1
		xor_ln135_5 : 2
		or_ln135 : 2
		or_ln135_1 : 2
		or_ln135_2 : 2
		or_ln135_3 : 2
		or_ln135_4 : 2
		br_ln138 : 2
		xor_ln155 : 1
		and_ln155 : 2
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		r_V_2 : 1
		select_ln174 : 2
		icmp_ln1499 : 2
		br_ln166 : 3
		r_V_3 : 2
		p_Result_10 : 3
		UnifiedRetVal : 4
		ret_ln186 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |     grp_log_67_17_s_fu_144     |    38   | 11.9343 |  10103  |   3285  |
|          | grp_exp_core_32_16_50_s_fu_161 |    23   |   6.03  |   2021  |   1134  |
|----------|--------------------------------|---------|---------|---------|---------|
|    mul   |           grp_fu_265           |    9    |    0    |   317   |   207   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln63_fu_178        |    0    |    0    |    0    |    13   |
|   icmp   |       icmp_ln1498_fu_184       |    0    |    0    |    0    |    20   |
|          |        icmp_ln84_fu_240        |    0    |    0    |    0    |    20   |
|          |       icmp_ln1499_fu_426       |    0    |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |       select_ln178_fu_217      |    0    |    0    |    0    |    33   |
|          |       select_ln174_fu_418      |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    sub   |          xs_V_1_fu_201         |    0    |    0    |    0    |    32   |
|          |          r_V_3_fu_432          |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        xor_ln135_fu_290        |    0    |    0    |    0    |    2    |
|          |       xor_ln135_1_fu_303       |    0    |    0    |    0    |    2    |
|          |       xor_ln135_2_fu_316       |    0    |    0    |    0    |    2    |
|    xor   |       xor_ln135_3_fu_329       |    0    |    0    |    0    |    2    |
|          |       xor_ln135_4_fu_342       |    0    |    0    |    0    |    2    |
|          |       xor_ln135_5_fu_355       |    0    |    0    |    0    |    2    |
|          |        xor_ln155_fu_406        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln135_fu_360        |    0    |    0    |    0    |    2    |
|          |        or_ln135_1_fu_366       |    0    |    0    |    0    |    2    |
|    or    |        or_ln135_2_fu_372       |    0    |    0    |    0    |    2    |
|          |        or_ln135_3_fu_378       |    0    |    0    |    0    |    2    |
|          |        or_ln135_4_fu_384       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln84_fu_253        |    0    |    0    |    0    |    2    |
|          |        and_ln155_fu_412        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |       y_V_read_read_fu_86      |    0    |    0    |    0    |    0    |
|          |       x_V_read_read_fu_92      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       trunc_ln612_fu_174       |    0    |    0    |    0    |    0    |
|   trunc  |         ln_x_s_V_fu_233        |    0    |    0    |    0    |    0    |
|          |        trunc_ln84_fu_237       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        p_Result_7_fu_190       |    0    |    0    |    0    |    0    |
|          |          tmp_57_fu_246         |    0    |    0    |    0    |    0    |
|          |           tmp_fu_271           |    0    |    0    |    0    |    0    |
|          |        p_Result_s_fu_282       |    0    |    0    |    0    |    0    |
| bitselect|        p_Result_1_fu_295       |    0    |    0    |    0    |    0    |
|          |        p_Result_2_fu_308       |    0    |    0    |    0    |    0    |
|          |        p_Result_3_fu_321       |    0    |    0    |    0    |    0    |
|          |        p_Result_4_fu_334       |    0    |    0    |    0    |    0    |
|          |        p_Result_5_fu_347       |    0    |    0    |    0    |    0    |
|          |          tmp_59_fu_399         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         x_e_1_V_fu_198         |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln1116_fu_259       |    0    |    0    |    0    |    0    |
|          |       sext_ln1118_fu_279       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  bitset  |        p_Result_9_fu_207       |    0    |    0    |    0    |    0    |
|          |       p_Result_10_fu_438       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          x_l_V_fu_224          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |       zext_ln1118_fu_262       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|        trunc_ln4_fu_390        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    70   | 17.9643 |  12441  |   4856  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_121|   32   |
|  and_ln155_reg_520  |    1   |
|   and_ln84_reg_479  |    1   |
|   exp_r_V_reg_525   |   32   |
| icmp_ln1498_reg_465 |    1   |
|  icmp_ln63_reg_461  |    1   |
|   ln_x_s_V_reg_474  |   56   |
|  or_ln135_4_reg_511 |    1   |
|  p_Result_7_reg_469 |    1   |
|    r_V_1_reg_494    |   74   |
|    r_V_2_reg_110    |   32   |
|  r_is_neg_1_reg_98  |    1   |
| sext_ln1116_reg_484 |   74   |
|     tmp_reg_501     |    1   |
|  trunc_ln4_reg_515  |   42   |
|   x_V_read_reg_456  |   32   |
|   y_V_read_reg_449  |   19   |
| zext_ln1118_reg_489 |   74   |
+---------------------+--------+
|        Total        |   475  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   r_is_neg_1_reg_98   |  p0  |   2  |   1  |    2   ||    9    |
| UnifiedRetVal_reg_121 |  p0  |   2  |  32  |   64   |
|       grp_fu_265      |  p0  |   2  |  56  |   112  ||    9    |
|       grp_fu_265      |  p1  |   2  |  19  |   38   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   216  ||  2.412  ||    27   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   70   |   17   |  12441 |  4856  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   475  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   70   |   20   |  12916 |  4883  |
+-----------+--------+--------+--------+--------+
