{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768272684387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768272684387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 21:51:23 2026 " "Processing started: Mon Jan 12 21:51:23 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768272684387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272684387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272684387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768272684643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768272684643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logger.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/logger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Logger " "Found entity 1: Logger" {  } { { "src/Logger.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/src/Logger.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../envs/de1-soc/top.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689946 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 memory_map.sv(114) " "Verilog HDL Expression warning at memory_map.sv(114): truncated literal to match 5 bits" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1768272689948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_map " "Found entity 1: memory_map" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/alu_aludecoder/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/alu_aludecoder/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder " "Found entity 1: ALUdecoder" {  } { { "../src/ALU_ALUdecoder/ALUdecoder.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/alu_aludecoder/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/alu_aludecoder/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU_ALUdecoder/ALU.v" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/registerfile.v 0 0 " "Found 0 design units, including 0 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/registerfile.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/memoryloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/memoryloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryLoader " "Found entity 1: MemoryLoader" {  } { { "../src/Instruction_Decode/MemoryLoader.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/MemoryLoader.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/instruction_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/instruction_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decode " "Found entity 1: Instruction_Decode" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 utoss_riscv " "Found entity 1: utoss_riscv" {  } { { "../src/utoss_riscv.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../src/fetch.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/fetch.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE ControlFSM.sv(21) " "Verilog HDL Declaration information at ControlFSM.sv(21): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768272689968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/controlfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/controlfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlFSM " "Found entity 1: ControlFSM" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_bus_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_bus_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bus_master " "Found entity 1: uart_bus_master" {  } { { "uart_bus_master.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_bus_master.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "RegisterFile.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768272689980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272689980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768272690049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "../envs/de1-soc/top.sv" "u_uart" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:u_uart\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:u_uart\|uart_tx:uart_tx_inst\"" {  } { { "uart.sv" "uart_tx_inst" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 uart_tx.sv(48) " "Verilog HDL assignment warning at uart_tx.sv(48): truncated value with size 32 to match size of target (19)" {  } { { "uart_tx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768272690090 "|top|uart:u_uart|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 uart_tx.sv(64) " "Verilog HDL assignment warning at uart_tx.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "uart_tx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768272690090 "|top|uart:u_uart|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:u_uart\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:u_uart\|uart_rx:uart_rx_inst\"" {  } { { "uart.sv" "uart_rx_inst" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 uart_rx.sv(78) " "Verilog HDL assignment warning at uart_rx.sv(78): truncated value with size 32 to match size of target (19)" {  } { { "uart_rx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768272690103 "|top|uart:u_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 uart_rx.sv(91) " "Verilog HDL assignment warning at uart_rx.sv(91): truncated value with size 32 to match size of target (19)" {  } { { "uart_rx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768272690103 "|top|uart:u_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 uart_rx.sv(109) " "Verilog HDL assignment warning at uart_rx.sv(109): truncated value with size 32 to match size of target (19)" {  } { { "uart_rx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768272690104 "|top|uart:u_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 uart_rx.sv(112) " "Verilog HDL assignment warning at uart_rx.sv(112): truncated value with size 32 to match size of target (19)" {  } { { "uart_rx.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768272690104 "|top|uart:u_uart|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_bus_master uart_bus_master:u_master " "Elaborating entity \"uart_bus_master\" for hierarchy \"uart_bus_master:u_master\"" {  } { { "../envs/de1-soc/top.sv" "u_master" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690116 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_bus_master.sv(164) " "Verilog HDL Case Statement information at uart_bus_master.sv(164): all case item expressions in this case statement are onehot" {  } { { "uart_bus_master.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_bus_master.sv" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1768272690128 "|top|uart_bus_master:u_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_map memory_map:u_mem " "Elaborating entity \"memory_map\" for hierarchy \"memory_map:u_mem\"" {  } { { "../envs/de1-soc/top.sv" "u_mem" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690216 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 511 memory_map.sv(92) " "Verilog HDL warning at memory_map.sv(92): number of words (20) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 92 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1768272690223 "|top|memory_map:u_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 511 memory_map.sv(93) " "Verilog HDL warning at memory_map.sv(93): number of words (20) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 93 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1768272690224 "|top|memory_map:u_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 511 memory_map.sv(94) " "Verilog HDL warning at memory_map.sv(94): number of words (20) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 94 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1768272690225 "|top|memory_map:u_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 511 memory_map.sv(95) " "Verilog HDL warning at memory_map.sv(95): number of words (20) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 95 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1768272690225 "|top|memory_map:u_mem"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "memory_map.sv(110) " "Verilog HDL Case Statement warning at memory_map.sv(110): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 110 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1768272690232 "|top|memory_map:u_mem"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "memory_map.sv(123) " "Verilog HDL Case Statement warning at memory_map.sv(123): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../envs/de1-soc/memory_map.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv" 123 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1768272690233 "|top|memory_map:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "utoss_riscv utoss_riscv:core " "Elaborating entity \"utoss_riscv\" for hierarchy \"utoss_riscv:core\"" {  } { { "../envs/de1-soc/top.sv" "core" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlFSM utoss_riscv:core\|ControlFSM:control_fsm " "Elaborating entity \"ControlFSM\" for hierarchy \"utoss_riscv:core\|ControlFSM:control_fsm\"" {  } { { "../src/utoss_riscv.sv" "control_fsm" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690307 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlFSM.sv(244) " "Verilog HDL Case Statement warning at ControlFSM.sv(244): incomplete case statement has no default case item" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 244 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1768272690310 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA ControlFSM.sv(146) " "Verilog HDL Always Construct warning at ControlFSM.sv(146): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768272690310 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB ControlFSM.sv(146) " "Verilog HDL Always Construct warning at ControlFSM.sv(146): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768272690310 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] ControlFSM.sv(146) " "Inferred latch for \"ALUSrcB\[0\]\" at ControlFSM.sv(146)" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690312 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] ControlFSM.sv(146) " "Inferred latch for \"ALUSrcB\[1\]\" at ControlFSM.sv(146)" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690312 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[0\] ControlFSM.sv(146) " "Inferred latch for \"ALUSrcA\[0\]\" at ControlFSM.sv(146)" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690312 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[1\] ControlFSM.sv(146) " "Inferred latch for \"ALUSrcA\[1\]\" at ControlFSM.sv(146)" {  } { { "../src/ControlFSM.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690312 "|top|utoss_riscv:core|ControlFSM:control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch utoss_riscv:core\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"utoss_riscv:core\|fetch:fetch\"" {  } { { "../src/utoss_riscv.sv" "fetch" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryLoader utoss_riscv:core\|MemoryLoader:MemLoad " "Elaborating entity \"MemoryLoader\" for hierarchy \"utoss_riscv:core\|MemoryLoader:MemLoad\"" {  } { { "../src/utoss_riscv.sv" "MemLoad" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decode utoss_riscv:core\|Instruction_Decode:instruction_decode " "Elaborating entity \"Instruction_Decode\" for hierarchy \"utoss_riscv:core\|Instruction_Decode:instruction_decode\"" {  } { { "../src/utoss_riscv.sv" "instruction_decode" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690339 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Instruction_Decode.sv(127) " "Verilog HDL Case Statement warning at Instruction_Decode.sv(127): incomplete case statement has no default case item" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1768272690341 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_ext Instruction_Decode.sv(127) " "Verilog HDL Always Construct warning at Instruction_Decode.sv(127): inferring latch(es) for variable \"imm_ext\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768272690342 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[0\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[0\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690343 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[1\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[1\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[2\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[2\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[3\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[3\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[4\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[4\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[5\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[5\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[6\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[6\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[7\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[7\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[8\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[8\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[9\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[9\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[10\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[10\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690344 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[11\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[11\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[12\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[12\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[13\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[13\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[14\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[14\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[15\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[15\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[16\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[16\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[17\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[17\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[18\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[18\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[19\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[19\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[20\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[20\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[21\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[21\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[22\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[22\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[23\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[23\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[24\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[24\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[25\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[25\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[26\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[26\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690345 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[27\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[27\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690346 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[28\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[28\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690346 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[29\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[29\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690346 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[30\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[30\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690346 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ext\[31\] Instruction_Decode.sv(127) " "Inferred latch for \"imm_ext\[31\]\" at Instruction_Decode.sv(127)" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690346 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdecoder utoss_riscv:core\|Instruction_Decode:instruction_decode\|ALUdecoder:instanceALUDec " "Elaborating entity \"ALUdecoder\" for hierarchy \"utoss_riscv:core\|Instruction_Decode:instruction_decode\|ALUdecoder:instanceALUDec\"" {  } { { "../src/Instruction_Decode/Instruction_Decode.sv" "instanceALUDec" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690353 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control ALUdecoder.sv(10) " "Verilog HDL Always Construct warning at ALUdecoder.sv(10): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ALU_ALUdecoder/ALUdecoder.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768272690354 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] ALUdecoder.sv(10) " "Inferred latch for \"alu_control\[0\]\" at ALUdecoder.sv(10)" {  } { { "../src/ALU_ALUdecoder/ALUdecoder.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690355 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] ALUdecoder.sv(10) " "Inferred latch for \"alu_control\[1\]\" at ALUdecoder.sv(10)" {  } { { "../src/ALU_ALUdecoder/ALUdecoder.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690355 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[2\] ALUdecoder.sv(10) " "Inferred latch for \"alu_control\[2\]\" at ALUdecoder.sv(10)" {  } { { "../src/ALU_ALUdecoder/ALUdecoder.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690355 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[3\] ALUdecoder.sv(10) " "Inferred latch for \"alu_control\[3\]\" at ALUdecoder.sv(10)" {  } { { "../src/ALU_ALUdecoder/ALUdecoder.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690355 "|top|utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile utoss_riscv:core\|registerFile:RegFile " "Elaborating entity \"registerFile\" for hierarchy \"utoss_riscv:core\|registerFile:RegFile\"" {  } { { "../src/utoss_riscv.sv" "RegFile" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU utoss_riscv:core\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"utoss_riscv:core\|ALU:alu\"" {  } { { "../src/utoss_riscv.sv" "alu" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logger utoss_riscv:core\|Logger:CoreLog " "Elaborating entity \"Logger\" for hierarchy \"utoss_riscv:core\|Logger:CoreLog\"" {  } { { "../src/utoss_riscv.sv" "CoreLog" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690532 ""}
{ "Error" "EVRFX_SV_UNSUPPORTED_FEATURE" "declaring string variables outside functions and tasks Logger.sv(21) " "SystemVerilog Unsupported Feature error at Logger.sv(21): Integrated Synthesis does not support declaring string variables outside functions and tasks" {  } { { "src/Logger.sv" "" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/src/Logger.sv" 21 0 0 } }  } 0 10911 "SystemVerilog Unsupported Feature error at %2!s!: Integrated Synthesis does not support %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690534 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "utoss_riscv:core\|Logger:CoreLog " "Can't elaborate user hierarchy \"utoss_riscv:core\|Logger:CoreLog\"" {  } { { "../src/utoss_riscv.sv" "CoreLog" { Text "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv" 213 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768272690534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/output_files/top.map.smsg " "Generated suppressed messages file E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768272690621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 12 21:51:30 2026 " "Processing ended: Mon Jan 12 21:51:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768272690621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768272690621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768272690621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272690621 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768272691318 ""}
