/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [49:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  reg [24:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[57] | in_data[8]) & in_data[14]);
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_2z) & celloutsig_1_0z[16]);
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_3z[0]) & celloutsig_1_4z);
  assign celloutsig_1_15z = ~((celloutsig_1_2z | in_data[137]) & celloutsig_1_0z[13]);
  assign celloutsig_1_18z = ~((celloutsig_1_1z[3] | celloutsig_1_15z) & celloutsig_1_11z);
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_5z) & _00_);
  assign celloutsig_1_19z = ~((celloutsig_1_12z | celloutsig_1_5z) & (celloutsig_1_12z | celloutsig_1_10z[17]));
  assign celloutsig_0_20z = ~((celloutsig_0_0z | celloutsig_0_5z) & (celloutsig_0_14z[1] | celloutsig_0_11z[10]));
  assign celloutsig_0_23z = ~((in_data[60] | celloutsig_0_0z) & (celloutsig_0_8z[1] | celloutsig_0_21z[42]));
  reg [2:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_4z[7], celloutsig_0_0z, celloutsig_0_18z };
  assign { _01_, _02_[1], _00_ } = _12_;
  assign celloutsig_1_7z = celloutsig_1_2z & ~(celloutsig_1_0z[16]);
  assign celloutsig_0_5z = in_data[92] & ~(in_data[89]);
  assign celloutsig_0_7z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_0z & ~(celloutsig_0_7z);
  assign celloutsig_1_3z = { celloutsig_1_0z[4:1], celloutsig_1_1z } % { 1'h1, in_data[125:117] };
  assign celloutsig_0_4z = { celloutsig_0_2z[13:6], celloutsig_0_2z[6], celloutsig_0_2z[6], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_0z } % { 1'h1, in_data[92:77], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[24:16], celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[17:8], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[64:55], celloutsig_0_18z, _01_, _02_[1], _00_, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_10z } % { 1'h1, celloutsig_0_9z[6:5], celloutsig_0_9z };
  assign celloutsig_0_29z = { out_data[41:40], out_data[36:34], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_14z } % { 1'h1, celloutsig_0_9z[12:10], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_1z = celloutsig_1_0z[11:6] % { 1'h1, in_data[190:186] };
  assign celloutsig_0_8z = ~ { celloutsig_0_4z[6:3], celloutsig_0_7z };
  assign celloutsig_0_14z = ~ { celloutsig_0_13z[9], celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_17z = ~ celloutsig_0_4z[14:11];
  assign celloutsig_0_22z = ~ celloutsig_0_21z[44:41];
  assign celloutsig_1_0z = ~ in_data[134:117];
  assign celloutsig_1_4z = celloutsig_1_3z[6] & celloutsig_1_2z;
  assign celloutsig_1_5z = celloutsig_1_4z & celloutsig_1_3z[1];
  assign celloutsig_0_18z = celloutsig_0_0z & in_data[51];
  assign celloutsig_1_2z = celloutsig_1_1z[5] & celloutsig_1_0z[8];
  always_latch
    if (clkin_data[32]) celloutsig_1_10z = 25'h0000000;
    else if (clkin_data[64]) celloutsig_1_10z = { celloutsig_1_0z[16:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z };
  assign { celloutsig_0_2z[6], celloutsig_0_2z[14:7], celloutsig_0_2z[3] } = ~ { celloutsig_0_18z, in_data[34:27], celloutsig_0_0z };
  assign { celloutsig_0_11z[2], celloutsig_0_11z[5:3], celloutsig_0_11z[12:7] } = ~ { celloutsig_0_7z, _01_, _02_[1], _00_, celloutsig_0_4z[12:8], celloutsig_0_0z };
  assign { celloutsig_0_21z[29], celloutsig_0_21z[27:25], celloutsig_0_21z[46:37], celloutsig_0_21z[49:48], celloutsig_0_21z[34:30], celloutsig_0_21z[47], celloutsig_0_21z[24:19] } = ~ { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_18z };
  assign { out_data[36:32], out_data[42:40] } = ~ { celloutsig_0_23z, celloutsig_0_22z, _01_, _02_[1], _00_ };
  assign { _02_[2], _02_[0] } = { _01_, _00_ };
  assign { celloutsig_0_11z[6], celloutsig_0_11z[1:0] } = { celloutsig_0_11z[7], celloutsig_0_11z[7], celloutsig_0_11z[2] };
  assign { celloutsig_0_21z[36:35], celloutsig_0_21z[28], celloutsig_0_21z[18:0] } = { celloutsig_0_21z[49:48], celloutsig_0_21z[29], celloutsig_0_21z[29], celloutsig_0_21z[29], celloutsig_0_21z[46:37], celloutsig_0_21z[49:48], celloutsig_0_21z[34:30] };
  assign { celloutsig_0_2z[5:4], celloutsig_0_2z[2:0] } = { celloutsig_0_2z[6], celloutsig_0_2z[6], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3] };
  assign { out_data[128], out_data[96], out_data[39:37], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[42:40], celloutsig_0_29z };
endmodule
