// Seed: 429246383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_2(
      id_4, id_3, id_5
  );
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wor  id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = 1;
endmodule
