# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../IntraLab_resources/adder_subtractor/Full_Adder_Subtractor_32bit.vhd" \
"../../../../Lab_1_adderSubtractor.srcs/sources_1/imports/adder_subtractor/Full_adder.vhd" \
"../../../../Lab_1_adderSubtractor.srcs/sim_1/new/Full_Adder_TB.vhd" \

# Do not sort compile order
nosort
