<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='435' ll='438' type='const llvm::MCRegisterClass &amp; llvm::MCRegisterInfo::getRegClass(unsigned int i) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='433'>/// Returns the register class associated with the enumeration
  /// value.  See class MCOperandInfo.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1454' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand10isRegClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1986' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser19ParseAMDGPURegisterERNS_12RegisterKindERjS3_S3_Pj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='668' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='951' u='c' c='_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='931' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR32RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='939' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getGPRMM16RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='947' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='992' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getMSA128RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1000' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getMSACtrlRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1008' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP0RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1016' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP2RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1024' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP3RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1032' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand14getACC64DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1040' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getHI32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1048' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getLO32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1056' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand9getCCRRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1064' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getHWRegsRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1071' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand17getCheriHWRegsRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1083' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getCheriRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1092' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand17getCheriReg0IsDDCEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3944' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser13expandMemInstERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='6358' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser6getRegEii'/>
<use f='llvm/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp' l='607' u='c' c='_ZL6getRegPKvjj'/>
<use f='llvm/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp' l='73' u='c' c='_ZL6getRegPKvjj'/>
