# Active SVF file /home/IC/Labs/Projects/syn/SYS_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Labs/Projects/syn/SYS_TOP.svf
# Timestamp : Mon Sep 29 21:59:20 2025
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Labs/Projects/syn } \
    { analyze { -format verilog -library WORK \{ /home/IC/Labs/Projects/rtl/ALU.v /home/IC/Labs/Projects/rtl/ASYNC_FIFO.v /home/IC/Labs/Projects/rtl/ClkDiv.v /home/IC/Labs/Projects/rtl/CLKDIV_MUX.v /home/IC/Labs/Projects/rtl/CLK_GATE.v /home/IC/Labs/Projects/rtl/data_sampling.v /home/IC/Labs/Projects/rtl/data_sync.v /home/IC/Labs/Projects/rtl/deserializer.v /home/IC/Labs/Projects/rtl/edge_bit_counter.v /home/IC/Labs/Projects/rtl/FIFO_DF_SYNC.v /home/IC/Labs/Projects/rtl/FIFO_MEM_CNTRL.v /home/IC/Labs/Projects/rtl/FIFO_RD.v /home/IC/Labs/Projects/rtl/FIFO_WR.v /home/IC/Labs/Projects/rtl/mux.v /home/IC/Labs/Projects/rtl/par_chk.v /home/IC/Labs/Projects/rtl/parity_calc.v /home/IC/Labs/Projects/rtl/PULSE_GEN.v /home/IC/Labs/Projects/rtl/RegFile.v /home/IC/Labs/Projects/rtl/RST_SYNC.v /home/IC/Labs/Projects/rtl/Serializer.v /home/IC/Labs/Projects/rtl/stp_chk.v /home/IC/Labs/Projects/rtl/strt_chk.v /home/IC/Labs/Projects/rtl/SYS_CTRL.v /home/IC/Labs/Projects/rtl/SYS_TOP.v /home/IC/Labs/Projects/rtl/UART.v /home/IC/Labs/Projects/rtl/UART_RX.v /home/IC/Labs/Projects/rtl/uart_rx_fsm.v /home/IC/Labs/Projects/rtl/UART_TX.v /home/IC/Labs/Projects/rtl/uart_tx_fsm.v \} } } } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_RST_SYNC } \
  -linked { RST_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ref_sync } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_UART_FIFO } \
  -linked { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_PULSE_GEN } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ClkDiv } \
  -linked { CLK_DIV } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/ClkDiv.v 12.309 } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { CLK_DIV } \
  -input { 7 IN0 } \
  -input { 1 IN1 } \
  -output { 8 OUT0_out } \
  -output { 8 OUT1_out } \
  -pre_resource { { 8 } sub_49 = SUB { { IN0 ZERO 8 } { IN1 ZERO 8 } } } \
  -pre_resource { { 8 } sub_43 = SUB { { IN0 ZERO 8 } { IN1 ZERO 8 } } } \
  -pre_assign { OUT0_out = { sub_49 ZERO 8 } } \
  -pre_assign { OUT1_out = { sub_43 ZERO 8 } } \
  -post_resource { { 8 } sub_43 = SUB { { IN0 ZERO 8 } { IN1 ZERO 8 } } } \
  -post_assign { OUT0_out = { sub_43 ZERO 8 } } \
  -post_assign { OUT1_out = { sub_43 ZERO 8 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_CLKDIV_MUX } \
  -linked { CLKDIV_MUX } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_UART } \
  -linked { UART } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_SYS_CTRL } \
  -linked { SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/SYS_CTRL.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_RegFile } \
  -linked { Register_File_8_x_16 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ALU } \
  -linked { ALU_16_bit } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3 } \
  -instance { u_FIFO_MEM_CNTRL } \
  -linked { FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3 } \
  -instance { u_wr_DF_SYNC } \
  -linked { FIFO_DF_SYNC_WIDTH3 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3 } \
  -instance { u_FIFO_WR } \
  -linked { FIFO_WR_WIDTH3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3 } \
  -instance { u_FIFO_RD } \
  -linked { FIFO_RD_WIDTH3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART } \
  -instance { u_tx } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART } \
  -instance { u_rx } \
  -linked { UART_RX } 

guide_instance_map \
  -design { UART_TX } \
  -instance { u_mux } \
  -linked { mux } 

guide_instance_map \
  -design { UART_TX } \
  -instance { u_parity_calc } \
  -linked { parity_calc } 

guide_instance_map \
  -design { UART_TX } \
  -instance { u_serializer } \
  -linked { serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/Serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { u_TX_FSM } \
  -linked { TX_FSM } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_RX_FSM } \
  -linked { RX_FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/uart_rx_fsm.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_edge_bit_counter } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_data_sampling } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_deserializer } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Projects/rtl/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_parity_check } \
  -linked { parity_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_stop_check } \
  -linked { stop_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { u_strt_check } \
  -linked { strt_check } 

guide_environment \
  { { elaborate { -library WORK SYS_TOP } } \
    { current_design SYS_TOP } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ClkDiv CLK_DIV_0 } \
    { U1_ClkDiv CLK_DIV_0 } \
    { U0_UART_FIFO/u_wr_DF_SYNC FIFO_DF_SYNC_WIDTH3_0 } \
    { U0_UART_FIFO/u_rd_DF_SYNC FIFO_DF_SYNC_WIDTH3_0 } \
    { U0_RST_SYNC RST_SYNC_NUM_STAGES2_0 } \
    { U1_RST_SYNC RST_SYNC_NUM_STAGES2_0 } } 

guide_transformation \
  -design { ALU_16_bit } \
  -type { share } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 1 src6 } \
  -output { 1 src5 } \
  -output { 1 src4 } \
  -pre_resource { { 1 } eq_88 = EQ { { src1 } { src2 } } } \
  -pre_resource { { 1 } gt_95 = UGT { { src1 } { src2 } } } \
  -pre_resource { { 1 } lt_102 = ULT { { src1 } { src2 } } } \
  -pre_assign { src6 = { eq_88.out.1 } } \
  -pre_assign { src5 = { gt_95.out.1 } } \
  -pre_assign { src4 = { lt_102.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src6 = { r69.out.5 } } \
  -post_assign { src5 = { r69.out.3 } } \
  -post_assign { src4 = { r69.out.1 } } 

guide_transformation \
  -design { ALU_16_bit } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src3 } \
  -pre_resource { { 9 } add_48 = UADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src3 = { add_48.out.1 } } \
  -post_resource { { 9 } add_48 = ADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src3 = { add_48.out.1 } } 

guide_transformation \
  -design { ALU_16_bit } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src9 } \
  -pre_resource { { 9 } sub_52 = USUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src9 = { sub_52.out.1 } } \
  -post_resource { { 9 } sub_52 = SUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src9 = { sub_52.out.1 } } 

guide_transformation \
  -design { ALU_16_bit } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 16 src8 } \
  -pre_resource { { 16 } mult_56 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -pre_assign { src8 = { mult_56.out.1 } } \
  -post_resource { { 16 } mult_56 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -post_assign { src8 = { mult_56.out.1 } } 

guide_transformation \
  -design { ALU_16_bit } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 8 src7 } \
  -pre_resource { { 8 } div_60 = UDIV { { src1 } { src2 } } } \
  -pre_assign { src7 = { div_60.out.1 } } \
  -post_resource { { 8 } div_60 = UDIV { { src1 } { src2 } } } \
  -post_assign { src7 = { div_60.out.1 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 4 src131 } \
  -output { 1 src133 } \
  -pre_resource { { 1 } lte_25 = ULTE { { src131 } { `b1000 } } } \
  -pre_assign { src133 = { lte_25.out.1 } } \
  -post_resource { { 1 0 } lte_25 = CMP2A { { src131 } { `b1000 } { 0 } { 1 } } } \
  -post_assign { src133 = { lte_25.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { tree } \
  -input { 1 src159 } \
  -input { 1 src160 } \
  -input { 1 src162 } \
  -output { 3 O1 } \
  -pre_resource { { 2 } add_57 = UADD { { src159 ZERO 2 } { src160 ZERO 2 } } } \
  -pre_resource { { 3 } add_57_2 = UADD { { add_57.out.1 ZERO 3 } { src162 ZERO 3 } } } \
  -pre_assign { O1 = { add_57_2 } } \
  -post_resource { { 3 } add_1_root_add_57_2 = UADD { { src160 ZERO 3 } { src162 ZERO 3 } { src159 } } } \
  -post_assign { O1 = { add_1_root_add_57_2 } } 

guide_transformation \
  -design { data_sampling } \
  -type { share } \
  -input { 5 src145 } \
  -output { 6 src147 } \
  -output { 6 src148 } \
  -pre_resource { { 6 } add_43 = UADD { { src145 ZERO 6 } { `b000010 } } } \
  -pre_resource { { 6 } add_55 = UADD { { src145 ZERO 6 } { `b000010 } } } \
  -pre_assign { src147 = { add_43.out.1 } } \
  -pre_assign { src148 = { add_55.out.1 } } \
  -post_resource { { 6 } r100 = ADD { { src145 ZERO 6 } { `b000010 } } } \
  -post_assign { src147 = { r100.out.1 } } \
  -post_assign { src148 = { r100.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { share } \
  -input { 6 src151 } \
  -input { 6 src147 } \
  -output { 1 src154 } \
  -output { 1 src155 } \
  -pre_resource { { 1 } eq_43 = EQ { { src151 } { src147 } } } \
  -pre_resource { { 1 } eq_55 = EQ { { src151 } { src147 } } } \
  -pre_assign { src154 = { eq_43.out.1 } } \
  -pre_assign { src155 = { eq_55.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r101 = CMP6 { { src151 } { src147 } { 0 } } } \
  -post_assign { src154 = { r101.out.5 } } \
  -post_assign { src155 = { r101.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src145 } \
  -output { 6 src150 } \
  -pre_resource { { 6 } sub_30 = USUB { { src145 ZERO 6 } { `b000001 } } } \
  -pre_assign { src150 = { sub_30.out.1 } } \
  -post_resource { { 6 } sub_30 = SUB { { src145 ZERO 6 } { `b000001 } } } \
  -post_assign { src150 = { sub_30.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src151 } \
  -input { 32 src156 } \
  -output { 1 src157 } \
  -pre_resource { { 1 } eq_30 = EQ { { src151 ZERO 32 } { src156 } } } \
  -pre_assign { src157 = { eq_30.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_30 = CMP6 { { src151 ZERO 32 } { src156 } { 0 } } } \
  -post_assign { src157 = { eq_30.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src151 } \
  -input { 5 src145 } \
  -output { 1 src152 } \
  -pre_resource { { 1 } eq_34 = EQ { { src151 } { src145 ZERO 6 } } } \
  -pre_assign { src152 = { eq_34.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_34 = CMP6 { { src151 } { src145 ZERO 6 } { 0 } } } \
  -post_assign { src152 = { eq_34.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src145 } \
  -output { 6 src153 } \
  -pre_resource { { 6 } add_38 = UADD { { src145 ZERO 6 } { `b000001 } } } \
  -pre_assign { src153 = { add_38.out.1 } } \
  -post_resource { { 6 } add_38 = ADD { { src145 ZERO 6 } { `b000001 } } } \
  -post_assign { src153 = { add_38.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src151 } \
  -input { 6 src153 } \
  -output { 1 src158 } \
  -pre_resource { { 1 } eq_38 = EQ { { src151 } { src153 } } } \
  -pre_assign { src158 = { eq_38.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_38 = CMP6 { { src151 } { src153 } { 0 } } } \
  -post_assign { src158 = { eq_38.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 1 src160 } \
  -input { 1 src162 } \
  -input { 1 src159 } \
  -output { 3 src163 } \
  -pre_resource { { 3 } add_1_root_add_57_2 = UADD { { src160 ZERO 3 } { src162 ZERO 3 } { src159 } } } \
  -pre_assign { src163 = { add_1_root_add_57_2.out.1 } } \
  -post_resource { { 3 } add_1_root_add_57_2 = ADD { { src160 ZERO 3 } { src162 ZERO 3 } { src159 } } } \
  -post_assign { src163 = { add_1_root_add_57_2.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src175 } \
  -output { 7 src177 } \
  -pre_resource { { 7 } sub_25 = USUB { { src175 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src177 = { sub_25.out.1 } } \
  -post_resource { { 7 } sub_25 = SUB { { src175 ZERO 7 } { `b0000001 } } } \
  -post_assign { src177 = { sub_25.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src178 } \
  -input { 32 src179 } \
  -output { 1 src180 } \
  -pre_resource { { 1 } eq_25 = EQ { { src178 ZERO 32 } { src179 } } } \
  -pre_assign { src180 = { eq_25.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_25 = CMP6 { { src178 ZERO 32 } { src179 } { 0 } } } \
  -post_assign { src180 = { eq_25.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 4 src181 } \
  -output { 4 src182 } \
  -pre_resource { { 4 } add_28 = UADD { { src181 } { `b0001 } } } \
  -pre_assign { src182 = { add_28.out.1 } } \
  -post_resource { { 4 } add_28 = ADD { { src181 } { `b0001 } } } \
  -post_assign { src182 = { add_28.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src178 } \
  -output { 6 src183 } \
  -pre_resource { { 6 } add_31 = UADD { { src178 } { `b000001 } } } \
  -pre_assign { src183 = { add_31.out.1 } } \
  -post_resource { { 6 } add_31 = ADD { { src178 } { `b000001 } } } \
  -post_assign { src183 = { add_31.out.1 } } 

guide_transformation \
  -design { RX_FSM } \
  -type { share } \
  -input { 6 src193 } \
  -output { 7 src196 } \
  -output { 7 src207 } \
  -output { 7 src206 } \
  -output { 7 src210 } \
  -output { 7 src195 } \
  -output { 7 src204 } \
  -output { 7 src209 } \
  -pre_resource { { 7 } sub_92 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_110 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_127 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_144 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_203 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_235 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_255 = USUB { { src193 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src196 = { sub_92.out.1 } } \
  -pre_assign { src207 = { sub_110.out.1 } } \
  -pre_assign { src206 = { sub_127.out.1 } } \
  -pre_assign { src210 = { sub_144.out.1 } } \
  -pre_assign { src195 = { sub_203.out.1 } } \
  -pre_assign { src204 = { sub_235.out.1 } } \
  -pre_assign { src209 = { sub_255.out.1 } } \
  -post_resource { { 7 } r111 = SUB { { src193 ZERO 7 } { `b0000001 } } } \
  -post_assign { src196 = { r111.out.1 } } \
  -post_assign { src207 = { r111.out.1 } } \
  -post_assign { src206 = { r111.out.1 } } \
  -post_assign { src210 = { r111.out.1 } } \
  -post_assign { src195 = { r111.out.1 } } \
  -post_assign { src204 = { r111.out.1 } } \
  -post_assign { src209 = { r111.out.1 } } 

guide_transformation \
  -design { RX_FSM } \
  -type { share } \
  -input { 6 src197 } \
  -input { 32 src201 } \
  -input { 32 src217 } \
  -input { 32 src215 } \
  -input { 32 src222 } \
  -input { 32 src199 } \
  -input { 32 src212 } \
  -input { 32 src220 } \
  -output { 1 src202 } \
  -output { 1 src218 } \
  -output { 1 src216 } \
  -output { 1 src223 } \
  -output { 1 src200 } \
  -output { 1 src213 } \
  -output { 1 src221 } \
  -pre_resource { { 1 } eq_92_2 = EQ { { src197 ZERO 32 } { src201 } } } \
  -pre_resource { { 1 } eq_110_2 = EQ { { src197 ZERO 32 } { src217 } } } \
  -pre_resource { { 1 } eq_127_2 = EQ { { src197 ZERO 32 } { src215 } } } \
  -pre_resource { { 1 } eq_144 = EQ { { src197 ZERO 32 } { src222 } } } \
  -pre_resource { { 1 } eq_203 = EQ { { src197 ZERO 32 } { src199 } } } \
  -pre_resource { { 1 } eq_235 = EQ { { src197 ZERO 32 } { src212 } } } \
  -pre_resource { { 1 } eq_255 = EQ { { src197 ZERO 32 } { src220 } } } \
  -pre_assign { src202 = { eq_92_2.out.1 } } \
  -pre_assign { src218 = { eq_110_2.out.1 } } \
  -pre_assign { src216 = { eq_127_2.out.1 } } \
  -pre_assign { src223 = { eq_144.out.1 } } \
  -pre_assign { src200 = { eq_203.out.1 } } \
  -pre_assign { src213 = { eq_235.out.1 } } \
  -pre_assign { src221 = { eq_255.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r112 = CMP6 { { src197 ZERO 32 } { src220 } { 0 } } } \
  -post_assign { src202 = { r112.out.5 } } \
  -post_assign { src218 = { r112.out.5 } } \
  -post_assign { src216 = { r112.out.5 } } \
  -post_assign { src223 = { r112.out.5 } } \
  -post_assign { src200 = { r112.out.5 } } \
  -post_assign { src213 = { r112.out.5 } } \
  -post_assign { src221 = { r112.out.5 } } 

guide_transformation \
  -design { RX_FSM } \
  -type { share } \
  -input { 5 src190 } \
  -output { 6 src192 } \
  -output { 6 src205 } \
  -output { 6 src203 } \
  -output { 6 src208 } \
  -pre_resource { { 6 } add_198 = UADD { { src190 ZERO 6 } { `b000010 } } } \
  -pre_resource { { 6 } add_219 = UADD { { src190 ZERO 6 } { `b000010 } } } \
  -pre_resource { { 6 } add_230 = UADD { { src190 ZERO 6 } { `b000010 } } } \
  -pre_resource { { 6 } add_251 = UADD { { src190 ZERO 6 } { `b000010 } } } \
  -pre_assign { src192 = { add_198.out.1 } } \
  -pre_assign { src205 = { add_219.out.1 } } \
  -pre_assign { src203 = { add_230.out.1 } } \
  -pre_assign { src208 = { add_251.out.1 } } \
  -post_resource { { 6 } r113 = ADD { { src190 ZERO 6 } { `b000010 } } } \
  -post_assign { src192 = { r113.out.1 } } \
  -post_assign { src205 = { r113.out.1 } } \
  -post_assign { src203 = { r113.out.1 } } \
  -post_assign { src208 = { r113.out.1 } } 

guide_transformation \
  -design { RX_FSM } \
  -type { share } \
  -input { 6 src197 } \
  -input { 6 src192 } \
  -output { 1 src198 } \
  -output { 1 src214 } \
  -output { 1 src211 } \
  -output { 1 src219 } \
  -pre_resource { { 1 } gte_198 = UGTE { { src197 } { src192 } } } \
  -pre_resource { { 1 } gte_219 = UGTE { { src197 } { src192 } } } \
  -pre_resource { { 1 } gte_230 = UGTE { { src197 } { src192 } } } \
  -pre_resource { { 1 } gte_251 = UGTE { { src197 } { src192 } } } \
  -pre_assign { src198 = { gte_198.out.1 } } \
  -pre_assign { src214 = { gte_219.out.1 } } \
  -pre_assign { src211 = { gte_230.out.1 } } \
  -pre_assign { src219 = { gte_251.out.1 } } \
  -post_resource { { 1 0 } r114 = CMP2A { { src192 } { src197 } { 0 } { 1 } } } \
  -post_assign { src198 = { r114.out.1 } } \
  -post_assign { src214 = { r114.out.1 } } \
  -post_assign { src211 = { r114.out.1 } } \
  -post_assign { src219 = { r114.out.1 } } 

guide_transformation \
  -design { serializer } \
  -type { map } \
  -input { 3 src272 } \
  -output { 3 src274 } \
  -pre_resource { { 3 } add_48 = UADD { { src272 } { `b001 } } } \
  -pre_assign { src274 = { add_48.out.1 } } \
  -post_resource { { 3 } add_48 = ADD { { src272 } { `b001 } } } \
  -post_assign { src274 = { add_48.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { share } \
  -input { 8 src297 } \
  -input { 32 src298 } \
  -output { 1 src300 } \
  -output { 1 src299 } \
  -pre_resource { { 1 } eq_43 = EQ { { src297 ZERO 32 } { src298 } } } \
  -pre_resource { { 1 } eq_49 = EQ { { src297 ZERO 32 } { src298 } } } \
  -pre_assign { src300 = { eq_43.out.1 } } \
  -pre_assign { src299 = { eq_49.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r74 = CMP6 { { src297 ZERO 32 } { src298 } { 0 } } } \
  -post_assign { src300 = { r74.out.5 } } \
  -post_assign { src299 = { r74.out.5 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src290 } \
  -input { 7 src291 } \
  -output { 8 src292 } \
  -pre_resource { { 8 } sub_25 = USUB { { src290 } { src291 ZERO 8 } } } \
  -pre_assign { src292 = { sub_25.out.1 } } \
  -post_resource { { 8 } sub_25 = SUB { { src290 } { src291 ZERO 8 } } } \
  -post_assign { src292 = { sub_25.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src290 } \
  -output { 1 src294 } \
  -pre_resource { { 1 } gt_26 = UGT { { src290 } { `b00000001 } } } \
  -pre_assign { src294 = { gt_26.out.1 } } \
  -post_resource { { 1 0 } gt_26 = CMP2A { { `b00000001 } { src290 } { 0 } { 0 } } } \
  -post_assign { src294 = { gt_26.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 7 src291 } \
  -output { 8 src295 } \
  -pre_resource { { 8 } sub_43 = USUB { { src291 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src295 = { sub_43.out.1 } } \
  -post_resource { { 8 } sub_43 = SUB { { src291 ZERO 8 } { `b00000001 } } } \
  -post_assign { src295 = { sub_43.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src292 } \
  -output { 9 src296 } \
  -pre_resource { { 9 } sub_49_2 = USUB { { src292 ZERO 9 } { `b000000001 } } } \
  -pre_assign { src296 = { sub_49_2.out.1 } } \
  -post_resource { { 9 } sub_49_2 = SUB { { src292 ZERO 9 } { `b000000001 } } } \
  -post_assign { src296 = { sub_49_2.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src297 } \
  -input { 32 src301 } \
  -output { 1 src302 } \
  -pre_resource { { 1 } eq_49_2 = EQ { { src297 ZERO 32 } { src301 } } } \
  -pre_assign { src302 = { eq_49_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_49_2 = CMP6 { { src297 ZERO 32 } { src301 } { 0 } } } \
  -post_assign { src302 = { eq_49_2.out.5 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src297 } \
  -output { 8 src303 } \
  -pre_resource { { 8 } add_56 = UADD { { src297 } { `b00000001 } } } \
  -pre_assign { src303 = { add_56.out.1 } } \
  -post_resource { { 8 } add_56 = ADD { { src297 } { `b00000001 } } } \
  -post_assign { src303 = { add_56.out.1 } } 

guide_transformation \
  -design { FIFO_RD_WIDTH3 } \
  -type { map } \
  -input { 4 src320 } \
  -input { 4 src321 } \
  -output { 1 src322 } \
  -pre_resource { { 1 } eq_16 = EQ { { src320 } { src321 } } } \
  -pre_assign { src322 = { eq_16.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_16 = CMP6 { { src320 } { src321 } { 0 } } } \
  -post_assign { src322 = { eq_16.out.5 } } 

guide_transformation \
  -design { FIFO_RD_WIDTH3 } \
  -type { map } \
  -input { 4 src323 } \
  -input { 1 src324 } \
  -output { 4 src325 } \
  -pre_resource { { 4 } add_17 = UADD { { src323 } { src324 ZERO 4 } } } \
  -pre_assign { src325 = { add_17.out.1 } } \
  -post_resource { { 4 } add_17 = ADD { { src323 } { src324 ZERO 4 } } } \
  -post_assign { src325 = { add_17.out.1 } } 

guide_transformation \
  -design { FIFO_WR_WIDTH3 } \
  -type { map } \
  -input { 4 src326 } \
  -output { 4 src328 } \
  -pre_resource { { 4 } add_19 = UADD { { src326 } { `b0001 } } } \
  -pre_assign { src328 = { add_19.out.1 } } \
  -post_resource { { 4 } add_19 = ADD { { src326 } { `b0001 } } } \
  -post_assign { src328 = { add_19.out.1 } } 

guide_transformation \
  -design { FIFO_WR_WIDTH3 } \
  -type { map } \
  -input { 2 src329 } \
  -input { 2 src330 } \
  -output { 1 src331 } \
  -pre_resource { { 1 } eq_22 = EQ { { src329 } { src330 } } } \
  -pre_assign { src331 = { eq_22.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_22 = CMP6 { { src329 } { src330 } { 0 } } } \
  -post_assign { src331 = { eq_22.out.5 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U1_RST_SYNC RST_SYNC_NUM_STAGES2_1 } \
    { U1_ClkDiv CLK_DIV_1 } \
    { U0_UART_FIFO/u_rd_DF_SYNC FIFO_DF_SYNC_WIDTH3_1 } \
    { U1_ClkDiv/U16 CLK_DIV_0_MUX_OP_2_1_1_0 } \
    { U0_ClkDiv/U16 CLK_DIV_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ALU/div_60 ALU_16_bit_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_16_bit } \
  -type { map } \
  -input { 8 src27 } \
  -input { 8 src28 } \
  -output { 16 src29 } \
  -pre_resource { { 16 } mult_56 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -pre_assign { src29 = { mult_56.out.1 } } \
  -post_resource { { 16 } mult_56 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -post_assign { src29 = { mult_56.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ALU/dp_cluster_0/mult_56 ALU_16_bit_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { U0_ALU/div_60 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { U0_ALU/mult_56 } \
  -arch { csa } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output netlists/SYS_TOP.ddc } } \
    { write_file { -format verilog -hierarchy -output netlists/SYS_TOP.v } } } 

#---- Recording stopped at Mon Sep 29 21:59:46 2025

setup
