Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 14 14:39:21 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8698)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9474)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8698)
---------------------------
 There are 863 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1258 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1258 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1258 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1258 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1258 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1258 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9474)
---------------------------------------------------
 There are 9474 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9499          inf        0.000                      0                 9499           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9499 Endpoints
Min Delay          9499 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3200_3263_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.556ns  (logic 1.776ns (6.688%)  route 24.780ns (93.312%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.021    26.556    U11/vga_display/display_data_reg_3200_3263_0_2/DIC
    SLICE_X78Y99         RAMD64E                                      r  U11/vga_display/display_data_reg_3200_3263_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3968_4031_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.531ns  (logic 1.776ns (6.694%)  route 24.755ns (93.306%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.997    26.531    U11/vga_display/display_data_reg_3968_4031_0_2/DIC
    SLICE_X78Y96         RAMD64E                                      r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_4032_4095_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.469ns  (logic 1.776ns (6.710%)  route 24.693ns (93.290%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.935    26.469    U11/vga_display/display_data_reg_4032_4095_0_2/DIC
    SLICE_X78Y98         RAMD64E                                      r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.469ns  (logic 1.776ns (6.710%)  route 24.693ns (93.290%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.934    26.469    U11/vga_display/display_data_reg_3072_3135_0_2/DIC
    SLICE_X82Y96         RAMD64E                                      r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_2432_2495_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.404ns  (logic 1.776ns (6.726%)  route 24.628ns (93.274%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.869    26.404    U11/vga_display/display_data_reg_2432_2495_0_2/DIC
    SLICE_X90Y96         RAMD64E                                      r  U11/vga_display/display_data_reg_2432_2495_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3136_3199_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.312ns  (logic 1.776ns (6.750%)  route 24.536ns (93.250%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.777    26.312    U11/vga_display/display_data_reg_3136_3199_0_2/DIC
    SLICE_X76Y96         RAMD64E                                      r  U11/vga_display/display_data_reg_3136_3199_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3392_3455_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.292ns  (logic 1.776ns (6.755%)  route 24.516ns (93.245%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.758    26.292    U11/vga_display/display_data_reg_3392_3455_0_2/DIC
    SLICE_X78Y97         RAMD64E                                      r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_2688_2751_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.225ns  (logic 1.776ns (6.772%)  route 24.449ns (93.228%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.690    26.225    U11/vga_display/display_data_reg_2688_2751_0_2/DIC
    SLICE_X90Y95         RAMD64E                                      r  U11/vga_display/display_data_reg_2688_2751_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3904_3967_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.218ns  (logic 1.776ns (6.774%)  route 24.442ns (93.226%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.683    26.218    U11/vga_display/display_data_reg_3904_3967_0_2/DIC
    SLICE_X76Y91         RAMD64E                                      r  U11/vga_display/display_data_reg_3904_3967_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_2048_2111_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.212ns  (logic 1.776ns (6.776%)  route 24.436ns (93.224%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[5]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[5]/Q
                         net (fo=95, routed)          1.955     2.214    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.257 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.257    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X95Y117        MUXF7 (Prop_muxf7_I1_O)      0.108     2.365 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.234     2.599    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=264, routed)         4.535     7.258    U1/U2/Regs_U/spo[18]
    SLICE_X99Y134        LUT6 (Prop_lut6_I2_O)        0.043     7.301 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_434/O
                         net (fo=1, routed)           0.000     7.301    U1/U2/Regs_U/MUX2T1_32_0_U2_i_434_n_0
    SLICE_X99Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     7.408 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_183/O
                         net (fo=1, routed)           0.667     8.075    U1/U2/Regs_U/MUX2T1_32_0_U2_i_183_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  U1/U2/Regs_U/MUX2T1_32_0_U2_i_31/O
                         net (fo=5, routed)           1.278     9.477    U1/U2/MUX2T1_32_0_U2/inst/I0[2]
    SLICE_X87Y126        LUT3 (Prop_lut3_I1_O)        0.043     9.520 f  U1/U2/MUX2T1_32_0_U2/inst/o[2]_INST_0/O
                         net (fo=116, routed)         2.880    12.400    U1/U2/Regs_U/o[2]
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.043    12.443 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_114/O
                         net (fo=2, routed)           0.409    12.852    U1/U2/Regs_U/MUX2T1_32_0_U1_i_114_n_0
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.043    12.895 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_35/O
                         net (fo=1, routed)           0.098    12.993    U1/U1/mepc_reg[1]_24
    SLICE_X89Y134        LUT5 (Prop_lut5_I2_O)        0.043    13.036 r  U1/U1/MUX2T1_32_0_U1_i_2/O
                         net (fo=87, routed)          2.575    15.611    U4/addr_bus[31]
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.043    15.654 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.973    16.627    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.043    16.670 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.319    17.989    U1/U2/MemDataModer_U0/Cpu_data4bus[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I4_O)        0.043    18.032 r  U1/U2/MemDataModer_U0/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.323    18.355    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.043    18.398 r  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.660    20.058    U11/vga_debugger/reg_i_data[18]
    SLICE_X99Y141        LUT6 (Prop_lut6_I0_O)        0.043    20.101 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_1021/O
                         net (fo=1, routed)           0.326    20.427    U11/vga_debugger/display_data_reg_0_63_0_2_i_1021_n_0
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.043    20.470 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_651/O
                         net (fo=1, routed)           0.197    20.667    U11/vga_debugger/display_data_reg_0_63_0_2_i_651_n_0
    SLICE_X98Y141        LUT6 (Prop_lut6_I5_O)        0.043    20.710 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    20.710    U11/vga_debugger/display_data_reg_0_63_0_2_i_296_n_0
    SLICE_X98Y141        MUXF7 (Prop_muxf7_I1_O)      0.103    20.813 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_110/O
                         net (fo=1, routed)           0.599    21.413    U11/vga_debugger/display_data_reg_0_63_0_2_i_110_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I3_O)        0.123    21.536 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    21.536    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X94Y135        MUXF7 (Prop_muxf7_I1_O)      0.103    21.639 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.309    21.948    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.123    22.071 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.421    23.491    U11/vga_debugger/dynamic_hex[2]
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.043    23.534 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.677    26.212    U11/vga_display/display_data_reg_2048_2111_0_2/DIC
    SLICE_X90Y94         RAMD64E                                      r  U11/vga_display/display_data_reg_2048_2111_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.135ns (68.588%)  route 0.062ns (31.412%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[18]/C
    SLICE_X91Y120        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter0_Lock_reg[18]/Q
                         net (fo=2, routed)           0.062     0.169    U10/counter0_Lock_reg_n_0_[18]
    SLICE_X90Y120        LUT6 (Prop_lut6_I0_O)        0.028     0.197 r  U10/counter0[18]_i_1/O
                         net (fo=1, routed)           0.000     0.197    U10/counter0[18]_i_1_n_0
    SLICE_X90Y120        FDCE                                         r  U10/counter0_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.137%)  route 0.063ns (31.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[15]/C
    SLICE_X89Y120        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter0_Lock_reg[15]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter0_Lock_reg_n_0_[15]
    SLICE_X88Y120        LUT6 (Prop_lut6_I0_O)        0.028     0.198 r  U10/counter0[15]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/counter0[15]_i_1_n_0
    SLICE_X88Y120        FDCE                                         r  U10/counter0_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[21]/C
    SLICE_X89Y121        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter0_Lock_reg[21]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter0_Lock_reg_n_0_[21]
    SLICE_X88Y121        LUT6 (Prop_lut6_I3_O)        0.028     0.199 r  U10/counter0[20]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/counter0[20]_i_1_n_0
    SLICE_X88Y121        FDCE                                         r  U10/counter0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[23]/C
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter0_Lock_reg[23]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter0_Lock_reg_n_0_[23]
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.028     0.199 r  U10/counter0[23]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/counter0[23]_i_1_n_0
    SLICE_X90Y122        FDCE                                         r  U10/counter0_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1600_1663_3_5/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (47.986%)  route 0.108ns (52.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]/C
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U11/vga_debugger/display_addr_reg[5]/Q
                         net (fo=983, routed)         0.108     0.208    U11/vga_display/display_data_reg_1600_1663_3_5/ADDRD5
    SLICE_X82Y107        RAMD64E                                      r  U11/vga_display/display_data_reg_1600_1663_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1600_1663_3_5/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (47.986%)  route 0.108ns (52.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]/C
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U11/vga_debugger/display_addr_reg[5]/Q
                         net (fo=983, routed)         0.108     0.208    U11/vga_display/display_data_reg_1600_1663_3_5/ADDRD5
    SLICE_X82Y107        RAMD64E                                      r  U11/vga_display/display_data_reg_1600_1663_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1600_1663_3_5/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (47.986%)  route 0.108ns (52.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]/C
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U11/vga_debugger/display_addr_reg[5]/Q
                         net (fo=983, routed)         0.108     0.208    U11/vga_display/display_data_reg_1600_1663_3_5/ADDRD5
    SLICE_X82Y107        RAMD64E                                      r  U11/vga_display/display_data_reg_1600_1663_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1600_1663_3_5/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (47.986%)  route 0.108ns (52.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]/C
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U11/vga_debugger/display_addr_reg[5]/Q
                         net (fo=983, routed)         0.108     0.208    U11/vga_display/display_data_reg_1600_1663_3_5/ADDRD5
    SLICE_X82Y107        RAMD64E                                      r  U11/vga_display/display_data_reg_1600_1663_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/M2/buffer_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDRE                         0.000     0.000 r  U6/M2/buffer_reg[20]/C
    SLICE_X75Y118        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[20]/Q
                         net (fo=1, routed)           0.081     0.181    U6/M2/in10[19]
    SLICE_X74Y118        LUT6 (Prop_lut6_I0_O)        0.028     0.209 r  U6/M2/buffer[19]_i_1/O
                         net (fo=1, routed)           0.000     0.209    U6/M2/buffer[19]
    SLICE_X74Y118        FDRE                                         r  U6/M2/buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/M2/buffer_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE                         0.000     0.000 r  U6/M2/buffer_reg[26]/C
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[26]/Q
                         net (fo=1, routed)           0.081     0.181    U6/M2/in10[25]
    SLICE_X76Y115        LUT6 (Prop_lut6_I0_O)        0.028     0.209 r  U6/M2/buffer[25]_i_1/O
                         net (fo=1, routed)           0.000     0.209    U6/M2/buffer[25]
    SLICE_X76Y115        FDRE                                         r  U6/M2/buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------





