{"vcs1":{"timestamp_begin":1684265844.056381022, "rt":1.32, "ut":0.35, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265845.470012248, "rt":1.29, "ut":0.42, "st":0.16}}
{"link":{"timestamp_begin":1684265846.834564561, "rt":0.43, "ut":0.23, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265843.420531942}
{"VCS_COMP_START_TIME": 1684265843.420531942}
{"VCS_COMP_END_TIME": 1684265848.681486278}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211888}}
