#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Mar 20 18:21:53 2017
# Process ID: 7932
# Current directory: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8132 C:\Users\dylan_000\Desktop\ENSEA\Projet\Alarme\Alarme.xpr
# Log file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/vivado.log
# Journal file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 706.422 ; gain = 101.461
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 18:49:37 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 838.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 841.648 ; gain = 11.598
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 870.941 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 18:52:25 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 870.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 870.941 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1153.941 ; gain = 282.801
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Cerberus
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:30 ; elapsed = 00:48:05 . Memory (MB): peak = 1614.898 ; gain = 1404.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:33 ; elapsed = 00:48:08 . Memory (MB): peak = 1646.086 ; gain = 1436.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:33 ; elapsed = 00:48:08 . Memory (MB): peak = 1646.086 ; gain = 1436.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:46 ; elapsed = 00:48:17 . Memory (MB): peak = 1779.887 ; gain = 1569.984
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1779.887 ; gain = 563.578
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:39 ; elapsed = 00:52:43 . Memory (MB): peak = 1779.887 ; gain = 1569.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:44 ; elapsed = 00:52:46 . Memory (MB): peak = 1779.887 ; gain = 1569.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:45 ; elapsed = 00:52:47 . Memory (MB): peak = 1779.887 ; gain = 1569.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.434 ; gain = 57.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 19:15:30 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 20:19:45 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1837.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 20:26:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1837.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close [ open C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd w ]
add_files C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 20:38:55 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1837.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'NEOPIXEL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj NEOPIXEL_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/NEOPIXEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NEOPIXEL_tb_behav xil_defaultlib.NEOPIXEL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_tb
Built simulation snapshot NEOPIXEL_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/NEOPIXEL_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 20:41:43 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "NEOPIXEL_tb_behav -key {Behavioral:sim_1:Functional:NEOPIXEL_tb} -tclbatch {NEOPIXEL_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source NEOPIXEL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NEOPIXEL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.434 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:33 ; elapsed = 02:21:10 . Memory (MB): peak = 1837.434 ; gain = 1627.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Attente_1_front' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Attente_1_front' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (18#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:36 ; elapsed = 02:21:13 . Memory (MB): peak = 1837.434 ; gain = 1627.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:36 ; elapsed = 02:21:14 . Memory (MB): peak = 1837.434 ; gain = 1627.531
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1861.824 ; gain = 24.391
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:17:20 ; elapsed = 02:24:12 . Memory (MB): peak = 1861.824 ; gain = 1651.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Attente_1_front' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Attente_1_front' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (18#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:23 ; elapsed = 02:24:15 . Memory (MB): peak = 1861.824 ; gain = 1651.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:17:23 ; elapsed = 02:24:15 . Memory (MB): peak = 1861.824 ; gain = 1651.922
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1880.254 ; gain = 18.430
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Mon Mar 20 20:46:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 20 20:48:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 20 20:51:45 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_hw
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd w ]
add_files -fileset sim_1 C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd
set_property top Cerberus_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:32 ; elapsed = 02:41:12 . Memory (MB): peak = 1880.254 ; gain = 1670.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:49]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Attente_1_front' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Attente_1_front' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (18#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:35 ; elapsed = 02:41:15 . Memory (MB): peak = 1880.254 ; gain = 1670.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:35 ; elapsed = 02:41:16 . Memory (MB): peak = 1880.254 ; gain = 1670.352
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1909.809 ; gain = 29.555
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
ERROR: [VRFC 10-719] formal port/generic <cpateur1> is not declared in <cerberus> [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:57]
ERROR: [VRFC 10-704] formal capteur1 has no actual or default value [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:56]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.906 ; gain = 0.051
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:04:46 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
ERROR: [VRFC 10-1412] syntax error near for [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:79]
ERROR: [VRFC 10-1471] type error near us ; current type time; expected type  void [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:79]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:76]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:08:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:10:43 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:11:28 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:15:18 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:17:42 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:20:07 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:23:36 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.219 ; gain = 0.070
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:25:45 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:36:34 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:41:33 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:46:02 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 20 21:48:12 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:1]
[Mon Mar 20 21:49:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 20 21:51:31 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 20 21:54:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_hw
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 12:57:45 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 13:01:29 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 13:05:00 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 13:14:27 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 13:23:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 13:29:01 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 13:55:02 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 14:01:11 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 14:03:47 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Wed Mar 22 14:05:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Wed Mar 22 14:08:35 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 22 14:12:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_hw
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 14:18:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 10:30:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 49.293 ; gain = 0.070
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 10:30:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:1]
[Thu Mar 23 10:37:53 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 23 10:40:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 10:49:45 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 10:55:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.266 ; gain = 0.086
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 10:55:15 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 11:04:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.348 ; gain = 0.074
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 11:04:36 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 11:12:24 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.531 ; gain = 0.121
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 11:12:24 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 11:17:56 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.965 ; gain = 0.094
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 11:17:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 11:22:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.023 ; gain = 0.063
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 11:22:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Thu Mar 23 11:24:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Thu Mar 23 11:24:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 23 11:27:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 11:31:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 11:37:57 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.340 ; gain = 0.059
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 11:37:57 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 11:44:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.043 ; gain = 0.086
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 11:44:05 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:1]
[Thu Mar 23 11:44:35 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 23 11:47:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 11:51:19 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 49.805 ; gain = 0.063
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 12:51:14 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 49.152 ; gain = 0.086
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 13:12:16 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close [ open C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd w ]
add_files C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
ERROR: [VRFC 10-47] cmpt2 is already declared in this region [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:78]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:47]
INFO: [VRFC 10-240] VHDL file C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 13:27:21 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.500 ; gain = 0.125
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 13:27:21 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close [ open C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd w ]
add_files C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:47]
ERROR: [VRFC 10-704] formal clk has no actual or default value [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:47]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 13:43:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.984 ; gain = 0.227
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 13:43:29 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 1 [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cerberus_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 13:48:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.254 ; gain = 0.082
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 13:48:41 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
ERROR: [VRFC 10-1471] type error near nextleds1 ; current type std_logic; expected type std_logic_vector [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:49]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 14:08:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 49.832 ; gain = 0.090
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 14:08:29 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 2 [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cerberus_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 14:15:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.746 ; gain = 0.090
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 14:15:43 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 14:18:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.281 ; gain = 0.070
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 14:18:42 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 14:27:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.297 ; gain = 0.105
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 14:27:26 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 14:32:11 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 49.309 ; gain = 0.094
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 14:32:11 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:1]
[Thu Mar 23 15:57:44 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 23 16:01:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 16:08:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 16:21:52 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Thu Mar 23 16:27:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 23 16:31:00 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 16:36:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183713615A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Thu Mar 23 16:53:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
[Thu Mar 23 16:53:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
close_hw
launch_runs impl_1 -jobs 2
[Thu Mar 23 16:56:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 17:02:41 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 17:10:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 19:08:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:1]
[Thu Mar 23 19:10:35 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 23 19:21:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 23 19:25:15 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_hw
open_hw
open_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.809 ; gain = 0.000
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
close_hw
close_hw: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183713615A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 08:20:50 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 27 08:22:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 08:22:13 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.809 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Cerberus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Cerberus_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Detection_FIN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Commande_Compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEMPO_50us
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEST_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_BitSignal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT_1toNmax
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Attente_1_front
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMPT4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LEDS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GEN_NPSIGNAL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Alarme
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_50Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NEOPIXEL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sim_1/new/Cerberus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Cerberus_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7ff7f3ecbce64f9c94b7116b3313bb40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cerberus_tb_behav xil_defaultlib.Cerberus_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFM [dfm_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_50Hz [clk_50hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarme [alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.LEDS [leds_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT4 [cmpt4_default]
Compiling architecture behavioral of entity xil_defaultlib.Attente_1_front [attente_1_front_default]
Compiling architecture behavioral of entity xil_defaultlib.FDE [fde_default]
Compiling architecture behavioral of entity xil_defaultlib.Commande_Compteur [commande_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Compteur [compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.Detection_FIN [detection_fin_default]
Compiling architecture behavioral of entity xil_defaultlib.TEMPO_50us [tempo_50us_default]
Compiling architecture behavioral of entity xil_defaultlib.GEST_gen [gest_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT_1toNmax [cmpt_1tonmax_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_BitSignal [gen_bitsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT1 [cmpt1_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT2 [cmpt2_default]
Compiling architecture behavioral of entity xil_defaultlib.CMPT3 [cmpt3_default]
Compiling architecture behavioral of entity xil_defaultlib.GEN_NPSIGNAL [gen_npsignal_default]
Compiling architecture behavioral of entity xil_defaultlib.NEOPIXEL [neopixel_default]
Compiling architecture behavioral of entity xil_defaultlib.Cerberus [cerberus_default]
Compiling architecture behavioral of entity xil_defaultlib.cerberus_tb
Built simulation snapshot Cerberus_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav/xsim.dir/Cerberus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 27 08:24:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 08:24:28 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1909.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cerberus_tb_behav -key {Behavioral:sim_1:Functional:Cerberus_tb} -tclbatch {Cerberus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Cerberus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cerberus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1909.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd" into library xil_defaultlib [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:1]
[Mon Mar 27 08:26:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Mar 27 08:32:47 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 27 08:38:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713615A
set_property PROGRAM.FILE {C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/impl_1/Cerberus.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1909.809 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 18:29:39 2017...
