Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win32) Build 881834 Fri Apr  4 14:09:24 MDT 2014
| Date         : Tue Apr 22 14:34:26 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file leon3mp_utilization_synth.rpt -pb leon3mp_utilization_synth.pb
| Design       : leon3mp
| Device       : xc7a100t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 13397 |     0 |     63400 | 21.13 |
|   LUT as Logic             | 13264 |     0 |     63400 | 20.92 |
|   LUT as Memory            |   133 |     0 |     19000 |  0.70 |
|     LUT as Distributed RAM |    24 |     0 |           |       |
|     LUT as Shift Register  |   109 |     0 |           |       |
| Slice Registers            | 11247 |     0 |    126800 |  8.86 |
|   Register as Flip Flop    | 11215 |     0 |    126800 |  8.84 |
|   Register as Latch        |    32 |     0 |    126800 |  0.02 |
| F7 Muxes                   |   866 |     0 |     31700 |  2.73 |
| F8 Muxes                   |   333 |     0 |     15850 |  2.10 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   20 |     0 |       135 | 14.81 |
|   RAMB36/FIFO*    |   14 |     0 |       135 | 10.37 |
|     RAMB36E1 only |   14 |       |           |       |
|   RAMB18          |   12 |     0 |       270 |  4.44 |
|     RAMB18E1 only |   12 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    8 |     0 |       240 |  3.33 |
|   DSP48E1 only |    8 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   82 |     0 |       210 | 39.04 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFGDS                     |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    7 |     0 |        32 | 21.87 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    2 |     0 |         6 | 33.33 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| LUT6      | 7058 |                 LUT |
| FDRE      | 5629 |        Flop & Latch |
| FDCE      | 5468 |        Flop & Latch |
| LUT5      | 2575 |                 LUT |
| LUT3      | 2183 |                 LUT |
| LUT4      | 2135 |                 LUT |
| LUT2      |  971 |                 LUT |
| MUXF7     |  866 |               MuxFx |
| CARRY4    |  361 |          CarryLogic |
| LUT1      |  346 |                 LUT |
| MUXF8     |  333 |               MuxFx |
| FDSE      |  113 |        Flop & Latch |
| SRL16E    |   83 |  Distributed Memory |
| SRLC32E   |   68 |  Distributed Memory |
| OBUF      |   59 |                  IO |
| RAMD32    |   36 |  Distributed Memory |
| LDCE      |   32 |        Flop & Latch |
| IBUF      |   23 |                  IO |
| OBUFT     |   17 |                  IO |
| RAMB36E1  |   14 |        Block Memory |
| RAMS32    |   12 |  Distributed Memory |
| RAMB18E1  |   12 |        Block Memory |
| DSP48E1   |    8 |    Block Arithmetic |
| BUFG      |    7 |               Clock |
| FDPE      |    5 |        Flop & Latch |
| SRLC16E   |    2 |  Distributed Memory |
| PLLE2_ADV |    2 |               Clock |
+-----------+------+---------------------+


8. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| ila_1      |    1 |
| dbg_hub_CV |    1 |
| ADC        |    1 |
+------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


