Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov  3 16:08:28 2023
| Host         : DESKTOP-NOHGJAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_mems_timing_summary_routed.rpt -pb fpga_basicIO_mems_timing_summary_routed.pb -rpx fpga_basicIO_mems_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO_mems
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          14          
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.867      -24.184                     14                  841        0.084        0.000                      0                  841        4.500        0.000                       0                   298  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.867      -24.184                     14                  841        0.084        0.000                      0                  841        4.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.867ns,  Total Violation      -24.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.867ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.978ns  (logic 8.292ns (48.839%)  route 8.686ns (51.161%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.516    21.055    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X47Y15         LUT2 (Prop_lut2_I0_O)        0.310    21.365 r  inst_circuito/instance_datapath/instance_middle_i_16/O
                         net (fo=1, routed)           0.738    22.103    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 -1.867    

Slack (VIOLATED) :        -1.834ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.945ns  (logic 8.292ns (48.935%)  route 8.653ns (51.065%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.696    21.234    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X47Y20         LUT2 (Prop_lut2_I0_O)        0.310    21.544 r  inst_circuito/instance_datapath/instance_middle_i_18/O
                         net (fo=1, routed)           0.526    22.070    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                 -1.834    

Slack (VIOLATED) :        -1.823ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 8.292ns (48.967%)  route 8.642ns (51.033%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.488    21.026    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.310    21.336 r  inst_circuito/instance_datapath/instance_middle_i_15/O
                         net (fo=1, routed)           0.723    22.059    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 -1.823    

Slack (VIOLATED) :        -1.727ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.837ns  (logic 8.292ns (49.248%)  route 8.545ns (50.752%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.726    21.265    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.310    21.575 r  inst_circuito/instance_datapath/instance_middle_i_6/O
                         net (fo=1, routed)           0.387    21.962    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 -1.727    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.829ns  (logic 8.292ns (49.271%)  route 8.537ns (50.729%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.716    21.254    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.310    21.564 r  inst_circuito/instance_datapath/instance_middle_i_7/O
                         net (fo=1, routed)           0.390    21.954    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.954    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.827ns  (logic 8.292ns (49.279%)  route 8.535ns (50.721%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.712    21.250    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.310    21.560 r  inst_circuito/instance_datapath/instance_middle_i_14/O
                         net (fo=1, routed)           0.391    21.951    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.951    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.826ns  (logic 8.292ns (49.281%)  route 8.534ns (50.719%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.710    21.248    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.310    21.558 r  inst_circuito/instance_datapath/instance_middle_i_11/O
                         net (fo=1, routed)           0.393    21.951    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.951    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.822ns  (logic 8.292ns (49.292%)  route 8.530ns (50.708%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.700    21.238    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X47Y20         LUT2 (Prop_lut2_I0_O)        0.310    21.548 r  inst_circuito/instance_datapath/instance_middle_i_8/O
                         net (fo=1, routed)           0.399    21.947    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.712    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.822ns  (logic 8.292ns (49.293%)  route 8.530ns (50.707%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.484    21.022    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.310    21.332 r  inst_circuito/instance_datapath/instance_middle_i_19/O
                         net (fo=1, routed)           0.615    21.947    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (sys_clk_pin rise@16.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 8.292ns (49.296%)  route 8.529ns (50.704%))
  Logic Levels:           19  (CARRY4=9 LUT2=6 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 20.820 - 16.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.604     5.125    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=5, routed)           1.703     9.282    inst_circuito/instance_mems/weight1_41[36]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  inst_circuito/instance_mems/add07A__94_carry_i_28_replica/O
                         net (fo=1, routed)           0.575     9.981    inst_circuito/instance_mems/add07A__94_carry_i_28_n_0_repN
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  inst_circuito/instance_mems/add07A__94_carry_i_13/O
                         net (fo=4, routed)           0.630    10.736    inst_circuito/instance_mems/add07A__94_carry_i_13_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  inst_circuito/instance_mems/add07A__94_carry_i_1_rewire/O
                         net (fo=2, routed)           0.728    11.588    inst_circuito/instance_mems/add07A__94_carry_i_13_0[3]
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.712 r  inst_circuito/instance_mems/add07A__94_carry_i_5/O
                         net (fo=1, routed)           0.000    11.712    inst_circuito/instance_datapath/add07A__112_carry_i_4_1[3]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  inst_circuito/instance_datapath/add07A__94_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    inst_circuito/instance_datapath/add07A__94_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.447 r  inst_circuito/instance_datapath/add07A__94_carry__0/O[1]
                         net (fo=1, routed)           0.574    13.021    inst_circuito/instance_mems/add07A__112_carry__0_1[1]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  inst_circuito/instance_mems/add07A__112_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.324    inst_circuito/instance_datapath/add07A__133_carry__0_i_4_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  inst_circuito/instance_datapath/add07A__112_carry__0/CO[3]
                         net (fo=1, routed)           0.899    14.773    inst_circuito/instance_mems/add07A__133_carry__0_2[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.897 r  inst_circuito/instance_mems/add07A__133_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.897    inst_circuito/instance_datapath/neuron_part_carry__0_i_9_0[3]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  inst_circuito/instance_datapath/add07A__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.298    inst_circuito/instance_mems/neuron_part_carry__1_i_8[0]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.569 r  inst_circuito/instance_mems/neuron_part_carry__1_i_9/CO[0]
                         net (fo=1, routed)           0.632    16.201    inst_circuito/instance_datapath/neuron_part_carry__1_i_2_0[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.373    16.574 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.574    inst_circuito/instance_datapath/neuron_part_carry__1_i_8_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.001 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_2/O[1]
                         net (fo=1, routed)           0.713    17.714    inst_circuito/instance_datapath/addnoAtoA[9]
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.306    18.020 r  inst_circuito/instance_datapath/neuron_part_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.020    inst_circuito/instance_datapath/neuron_part_carry__1_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.553 r  inst_circuito/instance_datapath/neuron_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.553    inst_circuito/instance_datapath/neuron_part_carry__1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.890 f  inst_circuito/instance_datapath/neuron_part_carry__2/O[1]
                         net (fo=4, routed)           0.786    19.676    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.306    19.982 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1/O
                         net (fo=1, routed)           0.190    20.172    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    20.538 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.710    21.248    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.310    21.558 r  inst_circuito/instance_datapath/instance_middle_i_17/O
                         net (fo=1, routed)           0.388    21.946    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    W5                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.479    20.820    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    21.008    
                         clock uncertainty           -0.035    20.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    20.235    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                 -1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.556     1.439    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  inst_circuito/instance_datapath/w2Addr_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuito/instance_datapath/w2Addr_aux_reg[5]/Q
                         net (fo=5, routed)           0.183     1.763    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.994    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.679    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/imgAddr2_aux_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.753%)  route 0.179ns (52.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.566     1.449    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inst_circuito/instance_datapath/imgAddr2_aux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  inst_circuito/instance_datapath/imgAddr2_aux_reg[11]/Q
                         net (fo=5, routed)           0.179     1.793    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.879     2.007    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.692    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/imgAddr2_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.534%)  route 0.181ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.566     1.449    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  inst_circuito/instance_datapath/imgAddr2_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  inst_circuito/instance_datapath/imgAddr2_aux_reg[4]/Q
                         net (fo=5, routed)           0.181     1.794    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.879     2.007    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.692    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/imgAddr2_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.534%)  route 0.181ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.567     1.450    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  inst_circuito/instance_datapath/imgAddr2_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  inst_circuito/instance_datapath/imgAddr2_aux_reg[3]/Q
                         net (fo=5, routed)           0.181     1.795    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.879     2.007    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.692    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/imgAddr2_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.476%)  route 0.181ns (52.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.567     1.450    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  inst_circuito/instance_datapath/imgAddr2_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  inst_circuito/instance_datapath/imgAddr2_aux_reg[2]/Q
                         net (fo=5, routed)           0.181     1.796    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.879     2.007    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.692    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.174%)  route 0.162ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.553     1.436    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[3]/Q
                         net (fo=1, routed)           0.162     1.726    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.863     1.991    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     1.622    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.470%)  route 0.166ns (56.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.553     1.436    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[6]/Q
                         net (fo=1, routed)           0.166     1.731    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.863     1.991    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.623    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr_aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.350%)  route 0.237ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.566     1.449    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  inst_circuito/instance_datapath/w1Addr_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  inst_circuito/instance_datapath/w1Addr_aux_reg[8]/Q
                         net (fo=7, routed)           0.237     1.827    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.710    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.077%)  route 0.220ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.553     1.436    inst_circuito/instance_datapath/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/Q
                         net (fo=1, routed)           0.220     1.797    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.863     1.991    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.676    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            btnUreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.585     1.468    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=3, routed)           0.056     1.665    btnDeBnc[3]
    SLICE_X1Y21          FDRE                                         r  btnUreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  btnUreg_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.075     1.543    btnUreg_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         16.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X0Y0   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X0Y0   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X1Y1   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X1Y1   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X1Y3   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X1Y3   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X1Y0   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X1Y0   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB18_X1Y8   inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB18_X1Y8   inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X2Y24   btnCreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X2Y24   btnCreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X1Y21   btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X1Y21   btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X0Y11   sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X0Y11   sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X65Y41  sw_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X65Y41  sw_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X65Y33  sw_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.000      10.500     SLICE_X65Y33  sw_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y24   btnCreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y24   btnCreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y21   btnUreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y21   btnUreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y41  sw_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y41  sw_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y33  sw_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y33  sw_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.681ns  (logic 4.445ns (41.612%)  route 6.237ns (58.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.703     8.480    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I3_O)        0.150     8.630 r  inst_disp7m/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.496    12.126    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.841 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.841    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 4.460ns (41.988%)  route 6.163ns (58.012%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.967     8.745    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.152     8.897 r  inst_disp7m/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.157    12.054    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    15.782 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.782    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.536ns  (logic 4.224ns (40.091%)  route 6.312ns (59.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.967     8.745    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.869 r  inst_disp7m/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.307    12.175    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.695 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.695    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.456ns  (logic 4.239ns (40.542%)  route 6.217ns (59.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.693     8.470    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.594 r  inst_disp7m/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.486    12.080    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.615 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.615    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.453ns  (logic 4.233ns (40.498%)  route 6.219ns (59.502%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 f  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.703     8.480    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.604 r  inst_disp7m/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.478    12.083    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.612 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.612    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 4.235ns (40.876%)  route 6.126ns (59.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.455     8.233    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.124     8.357 r  inst_disp7m/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.633    11.990    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.521 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.521    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.492ns (44.445%)  route 5.614ns (55.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sw_reg_reg[6]/Q
                         net (fo=4, routed)           2.038     7.653    inst_disp7m/led[6]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.777 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.693     8.470    inst_disp7m/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I3_O)        0.152     8.622 r  inst_disp7m/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.883    11.506    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.265 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.265    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 4.319ns (44.916%)  route 5.297ns (55.084%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.629     5.150    inst_disp7m/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=10, routed)          1.414     7.020    inst_disp7m/ndisp[1]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.153     7.173 r  inst_disp7m/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.882    11.056    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710    14.766 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.766    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.381ns  (logic 4.305ns (45.892%)  route 5.076ns (54.108%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.629     5.150    inst_disp7m/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=10, routed)          1.224     6.831    inst_disp7m/ndisp[1]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.119     6.950 r  inst_disp7m/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.851    10.801    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.730    14.531 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.531    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.059ns  (logic 4.090ns (45.154%)  route 4.968ns (54.846%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.629     5.150    inst_disp7m/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=10, routed)          1.266     6.872    inst_disp7m/ndisp[1]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.124     6.996 r  inst_disp7m/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.702    10.699    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.209 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.209    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.346ns (80.403%)  route 0.328ns (19.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  sw_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sw_reg_reg[11]/Q
                         net (fo=1, routed)           0.328     1.942    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.147 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.147    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.350ns (80.455%)  route 0.328ns (19.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[9]/Q
                         net (fo=1, routed)           0.328     1.945    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.154 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.154    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.343ns (79.797%)  route 0.340ns (20.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_reg_reg[7]/Q
                         net (fo=1, routed)           0.340     1.960    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.162 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.162    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.367ns (79.427%)  route 0.354ns (20.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[10]/Q
                         net (fo=1, routed)           0.354     1.972    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.199 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.199    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.348ns (75.666%)  route 0.434ns (24.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sw_reg_reg[6]/Q
                         net (fo=4, routed)           0.434     2.053    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.260 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.260    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.357ns (75.595%)  route 0.438ns (24.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[5]/Q
                         net (fo=4, routed)           0.438     2.056    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.272 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.272    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.347ns (74.502%)  route 0.461ns (25.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[0]/Q
                         net (fo=4, routed)           0.461     2.078    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.284 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.284    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.351ns (74.233%)  route 0.469ns (25.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  sw_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[3]/Q
                         net (fo=4, routed)           0.469     2.087    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.297 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.297    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.343ns (71.921%)  route 0.524ns (28.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[2]/Q
                         net (fo=4, routed)           0.524     2.141    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.344 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.344    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.351ns (72.107%)  route 0.522ns (27.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[4]/Q
                         net (fo=4, routed)           0.522     2.141    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.350 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.350    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.565ns (38.340%)  route 2.517ns (61.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.083     4.083    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509     4.850    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.565ns (38.340%)  route 2.517ns (61.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.083     4.083    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509     4.850    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.565ns (38.340%)  route 2.517ns (61.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.083     4.083    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509     4.850    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.565ns (38.340%)  route 2.517ns (61.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.083     4.083    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509     4.850    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.565ns (39.720%)  route 2.376ns (60.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.941     3.941    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508     4.849    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.565ns (39.720%)  route 2.376ns (60.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.941     3.941    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508     4.849    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.565ns (39.720%)  route 2.376ns (60.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.941     3.941    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508     4.849    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.565ns (39.720%)  route 2.376ns (60.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.941     3.941    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508     4.849    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.454ns (37.196%)  route 2.456ns (62.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.456     3.910    sw_IBUF[8]
    SLICE_X32Y22         FDRE                                         r  sw_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.431     4.772    clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  sw_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.789ns  (logic 1.565ns (41.311%)  route 2.224ns (58.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.876    Inst_btn_debounce/btnC_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     3.000 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.789     3.789    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.508     4.849    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.217ns (41.968%)  route 0.300ns (58.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.300     0.516    sw_IBUF[3]
    SLICE_X0Y9           FDRE                                         r  sw_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  sw_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.218ns (42.107%)  route 0.300ns (57.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.517    sw_IBUF[6]
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.219ns (42.218%)  route 0.300ns (57.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.300     0.518    sw_IBUF[4]
    SLICE_X0Y7           FDRE                                         r  sw_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    sw_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.229ns (43.362%)  route 0.300ns (56.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.300     0.529    sw_IBUF[1]
    SLICE_X0Y12          FDRE                                         r  sw_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  sw_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.232ns (43.623%)  route 0.300ns (56.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.300     0.531    sw_IBUF[2]
    SLICE_X0Y10          FDRE                                         r  sw_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sw_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_IBUF[5]
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.220ns (36.882%)  route 0.377ns (63.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.377     0.597    sw_IBUF[9]
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.226ns (37.472%)  route 0.377ns (62.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.377     0.603    sw_IBUF[10]
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.223ns (35.253%)  route 0.410ns (64.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.410     0.633    sw_IBUF[14]
    SLICE_X65Y47         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  sw_reg_reg[14]/C





