===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4320 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2690 ( 11.4%)    0.2690 ( 18.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2339 (  9.9%)    0.2339 ( 16.3%)    Parse modules
    0.0320 (  1.4%)    0.0320 (  2.2%)    Verify circuit
    1.9755 ( 83.6%)    1.0430 ( 72.8%)  'firrtl.circuit' Pipeline
    0.0310 (  1.3%)    0.0310 (  2.2%)    LowerFIRRTLAnnotations
    0.1789 (  7.6%)    0.0992 (  6.9%)    'firrtl.module' Pipeline
    0.0654 (  2.8%)    0.0364 (  2.5%)      DropName
    0.1134 (  4.8%)    0.0628 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0094 (  0.4%)    0.0056 (  0.4%)    'firrtl.module' Pipeline
    0.0094 (  0.4%)    0.0055 (  0.4%)      LowerCHIRRTLPass
    0.0149 (  0.6%)    0.0149 (  1.0%)    InferWidths
    0.0323 (  1.4%)    0.0323 (  2.3%)    MemToRegOfVec
    0.0592 (  2.5%)    0.0592 (  4.1%)    InferResets
    0.0057 (  0.2%)    0.0057 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0090 (  0.4%)    0.0090 (  0.6%)    WireDFT
    0.1242 (  5.3%)    0.1242 (  8.7%)    LowerFIRRTLTypes
    0.0665 (  2.8%)    0.0360 (  2.5%)    'firrtl.module' Pipeline
    0.0645 (  2.7%)    0.0350 (  2.4%)      ExpandWhens
    0.0020 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0175 (  0.7%)    0.0175 (  1.2%)    CheckCombCycles
    0.0053 (  0.2%)    0.0053 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.6777 ( 28.7%)    0.3456 ( 24.1%)    'firrtl.module' Pipeline
    0.6306 ( 26.7%)    0.3301 ( 23.1%)      Canonicalizer
    0.0471 (  2.0%)    0.0317 (  2.2%)      InferReadWrite
    0.0129 (  0.5%)    0.0129 (  0.9%)    PrefixModules
    0.0045 (  0.2%)    0.0045 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0221 (  0.9%)    0.0221 (  1.5%)    Inliner
    0.0307 (  1.3%)    0.0307 (  2.1%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0097 (  0.4%)    0.0097 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1323 (  5.6%)    0.1323 (  9.2%)    'firrtl.module' Pipeline
    0.0081 (  0.3%)    0.0081 (  0.6%)      DropName
    0.1242 (  5.3%)    0.1242 (  8.7%)      Canonicalizer
    0.0121 (  0.5%)    0.0121 (  0.8%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0320 (  1.4%)    0.0320 (  2.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0164 (  0.7%)    0.0164 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0369 (  1.6%)    0.0369 (  2.6%)  'hw.module' Pipeline
    0.0101 (  0.4%)    0.0101 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0179 (  0.8%)    0.0179 (  1.3%)    Canonicalizer
    0.0066 (  0.3%)    0.0066 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0023 (  0.1%)    0.0023 (  0.2%)    HWCleanup
    0.0040 (  0.2%)    0.0040 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0038 (  0.2%)    0.0038 (  0.3%)    PrettifyVerilog
    0.0031 (  0.1%)    0.0031 (  0.2%)  StripDebugInfoWithPred
    0.0256 (  1.1%)    0.0256 (  1.8%)  ExportVerilog
    0.0011 (  0.0%)    0.0011 (  0.1%)  Rest
    2.3644 (100.0%)    1.4320 (100.0%)  Total

{
  totalTime: 1.441,
  maxMemory: 69709824
}
