// Seed: 467069026
module module_0 (
    output logic id_0,
    output id_1
);
  logic id_2;
  assign id_1 = 1 & 1'h0;
  generate
    assign id_0 = 1;
  endgenerate
endmodule
