<stg><name>negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4></name>


<trans_list>

<trans id="1022" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %input_159_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_159_val

]]></Node>
<StgValue><ssdm name="input_159_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %input_158_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_158_val

]]></Node>
<StgValue><ssdm name="input_158_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %input_157_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_157_val

]]></Node>
<StgValue><ssdm name="input_157_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %input_156_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_156_val

]]></Node>
<StgValue><ssdm name="input_156_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %input_155_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_155_val

]]></Node>
<StgValue><ssdm name="input_155_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %input_154_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_154_val

]]></Node>
<StgValue><ssdm name="input_154_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %input_153_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_153_val

]]></Node>
<StgValue><ssdm name="input_153_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %input_152_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_152_val

]]></Node>
<StgValue><ssdm name="input_152_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %input_151_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_151_val

]]></Node>
<StgValue><ssdm name="input_151_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %input_150_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_150_val

]]></Node>
<StgValue><ssdm name="input_150_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %input_149_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_149_val

]]></Node>
<StgValue><ssdm name="input_149_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %input_148_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_148_val

]]></Node>
<StgValue><ssdm name="input_148_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %input_147_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_147_val

]]></Node>
<StgValue><ssdm name="input_147_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %input_146_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_146_val

]]></Node>
<StgValue><ssdm name="input_146_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %input_145_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_145_val

]]></Node>
<StgValue><ssdm name="input_145_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %input_144_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_144_val

]]></Node>
<StgValue><ssdm name="input_144_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %input_143_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_143_val

]]></Node>
<StgValue><ssdm name="input_143_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %input_142_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_142_val

]]></Node>
<StgValue><ssdm name="input_142_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %input_141_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_141_val

]]></Node>
<StgValue><ssdm name="input_141_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %input_140_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_140_val

]]></Node>
<StgValue><ssdm name="input_140_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %input_139_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_139_val

]]></Node>
<StgValue><ssdm name="input_139_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %input_138_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_138_val

]]></Node>
<StgValue><ssdm name="input_138_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %input_137_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_137_val

]]></Node>
<StgValue><ssdm name="input_137_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %input_136_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_136_val

]]></Node>
<StgValue><ssdm name="input_136_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %input_135_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_135_val

]]></Node>
<StgValue><ssdm name="input_135_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %input_134_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_134_val

]]></Node>
<StgValue><ssdm name="input_134_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %input_133_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_133_val

]]></Node>
<StgValue><ssdm name="input_133_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %input_132_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_132_val

]]></Node>
<StgValue><ssdm name="input_132_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %input_131_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_131_val

]]></Node>
<StgValue><ssdm name="input_131_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %input_130_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_130_val

]]></Node>
<StgValue><ssdm name="input_130_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %input_129_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_129_val

]]></Node>
<StgValue><ssdm name="input_129_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %input_128_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_128_val

]]></Node>
<StgValue><ssdm name="input_128_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %input_127_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_127_val

]]></Node>
<StgValue><ssdm name="input_127_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %input_126_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_126_val

]]></Node>
<StgValue><ssdm name="input_126_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %input_125_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_125_val

]]></Node>
<StgValue><ssdm name="input_125_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %input_124_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_124_val

]]></Node>
<StgValue><ssdm name="input_124_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %input_123_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_123_val

]]></Node>
<StgValue><ssdm name="input_123_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %input_122_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_122_val

]]></Node>
<StgValue><ssdm name="input_122_val_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %input_121_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_121_val

]]></Node>
<StgValue><ssdm name="input_121_val_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %input_120_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_120_val

]]></Node>
<StgValue><ssdm name="input_120_val_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %input_119_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_119_val

]]></Node>
<StgValue><ssdm name="input_119_val_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %input_118_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_118_val

]]></Node>
<StgValue><ssdm name="input_118_val_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %input_117_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_117_val

]]></Node>
<StgValue><ssdm name="input_117_val_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %input_116_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_116_val

]]></Node>
<StgValue><ssdm name="input_116_val_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %input_115_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_115_val

]]></Node>
<StgValue><ssdm name="input_115_val_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:45 %input_114_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_114_val

]]></Node>
<StgValue><ssdm name="input_114_val_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:46 %input_113_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_113_val

]]></Node>
<StgValue><ssdm name="input_113_val_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:47 %input_112_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_112_val

]]></Node>
<StgValue><ssdm name="input_112_val_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:48 %input_111_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_111_val

]]></Node>
<StgValue><ssdm name="input_111_val_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %input_110_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_110_val

]]></Node>
<StgValue><ssdm name="input_110_val_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %input_109_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_109_val

]]></Node>
<StgValue><ssdm name="input_109_val_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:51 %input_108_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_108_val

]]></Node>
<StgValue><ssdm name="input_108_val_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:52 %input_107_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_107_val

]]></Node>
<StgValue><ssdm name="input_107_val_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:53 %input_106_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_106_val

]]></Node>
<StgValue><ssdm name="input_106_val_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:54 %input_105_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_105_val

]]></Node>
<StgValue><ssdm name="input_105_val_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:55 %input_104_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_104_val

]]></Node>
<StgValue><ssdm name="input_104_val_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:56 %input_103_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_103_val

]]></Node>
<StgValue><ssdm name="input_103_val_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:57 %input_102_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_102_val

]]></Node>
<StgValue><ssdm name="input_102_val_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:58 %input_101_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_101_val

]]></Node>
<StgValue><ssdm name="input_101_val_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:59 %input_100_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_100_val

]]></Node>
<StgValue><ssdm name="input_100_val_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:60 %input_99_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_99_val

]]></Node>
<StgValue><ssdm name="input_99_val_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:61 %input_98_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_98_val

]]></Node>
<StgValue><ssdm name="input_98_val_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:62 %input_97_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_97_val

]]></Node>
<StgValue><ssdm name="input_97_val_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:63 %input_96_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_96_val

]]></Node>
<StgValue><ssdm name="input_96_val_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:64 %input_95_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_95_val

]]></Node>
<StgValue><ssdm name="input_95_val_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:65 %input_94_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_94_val

]]></Node>
<StgValue><ssdm name="input_94_val_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:66 %input_93_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_93_val

]]></Node>
<StgValue><ssdm name="input_93_val_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:67 %input_92_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_92_val

]]></Node>
<StgValue><ssdm name="input_92_val_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:68 %input_91_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_91_val

]]></Node>
<StgValue><ssdm name="input_91_val_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:69 %input_90_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_90_val

]]></Node>
<StgValue><ssdm name="input_90_val_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:70 %input_89_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_89_val

]]></Node>
<StgValue><ssdm name="input_89_val_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:71 %input_88_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_88_val

]]></Node>
<StgValue><ssdm name="input_88_val_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:72 %input_87_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_87_val

]]></Node>
<StgValue><ssdm name="input_87_val_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:73 %input_86_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_86_val

]]></Node>
<StgValue><ssdm name="input_86_val_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:74 %input_85_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_85_val

]]></Node>
<StgValue><ssdm name="input_85_val_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:75 %input_84_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_84_val

]]></Node>
<StgValue><ssdm name="input_84_val_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:76 %input_83_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_83_val

]]></Node>
<StgValue><ssdm name="input_83_val_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:77 %input_82_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_82_val

]]></Node>
<StgValue><ssdm name="input_82_val_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %input_81_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_81_val

]]></Node>
<StgValue><ssdm name="input_81_val_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:79 %input_80_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_80_val

]]></Node>
<StgValue><ssdm name="input_80_val_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:80 %input_79_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_79_val

]]></Node>
<StgValue><ssdm name="input_79_val_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:81 %input_78_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_78_val

]]></Node>
<StgValue><ssdm name="input_78_val_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:82 %input_77_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_77_val

]]></Node>
<StgValue><ssdm name="input_77_val_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:83 %input_76_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_76_val

]]></Node>
<StgValue><ssdm name="input_76_val_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:84 %input_75_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_75_val

]]></Node>
<StgValue><ssdm name="input_75_val_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:85 %input_74_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_74_val

]]></Node>
<StgValue><ssdm name="input_74_val_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:86 %input_73_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_73_val

]]></Node>
<StgValue><ssdm name="input_73_val_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:87 %input_72_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_72_val

]]></Node>
<StgValue><ssdm name="input_72_val_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:88 %input_71_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_71_val

]]></Node>
<StgValue><ssdm name="input_71_val_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:89 %input_70_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_70_val

]]></Node>
<StgValue><ssdm name="input_70_val_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:90 %input_69_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_69_val

]]></Node>
<StgValue><ssdm name="input_69_val_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:91 %input_68_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_68_val

]]></Node>
<StgValue><ssdm name="input_68_val_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:92 %input_67_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_67_val

]]></Node>
<StgValue><ssdm name="input_67_val_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:93 %input_66_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_66_val

]]></Node>
<StgValue><ssdm name="input_66_val_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:94 %input_65_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_65_val

]]></Node>
<StgValue><ssdm name="input_65_val_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:95 %input_64_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_64_val

]]></Node>
<StgValue><ssdm name="input_64_val_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:96 %input_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_63_val

]]></Node>
<StgValue><ssdm name="input_63_val_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:97 %input_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_62_val

]]></Node>
<StgValue><ssdm name="input_62_val_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:98 %input_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_61_val

]]></Node>
<StgValue><ssdm name="input_61_val_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:99 %input_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_60_val

]]></Node>
<StgValue><ssdm name="input_60_val_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:100 %input_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_59_val

]]></Node>
<StgValue><ssdm name="input_59_val_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:101 %input_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_58_val

]]></Node>
<StgValue><ssdm name="input_58_val_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:102 %input_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_57_val

]]></Node>
<StgValue><ssdm name="input_57_val_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:103 %input_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_56_val

]]></Node>
<StgValue><ssdm name="input_56_val_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:104 %input_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_55_val

]]></Node>
<StgValue><ssdm name="input_55_val_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:105 %input_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_54_val

]]></Node>
<StgValue><ssdm name="input_54_val_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:106 %input_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_53_val

]]></Node>
<StgValue><ssdm name="input_53_val_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:107 %input_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_52_val

]]></Node>
<StgValue><ssdm name="input_52_val_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:108 %input_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_51_val

]]></Node>
<StgValue><ssdm name="input_51_val_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:109 %input_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_50_val

]]></Node>
<StgValue><ssdm name="input_50_val_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:110 %input_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_49_val

]]></Node>
<StgValue><ssdm name="input_49_val_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:111 %input_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_48_val

]]></Node>
<StgValue><ssdm name="input_48_val_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:112 %input_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_47_val

]]></Node>
<StgValue><ssdm name="input_47_val_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:113 %input_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_46_val

]]></Node>
<StgValue><ssdm name="input_46_val_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:114 %input_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_45_val

]]></Node>
<StgValue><ssdm name="input_45_val_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:115 %input_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_44_val

]]></Node>
<StgValue><ssdm name="input_44_val_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:116 %input_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_43_val

]]></Node>
<StgValue><ssdm name="input_43_val_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:117 %input_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_42_val

]]></Node>
<StgValue><ssdm name="input_42_val_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:118 %input_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_41_val

]]></Node>
<StgValue><ssdm name="input_41_val_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:119 %input_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_40_val

]]></Node>
<StgValue><ssdm name="input_40_val_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:120 %input_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_39_val

]]></Node>
<StgValue><ssdm name="input_39_val_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:121 %input_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_38_val

]]></Node>
<StgValue><ssdm name="input_38_val_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:122 %input_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_37_val

]]></Node>
<StgValue><ssdm name="input_37_val_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:123 %input_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_36_val

]]></Node>
<StgValue><ssdm name="input_36_val_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:124 %input_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_35_val

]]></Node>
<StgValue><ssdm name="input_35_val_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:125 %input_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_34_val

]]></Node>
<StgValue><ssdm name="input_34_val_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:126 %input_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_33_val

]]></Node>
<StgValue><ssdm name="input_33_val_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:127 %input_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_32_val

]]></Node>
<StgValue><ssdm name="input_32_val_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:128 %input_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_31_val

]]></Node>
<StgValue><ssdm name="input_31_val_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:129 %input_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_30_val

]]></Node>
<StgValue><ssdm name="input_30_val_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:130 %input_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_29_val

]]></Node>
<StgValue><ssdm name="input_29_val_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:131 %input_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_28_val

]]></Node>
<StgValue><ssdm name="input_28_val_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:132 %input_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_27_val

]]></Node>
<StgValue><ssdm name="input_27_val_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:133 %input_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_26_val

]]></Node>
<StgValue><ssdm name="input_26_val_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:134 %input_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_25_val

]]></Node>
<StgValue><ssdm name="input_25_val_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:135 %input_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_24_val

]]></Node>
<StgValue><ssdm name="input_24_val_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:136 %input_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_23_val

]]></Node>
<StgValue><ssdm name="input_23_val_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:137 %input_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_22_val

]]></Node>
<StgValue><ssdm name="input_22_val_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:138 %input_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_21_val

]]></Node>
<StgValue><ssdm name="input_21_val_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:139 %input_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_20_val

]]></Node>
<StgValue><ssdm name="input_20_val_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:140 %input_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_19_val

]]></Node>
<StgValue><ssdm name="input_19_val_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:141 %input_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_18_val

]]></Node>
<StgValue><ssdm name="input_18_val_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:142 %input_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_17_val

]]></Node>
<StgValue><ssdm name="input_17_val_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:143 %input_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_16_val

]]></Node>
<StgValue><ssdm name="input_16_val_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:144 %input_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_15_val

]]></Node>
<StgValue><ssdm name="input_15_val_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:145 %input_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_14_val

]]></Node>
<StgValue><ssdm name="input_14_val_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:146 %input_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_13_val

]]></Node>
<StgValue><ssdm name="input_13_val_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:147 %input_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_12_val

]]></Node>
<StgValue><ssdm name="input_12_val_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:148 %input_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_11_val

]]></Node>
<StgValue><ssdm name="input_11_val_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:149 %input_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_10_val

]]></Node>
<StgValue><ssdm name="input_10_val_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:150 %input_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_9_val

]]></Node>
<StgValue><ssdm name="input_9_val_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:151 %input_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_8_val

]]></Node>
<StgValue><ssdm name="input_8_val_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:152 %input_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_7_val

]]></Node>
<StgValue><ssdm name="input_7_val_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:153 %input_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_6_val

]]></Node>
<StgValue><ssdm name="input_6_val_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:154 %input_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_5_val

]]></Node>
<StgValue><ssdm name="input_5_val_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:155 %input_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_4_val

]]></Node>
<StgValue><ssdm name="input_4_val_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:156 %input_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_3_val

]]></Node>
<StgValue><ssdm name="input_3_val_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:157 %input_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_2_val

]]></Node>
<StgValue><ssdm name="input_2_val_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:158 %input_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_1_val

]]></Node>
<StgValue><ssdm name="input_1_val_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:159 %input_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_0_val

]]></Node>
<StgValue><ssdm name="input_0_val_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="26" op_0_bw="16">
<![CDATA[
entry:160 %sext_ln61 = sext i16 %input_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:161 %mul_ln61 = mul i26 %sext_ln61, i26 %sext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="16">
<![CDATA[
entry:162 %sext_ln61_1 = sext i16 %input_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:163 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:164 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:165 %mul_ln61_1 = mul i26 %sext_ln61_1, i26 %sext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln61_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:166 %add_ln61 = add i26 %shl_ln, i26 %mul_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:168 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="16">
<![CDATA[
entry:242 %sext_ln61_16 = sext i16 %input_16_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_16"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:243 %mul_ln61_16 = mul i26 %sext_ln61_16, i26 %sext_ln61_16

]]></Node>
<StgValue><ssdm name="mul_ln61_16"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="26" op_0_bw="16">
<![CDATA[
entry:244 %sext_ln61_17 = sext i16 %input_17_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_17"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:245 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_16, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:246 %shl_ln61_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_15, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:247 %mul_ln61_17 = mul i26 %sext_ln61_17, i26 %sext_ln61_17

]]></Node>
<StgValue><ssdm name="mul_ln61_17"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:248 %add_ln61_15 = add i26 %shl_ln61_14, i26 %mul_ln61_17

]]></Node>
<StgValue><ssdm name="add_ln61_15"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:250 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_15, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="26" op_0_bw="16">
<![CDATA[
entry:324 %sext_ln61_32 = sext i16 %input_32_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_32"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:325 %mul_ln61_32 = mul i26 %sext_ln61_32, i26 %sext_ln61_32

]]></Node>
<StgValue><ssdm name="mul_ln61_32"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="16">
<![CDATA[
entry:326 %sext_ln61_33 = sext i16 %input_33_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_33"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:327 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_32, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:328 %shl_ln61_29 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_31, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_29"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:329 %mul_ln61_33 = mul i26 %sext_ln61_33, i26 %sext_ln61_33

]]></Node>
<StgValue><ssdm name="mul_ln61_33"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:330 %add_ln61_30 = add i26 %shl_ln61_29, i26 %mul_ln61_33

]]></Node>
<StgValue><ssdm name="add_ln61_30"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:332 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_30, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="26" op_0_bw="16">
<![CDATA[
entry:406 %sext_ln61_48 = sext i16 %input_48_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_48"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:407 %mul_ln61_48 = mul i26 %sext_ln61_48, i26 %sext_ln61_48

]]></Node>
<StgValue><ssdm name="mul_ln61_48"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="26" op_0_bw="16">
<![CDATA[
entry:408 %sext_ln61_49 = sext i16 %input_49_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_49"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:409 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_48, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:410 %shl_ln61_44 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_47, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_44"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:411 %mul_ln61_49 = mul i26 %sext_ln61_49, i26 %sext_ln61_49

]]></Node>
<StgValue><ssdm name="mul_ln61_49"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:412 %add_ln61_45 = add i26 %shl_ln61_44, i26 %mul_ln61_49

]]></Node>
<StgValue><ssdm name="add_ln61_45"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:414 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_45, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="26" op_0_bw="16">
<![CDATA[
entry:488 %sext_ln61_64 = sext i16 %input_64_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_64"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:489 %mul_ln61_64 = mul i26 %sext_ln61_64, i26 %sext_ln61_64

]]></Node>
<StgValue><ssdm name="mul_ln61_64"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="26" op_0_bw="16">
<![CDATA[
entry:490 %sext_ln61_65 = sext i16 %input_65_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_65"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:491 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_64, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:492 %shl_ln61_59 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_63, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_59"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:493 %mul_ln61_65 = mul i26 %sext_ln61_65, i26 %sext_ln61_65

]]></Node>
<StgValue><ssdm name="mul_ln61_65"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:494 %add_ln61_60 = add i26 %shl_ln61_59, i26 %mul_ln61_65

]]></Node>
<StgValue><ssdm name="add_ln61_60"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:496 %tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_60, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="26" op_0_bw="16">
<![CDATA[
entry:570 %sext_ln61_80 = sext i16 %input_80_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_80"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:571 %mul_ln61_80 = mul i26 %sext_ln61_80, i26 %sext_ln61_80

]]></Node>
<StgValue><ssdm name="mul_ln61_80"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="26" op_0_bw="16">
<![CDATA[
entry:572 %sext_ln61_81 = sext i16 %input_81_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_81"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:573 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_80, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:574 %shl_ln61_74 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_79, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_74"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:575 %mul_ln61_81 = mul i26 %sext_ln61_81, i26 %sext_ln61_81

]]></Node>
<StgValue><ssdm name="mul_ln61_81"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:576 %add_ln61_75 = add i26 %shl_ln61_74, i26 %mul_ln61_81

]]></Node>
<StgValue><ssdm name="add_ln61_75"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:578 %tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_75, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="26" op_0_bw="16">
<![CDATA[
entry:652 %sext_ln61_96 = sext i16 %input_96_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_96"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:653 %mul_ln61_96 = mul i26 %sext_ln61_96, i26 %sext_ln61_96

]]></Node>
<StgValue><ssdm name="mul_ln61_96"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="26" op_0_bw="16">
<![CDATA[
entry:654 %sext_ln61_97 = sext i16 %input_97_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_97"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:655 %tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_96, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:656 %shl_ln61_89 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_95, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_89"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:657 %mul_ln61_97 = mul i26 %sext_ln61_97, i26 %sext_ln61_97

]]></Node>
<StgValue><ssdm name="mul_ln61_97"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:658 %add_ln61_90 = add i26 %shl_ln61_89, i26 %mul_ln61_97

]]></Node>
<StgValue><ssdm name="add_ln61_90"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:660 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_90, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="26" op_0_bw="16">
<![CDATA[
entry:734 %sext_ln61_112 = sext i16 %input_112_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_112"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:735 %mul_ln61_112 = mul i26 %sext_ln61_112, i26 %sext_ln61_112

]]></Node>
<StgValue><ssdm name="mul_ln61_112"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="26" op_0_bw="16">
<![CDATA[
entry:736 %sext_ln61_113 = sext i16 %input_113_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_113"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:737 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_112, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:738 %shl_ln61_104 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_111, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_104"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:739 %mul_ln61_113 = mul i26 %sext_ln61_113, i26 %sext_ln61_113

]]></Node>
<StgValue><ssdm name="mul_ln61_113"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:740 %add_ln61_105 = add i26 %shl_ln61_104, i26 %mul_ln61_113

]]></Node>
<StgValue><ssdm name="add_ln61_105"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:742 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_105, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="26" op_0_bw="16">
<![CDATA[
entry:816 %sext_ln61_128 = sext i16 %input_128_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_128"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:817 %mul_ln61_128 = mul i26 %sext_ln61_128, i26 %sext_ln61_128

]]></Node>
<StgValue><ssdm name="mul_ln61_128"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="26" op_0_bw="16">
<![CDATA[
entry:818 %sext_ln61_129 = sext i16 %input_129_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_129"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:819 %tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_128, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:820 %shl_ln61_119 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_127, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_119"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:821 %mul_ln61_129 = mul i26 %sext_ln61_129, i26 %sext_ln61_129

]]></Node>
<StgValue><ssdm name="mul_ln61_129"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:822 %add_ln61_120 = add i26 %shl_ln61_119, i26 %mul_ln61_129

]]></Node>
<StgValue><ssdm name="add_ln61_120"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:824 %tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_120, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="26" op_0_bw="16">
<![CDATA[
entry:898 %sext_ln61_144 = sext i16 %input_144_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_144"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:899 %mul_ln61_144 = mul i26 %sext_ln61_144, i26 %sext_ln61_144

]]></Node>
<StgValue><ssdm name="mul_ln61_144"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="26" op_0_bw="16">
<![CDATA[
entry:900 %sext_ln61_145 = sext i16 %input_145_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_145"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:901 %tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln61_144, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:902 %shl_ln61_134 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_143, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_134"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:903 %mul_ln61_145 = mul i26 %sext_ln61_145, i26 %sext_ln61_145

]]></Node>
<StgValue><ssdm name="mul_ln61_145"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:904 %add_ln61_135 = add i26 %shl_ln61_134, i26 %mul_ln61_145

]]></Node>
<StgValue><ssdm name="add_ln61_135"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:906 %tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_135, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="26" op_0_bw="16">
<![CDATA[
entry:167 %sext_ln61_2 = sext i16 %input_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:169 %shl_ln61_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_1"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:170 %mul_ln61_2 = mul i26 %sext_ln61_2, i26 %sext_ln61_2

]]></Node>
<StgValue><ssdm name="mul_ln61_2"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:171 %add_ln61_1 = add i26 %shl_ln61_1, i26 %mul_ln61_2

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:173 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="26" op_0_bw="16">
<![CDATA[
entry:249 %sext_ln61_18 = sext i16 %input_18_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_18"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:251 %shl_ln61_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_16, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_15"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:252 %mul_ln61_18 = mul i26 %sext_ln61_18, i26 %sext_ln61_18

]]></Node>
<StgValue><ssdm name="mul_ln61_18"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:253 %add_ln61_16 = add i26 %shl_ln61_15, i26 %mul_ln61_18

]]></Node>
<StgValue><ssdm name="add_ln61_16"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:255 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_16, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="26" op_0_bw="16">
<![CDATA[
entry:331 %sext_ln61_34 = sext i16 %input_34_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_34"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:333 %shl_ln61_30 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_32, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_30"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:334 %mul_ln61_34 = mul i26 %sext_ln61_34, i26 %sext_ln61_34

]]></Node>
<StgValue><ssdm name="mul_ln61_34"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:335 %add_ln61_31 = add i26 %shl_ln61_30, i26 %mul_ln61_34

]]></Node>
<StgValue><ssdm name="add_ln61_31"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:337 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_31, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="26" op_0_bw="16">
<![CDATA[
entry:413 %sext_ln61_50 = sext i16 %input_50_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_50"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:415 %shl_ln61_45 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_48, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_45"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:416 %mul_ln61_50 = mul i26 %sext_ln61_50, i26 %sext_ln61_50

]]></Node>
<StgValue><ssdm name="mul_ln61_50"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:417 %add_ln61_46 = add i26 %shl_ln61_45, i26 %mul_ln61_50

]]></Node>
<StgValue><ssdm name="add_ln61_46"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:419 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_46, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="26" op_0_bw="16">
<![CDATA[
entry:495 %sext_ln61_66 = sext i16 %input_66_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_66"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:497 %shl_ln61_60 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_64, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_60"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:498 %mul_ln61_66 = mul i26 %sext_ln61_66, i26 %sext_ln61_66

]]></Node>
<StgValue><ssdm name="mul_ln61_66"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:499 %add_ln61_61 = add i26 %shl_ln61_60, i26 %mul_ln61_66

]]></Node>
<StgValue><ssdm name="add_ln61_61"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:501 %tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_61, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="26" op_0_bw="16">
<![CDATA[
entry:577 %sext_ln61_82 = sext i16 %input_82_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_82"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:579 %shl_ln61_75 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_80, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_75"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:580 %mul_ln61_82 = mul i26 %sext_ln61_82, i26 %sext_ln61_82

]]></Node>
<StgValue><ssdm name="mul_ln61_82"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:581 %add_ln61_76 = add i26 %shl_ln61_75, i26 %mul_ln61_82

]]></Node>
<StgValue><ssdm name="add_ln61_76"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:583 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_76, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="26" op_0_bw="16">
<![CDATA[
entry:659 %sext_ln61_98 = sext i16 %input_98_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_98"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:661 %shl_ln61_90 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_96, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_90"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:662 %mul_ln61_98 = mul i26 %sext_ln61_98, i26 %sext_ln61_98

]]></Node>
<StgValue><ssdm name="mul_ln61_98"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:663 %add_ln61_91 = add i26 %shl_ln61_90, i26 %mul_ln61_98

]]></Node>
<StgValue><ssdm name="add_ln61_91"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:665 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_91, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="26" op_0_bw="16">
<![CDATA[
entry:741 %sext_ln61_114 = sext i16 %input_114_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_114"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:743 %shl_ln61_105 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_112, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_105"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:744 %mul_ln61_114 = mul i26 %sext_ln61_114, i26 %sext_ln61_114

]]></Node>
<StgValue><ssdm name="mul_ln61_114"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:745 %add_ln61_106 = add i26 %shl_ln61_105, i26 %mul_ln61_114

]]></Node>
<StgValue><ssdm name="add_ln61_106"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:747 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_106, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="26" op_0_bw="16">
<![CDATA[
entry:823 %sext_ln61_130 = sext i16 %input_130_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_130"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:825 %shl_ln61_120 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_128, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_120"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:826 %mul_ln61_130 = mul i26 %sext_ln61_130, i26 %sext_ln61_130

]]></Node>
<StgValue><ssdm name="mul_ln61_130"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:827 %add_ln61_121 = add i26 %shl_ln61_120, i26 %mul_ln61_130

]]></Node>
<StgValue><ssdm name="add_ln61_121"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:829 %tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_121, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="26" op_0_bw="16">
<![CDATA[
entry:905 %sext_ln61_146 = sext i16 %input_146_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_146"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:907 %shl_ln61_135 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_144, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_135"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:908 %mul_ln61_146 = mul i26 %sext_ln61_146, i26 %sext_ln61_146

]]></Node>
<StgValue><ssdm name="mul_ln61_146"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:909 %add_ln61_136 = add i26 %shl_ln61_135, i26 %mul_ln61_146

]]></Node>
<StgValue><ssdm name="add_ln61_136"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:911 %tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_136, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="26" op_0_bw="16">
<![CDATA[
entry:172 %sext_ln61_3 = sext i16 %input_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:174 %shl_ln61_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_2, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_2"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:175 %mul_ln61_3 = mul i26 %sext_ln61_3, i26 %sext_ln61_3

]]></Node>
<StgValue><ssdm name="mul_ln61_3"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:176 %add_ln61_2 = add i26 %shl_ln61_2, i26 %mul_ln61_3

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:178 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="16">
<![CDATA[
entry:254 %sext_ln61_19 = sext i16 %input_19_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_19"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:256 %shl_ln61_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_17, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_16"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:257 %mul_ln61_19 = mul i26 %sext_ln61_19, i26 %sext_ln61_19

]]></Node>
<StgValue><ssdm name="mul_ln61_19"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:258 %add_ln61_17 = add i26 %shl_ln61_16, i26 %mul_ln61_19

]]></Node>
<StgValue><ssdm name="add_ln61_17"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:260 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_17, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="26" op_0_bw="16">
<![CDATA[
entry:336 %sext_ln61_35 = sext i16 %input_35_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_35"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:338 %shl_ln61_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_33, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_31"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:339 %mul_ln61_35 = mul i26 %sext_ln61_35, i26 %sext_ln61_35

]]></Node>
<StgValue><ssdm name="mul_ln61_35"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:340 %add_ln61_32 = add i26 %shl_ln61_31, i26 %mul_ln61_35

]]></Node>
<StgValue><ssdm name="add_ln61_32"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:342 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_32, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="26" op_0_bw="16">
<![CDATA[
entry:418 %sext_ln61_51 = sext i16 %input_51_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_51"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:420 %shl_ln61_46 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_49, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_46"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:421 %mul_ln61_51 = mul i26 %sext_ln61_51, i26 %sext_ln61_51

]]></Node>
<StgValue><ssdm name="mul_ln61_51"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:422 %add_ln61_47 = add i26 %shl_ln61_46, i26 %mul_ln61_51

]]></Node>
<StgValue><ssdm name="add_ln61_47"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:424 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_47, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="26" op_0_bw="16">
<![CDATA[
entry:500 %sext_ln61_67 = sext i16 %input_67_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_67"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:502 %shl_ln61_61 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_65, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_61"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:503 %mul_ln61_67 = mul i26 %sext_ln61_67, i26 %sext_ln61_67

]]></Node>
<StgValue><ssdm name="mul_ln61_67"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:504 %add_ln61_62 = add i26 %shl_ln61_61, i26 %mul_ln61_67

]]></Node>
<StgValue><ssdm name="add_ln61_62"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:506 %tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_62, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="26" op_0_bw="16">
<![CDATA[
entry:582 %sext_ln61_83 = sext i16 %input_83_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_83"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:584 %shl_ln61_76 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_81, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_76"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:585 %mul_ln61_83 = mul i26 %sext_ln61_83, i26 %sext_ln61_83

]]></Node>
<StgValue><ssdm name="mul_ln61_83"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:586 %add_ln61_77 = add i26 %shl_ln61_76, i26 %mul_ln61_83

]]></Node>
<StgValue><ssdm name="add_ln61_77"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:588 %tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_77, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="26" op_0_bw="16">
<![CDATA[
entry:664 %sext_ln61_99 = sext i16 %input_99_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_99"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:666 %shl_ln61_91 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_97, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_91"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:667 %mul_ln61_99 = mul i26 %sext_ln61_99, i26 %sext_ln61_99

]]></Node>
<StgValue><ssdm name="mul_ln61_99"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:668 %add_ln61_92 = add i26 %shl_ln61_91, i26 %mul_ln61_99

]]></Node>
<StgValue><ssdm name="add_ln61_92"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:670 %tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_92, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="26" op_0_bw="16">
<![CDATA[
entry:746 %sext_ln61_115 = sext i16 %input_115_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_115"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:748 %shl_ln61_106 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_113, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_106"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:749 %mul_ln61_115 = mul i26 %sext_ln61_115, i26 %sext_ln61_115

]]></Node>
<StgValue><ssdm name="mul_ln61_115"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:750 %add_ln61_107 = add i26 %shl_ln61_106, i26 %mul_ln61_115

]]></Node>
<StgValue><ssdm name="add_ln61_107"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:752 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_107, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="26" op_0_bw="16">
<![CDATA[
entry:828 %sext_ln61_131 = sext i16 %input_131_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_131"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:830 %shl_ln61_121 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_129, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_121"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:831 %mul_ln61_131 = mul i26 %sext_ln61_131, i26 %sext_ln61_131

]]></Node>
<StgValue><ssdm name="mul_ln61_131"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:832 %add_ln61_122 = add i26 %shl_ln61_121, i26 %mul_ln61_131

]]></Node>
<StgValue><ssdm name="add_ln61_122"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:834 %tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_122, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="26" op_0_bw="16">
<![CDATA[
entry:910 %sext_ln61_147 = sext i16 %input_147_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_147"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:912 %shl_ln61_136 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_145, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_136"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:913 %mul_ln61_147 = mul i26 %sext_ln61_147, i26 %sext_ln61_147

]]></Node>
<StgValue><ssdm name="mul_ln61_147"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:914 %add_ln61_137 = add i26 %shl_ln61_136, i26 %mul_ln61_147

]]></Node>
<StgValue><ssdm name="add_ln61_137"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:916 %tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_137, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="16">
<![CDATA[
entry:177 %sext_ln61_4 = sext i16 %input_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_4"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:179 %shl_ln61_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_3, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_3"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:180 %mul_ln61_4 = mul i26 %sext_ln61_4, i26 %sext_ln61_4

]]></Node>
<StgValue><ssdm name="mul_ln61_4"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:181 %add_ln61_3 = add i26 %shl_ln61_3, i26 %mul_ln61_4

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:183 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="26" op_0_bw="16">
<![CDATA[
entry:259 %sext_ln61_20 = sext i16 %input_20_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_20"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:261 %shl_ln61_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_18, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_17"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:262 %mul_ln61_20 = mul i26 %sext_ln61_20, i26 %sext_ln61_20

]]></Node>
<StgValue><ssdm name="mul_ln61_20"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:263 %add_ln61_18 = add i26 %shl_ln61_17, i26 %mul_ln61_20

]]></Node>
<StgValue><ssdm name="add_ln61_18"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:265 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_18, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="26" op_0_bw="16">
<![CDATA[
entry:341 %sext_ln61_36 = sext i16 %input_36_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_36"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:343 %shl_ln61_32 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_34, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_32"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:344 %mul_ln61_36 = mul i26 %sext_ln61_36, i26 %sext_ln61_36

]]></Node>
<StgValue><ssdm name="mul_ln61_36"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:345 %add_ln61_33 = add i26 %shl_ln61_32, i26 %mul_ln61_36

]]></Node>
<StgValue><ssdm name="add_ln61_33"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:347 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_33, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="16">
<![CDATA[
entry:423 %sext_ln61_52 = sext i16 %input_52_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_52"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:425 %shl_ln61_47 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_50, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_47"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:426 %mul_ln61_52 = mul i26 %sext_ln61_52, i26 %sext_ln61_52

]]></Node>
<StgValue><ssdm name="mul_ln61_52"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:427 %add_ln61_48 = add i26 %shl_ln61_47, i26 %mul_ln61_52

]]></Node>
<StgValue><ssdm name="add_ln61_48"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:429 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_48, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="26" op_0_bw="16">
<![CDATA[
entry:505 %sext_ln61_68 = sext i16 %input_68_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_68"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:507 %shl_ln61_62 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_66, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_62"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:508 %mul_ln61_68 = mul i26 %sext_ln61_68, i26 %sext_ln61_68

]]></Node>
<StgValue><ssdm name="mul_ln61_68"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:509 %add_ln61_63 = add i26 %shl_ln61_62, i26 %mul_ln61_68

]]></Node>
<StgValue><ssdm name="add_ln61_63"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:511 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_63, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="26" op_0_bw="16">
<![CDATA[
entry:587 %sext_ln61_84 = sext i16 %input_84_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_84"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:589 %shl_ln61_77 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_82, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_77"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:590 %mul_ln61_84 = mul i26 %sext_ln61_84, i26 %sext_ln61_84

]]></Node>
<StgValue><ssdm name="mul_ln61_84"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:591 %add_ln61_78 = add i26 %shl_ln61_77, i26 %mul_ln61_84

]]></Node>
<StgValue><ssdm name="add_ln61_78"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:593 %tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_78, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="26" op_0_bw="16">
<![CDATA[
entry:669 %sext_ln61_100 = sext i16 %input_100_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_100"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:671 %shl_ln61_92 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_98, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_92"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:672 %mul_ln61_100 = mul i26 %sext_ln61_100, i26 %sext_ln61_100

]]></Node>
<StgValue><ssdm name="mul_ln61_100"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:673 %add_ln61_93 = add i26 %shl_ln61_92, i26 %mul_ln61_100

]]></Node>
<StgValue><ssdm name="add_ln61_93"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:675 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_93, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="26" op_0_bw="16">
<![CDATA[
entry:751 %sext_ln61_116 = sext i16 %input_116_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_116"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:753 %shl_ln61_107 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_114, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_107"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:754 %mul_ln61_116 = mul i26 %sext_ln61_116, i26 %sext_ln61_116

]]></Node>
<StgValue><ssdm name="mul_ln61_116"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:755 %add_ln61_108 = add i26 %shl_ln61_107, i26 %mul_ln61_116

]]></Node>
<StgValue><ssdm name="add_ln61_108"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:757 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_108, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="26" op_0_bw="16">
<![CDATA[
entry:833 %sext_ln61_132 = sext i16 %input_132_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_132"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:835 %shl_ln61_122 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_130, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_122"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:836 %mul_ln61_132 = mul i26 %sext_ln61_132, i26 %sext_ln61_132

]]></Node>
<StgValue><ssdm name="mul_ln61_132"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:837 %add_ln61_123 = add i26 %shl_ln61_122, i26 %mul_ln61_132

]]></Node>
<StgValue><ssdm name="add_ln61_123"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:839 %tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_123, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="26" op_0_bw="16">
<![CDATA[
entry:915 %sext_ln61_148 = sext i16 %input_148_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_148"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:917 %shl_ln61_137 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_146, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_137"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:918 %mul_ln61_148 = mul i26 %sext_ln61_148, i26 %sext_ln61_148

]]></Node>
<StgValue><ssdm name="mul_ln61_148"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:919 %add_ln61_138 = add i26 %shl_ln61_137, i26 %mul_ln61_148

]]></Node>
<StgValue><ssdm name="add_ln61_138"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:921 %tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_138, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="16">
<![CDATA[
entry:182 %sext_ln61_5 = sext i16 %input_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_5"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:184 %shl_ln61_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_4, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_4"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:185 %mul_ln61_5 = mul i26 %sext_ln61_5, i26 %sext_ln61_5

]]></Node>
<StgValue><ssdm name="mul_ln61_5"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:186 %add_ln61_4 = add i26 %shl_ln61_4, i26 %mul_ln61_5

]]></Node>
<StgValue><ssdm name="add_ln61_4"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:188 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="26" op_0_bw="16">
<![CDATA[
entry:264 %sext_ln61_21 = sext i16 %input_21_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_21"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:266 %shl_ln61_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_19, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_18"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:267 %mul_ln61_21 = mul i26 %sext_ln61_21, i26 %sext_ln61_21

]]></Node>
<StgValue><ssdm name="mul_ln61_21"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:268 %add_ln61_19 = add i26 %shl_ln61_18, i26 %mul_ln61_21

]]></Node>
<StgValue><ssdm name="add_ln61_19"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:270 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_19, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="26" op_0_bw="16">
<![CDATA[
entry:346 %sext_ln61_37 = sext i16 %input_37_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_37"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:348 %shl_ln61_33 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_35, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_33"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:349 %mul_ln61_37 = mul i26 %sext_ln61_37, i26 %sext_ln61_37

]]></Node>
<StgValue><ssdm name="mul_ln61_37"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:350 %add_ln61_34 = add i26 %shl_ln61_33, i26 %mul_ln61_37

]]></Node>
<StgValue><ssdm name="add_ln61_34"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:352 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_34, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="26" op_0_bw="16">
<![CDATA[
entry:428 %sext_ln61_53 = sext i16 %input_53_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_53"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:430 %shl_ln61_48 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_51, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_48"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:431 %mul_ln61_53 = mul i26 %sext_ln61_53, i26 %sext_ln61_53

]]></Node>
<StgValue><ssdm name="mul_ln61_53"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:432 %add_ln61_49 = add i26 %shl_ln61_48, i26 %mul_ln61_53

]]></Node>
<StgValue><ssdm name="add_ln61_49"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:434 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_49, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="16">
<![CDATA[
entry:510 %sext_ln61_69 = sext i16 %input_69_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_69"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:512 %shl_ln61_63 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_67, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_63"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:513 %mul_ln61_69 = mul i26 %sext_ln61_69, i26 %sext_ln61_69

]]></Node>
<StgValue><ssdm name="mul_ln61_69"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:514 %add_ln61_64 = add i26 %shl_ln61_63, i26 %mul_ln61_69

]]></Node>
<StgValue><ssdm name="add_ln61_64"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:516 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_64, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="26" op_0_bw="16">
<![CDATA[
entry:592 %sext_ln61_85 = sext i16 %input_85_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_85"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:594 %shl_ln61_78 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_83, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_78"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:595 %mul_ln61_85 = mul i26 %sext_ln61_85, i26 %sext_ln61_85

]]></Node>
<StgValue><ssdm name="mul_ln61_85"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:596 %add_ln61_79 = add i26 %shl_ln61_78, i26 %mul_ln61_85

]]></Node>
<StgValue><ssdm name="add_ln61_79"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:598 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_79, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="26" op_0_bw="16">
<![CDATA[
entry:674 %sext_ln61_101 = sext i16 %input_101_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_101"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:676 %shl_ln61_93 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_99, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_93"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:677 %mul_ln61_101 = mul i26 %sext_ln61_101, i26 %sext_ln61_101

]]></Node>
<StgValue><ssdm name="mul_ln61_101"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:678 %add_ln61_94 = add i26 %shl_ln61_93, i26 %mul_ln61_101

]]></Node>
<StgValue><ssdm name="add_ln61_94"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:680 %tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_94, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="26" op_0_bw="16">
<![CDATA[
entry:756 %sext_ln61_117 = sext i16 %input_117_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_117"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:758 %shl_ln61_108 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_115, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_108"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:759 %mul_ln61_117 = mul i26 %sext_ln61_117, i26 %sext_ln61_117

]]></Node>
<StgValue><ssdm name="mul_ln61_117"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:760 %add_ln61_109 = add i26 %shl_ln61_108, i26 %mul_ln61_117

]]></Node>
<StgValue><ssdm name="add_ln61_109"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:762 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_109, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="26" op_0_bw="16">
<![CDATA[
entry:838 %sext_ln61_133 = sext i16 %input_133_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_133"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:840 %shl_ln61_123 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_131, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_123"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:841 %mul_ln61_133 = mul i26 %sext_ln61_133, i26 %sext_ln61_133

]]></Node>
<StgValue><ssdm name="mul_ln61_133"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:842 %add_ln61_124 = add i26 %shl_ln61_123, i26 %mul_ln61_133

]]></Node>
<StgValue><ssdm name="add_ln61_124"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:844 %tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_124, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="26" op_0_bw="16">
<![CDATA[
entry:920 %sext_ln61_149 = sext i16 %input_149_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_149"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:922 %shl_ln61_138 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_147, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_138"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:923 %mul_ln61_149 = mul i26 %sext_ln61_149, i26 %sext_ln61_149

]]></Node>
<StgValue><ssdm name="mul_ln61_149"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:924 %add_ln61_139 = add i26 %shl_ln61_138, i26 %mul_ln61_149

]]></Node>
<StgValue><ssdm name="add_ln61_139"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:926 %tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_139, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="16">
<![CDATA[
entry:187 %sext_ln61_6 = sext i16 %input_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_6"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:189 %shl_ln61_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_5, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_5"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:190 %mul_ln61_6 = mul i26 %sext_ln61_6, i26 %sext_ln61_6

]]></Node>
<StgValue><ssdm name="mul_ln61_6"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:191 %add_ln61_5 = add i26 %shl_ln61_5, i26 %mul_ln61_6

]]></Node>
<StgValue><ssdm name="add_ln61_5"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:193 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="26" op_0_bw="16">
<![CDATA[
entry:269 %sext_ln61_22 = sext i16 %input_22_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_22"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:271 %shl_ln61_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_19"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:272 %mul_ln61_22 = mul i26 %sext_ln61_22, i26 %sext_ln61_22

]]></Node>
<StgValue><ssdm name="mul_ln61_22"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:273 %add_ln61_20 = add i26 %shl_ln61_19, i26 %mul_ln61_22

]]></Node>
<StgValue><ssdm name="add_ln61_20"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:275 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_20, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="16">
<![CDATA[
entry:351 %sext_ln61_38 = sext i16 %input_38_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_38"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:353 %shl_ln61_34 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_36, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_34"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:354 %mul_ln61_38 = mul i26 %sext_ln61_38, i26 %sext_ln61_38

]]></Node>
<StgValue><ssdm name="mul_ln61_38"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:355 %add_ln61_35 = add i26 %shl_ln61_34, i26 %mul_ln61_38

]]></Node>
<StgValue><ssdm name="add_ln61_35"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:357 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_35, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="26" op_0_bw="16">
<![CDATA[
entry:433 %sext_ln61_54 = sext i16 %input_54_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_54"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:435 %shl_ln61_49 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_52, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_49"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:436 %mul_ln61_54 = mul i26 %sext_ln61_54, i26 %sext_ln61_54

]]></Node>
<StgValue><ssdm name="mul_ln61_54"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:437 %add_ln61_50 = add i26 %shl_ln61_49, i26 %mul_ln61_54

]]></Node>
<StgValue><ssdm name="add_ln61_50"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:439 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_50, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="26" op_0_bw="16">
<![CDATA[
entry:515 %sext_ln61_70 = sext i16 %input_70_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_70"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:517 %shl_ln61_64 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_68, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_64"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:518 %mul_ln61_70 = mul i26 %sext_ln61_70, i26 %sext_ln61_70

]]></Node>
<StgValue><ssdm name="mul_ln61_70"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:519 %add_ln61_65 = add i26 %shl_ln61_64, i26 %mul_ln61_70

]]></Node>
<StgValue><ssdm name="add_ln61_65"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:521 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_65, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="26" op_0_bw="16">
<![CDATA[
entry:597 %sext_ln61_86 = sext i16 %input_86_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_86"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:599 %shl_ln61_79 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_84, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_79"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:600 %mul_ln61_86 = mul i26 %sext_ln61_86, i26 %sext_ln61_86

]]></Node>
<StgValue><ssdm name="mul_ln61_86"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:601 %add_ln61_80 = add i26 %shl_ln61_79, i26 %mul_ln61_86

]]></Node>
<StgValue><ssdm name="add_ln61_80"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:603 %tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_80, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="26" op_0_bw="16">
<![CDATA[
entry:679 %sext_ln61_102 = sext i16 %input_102_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_102"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:681 %shl_ln61_94 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_100, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_94"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:682 %mul_ln61_102 = mul i26 %sext_ln61_102, i26 %sext_ln61_102

]]></Node>
<StgValue><ssdm name="mul_ln61_102"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:683 %add_ln61_95 = add i26 %shl_ln61_94, i26 %mul_ln61_102

]]></Node>
<StgValue><ssdm name="add_ln61_95"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:685 %tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_95, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="26" op_0_bw="16">
<![CDATA[
entry:761 %sext_ln61_118 = sext i16 %input_118_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_118"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:763 %shl_ln61_109 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_116, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_109"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:764 %mul_ln61_118 = mul i26 %sext_ln61_118, i26 %sext_ln61_118

]]></Node>
<StgValue><ssdm name="mul_ln61_118"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:765 %add_ln61_110 = add i26 %shl_ln61_109, i26 %mul_ln61_118

]]></Node>
<StgValue><ssdm name="add_ln61_110"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:767 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_110, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="26" op_0_bw="16">
<![CDATA[
entry:843 %sext_ln61_134 = sext i16 %input_134_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_134"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:845 %shl_ln61_124 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_132, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_124"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:846 %mul_ln61_134 = mul i26 %sext_ln61_134, i26 %sext_ln61_134

]]></Node>
<StgValue><ssdm name="mul_ln61_134"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:847 %add_ln61_125 = add i26 %shl_ln61_124, i26 %mul_ln61_134

]]></Node>
<StgValue><ssdm name="add_ln61_125"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:849 %tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_125, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="26" op_0_bw="16">
<![CDATA[
entry:925 %sext_ln61_150 = sext i16 %input_150_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_150"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:927 %shl_ln61_139 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_148, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_139"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:928 %mul_ln61_150 = mul i26 %sext_ln61_150, i26 %sext_ln61_150

]]></Node>
<StgValue><ssdm name="mul_ln61_150"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:929 %add_ln61_140 = add i26 %shl_ln61_139, i26 %mul_ln61_150

]]></Node>
<StgValue><ssdm name="add_ln61_140"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:931 %tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_140, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="16">
<![CDATA[
entry:192 %sext_ln61_7 = sext i16 %input_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_7"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:194 %shl_ln61_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_6, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_6"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:195 %mul_ln61_7 = mul i26 %sext_ln61_7, i26 %sext_ln61_7

]]></Node>
<StgValue><ssdm name="mul_ln61_7"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:196 %add_ln61_6 = add i26 %shl_ln61_6, i26 %mul_ln61_7

]]></Node>
<StgValue><ssdm name="add_ln61_6"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:198 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="16">
<![CDATA[
entry:274 %sext_ln61_23 = sext i16 %input_23_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_23"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:276 %shl_ln61_20 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_20"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:277 %mul_ln61_23 = mul i26 %sext_ln61_23, i26 %sext_ln61_23

]]></Node>
<StgValue><ssdm name="mul_ln61_23"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:278 %add_ln61_21 = add i26 %shl_ln61_20, i26 %mul_ln61_23

]]></Node>
<StgValue><ssdm name="add_ln61_21"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:280 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_21, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="26" op_0_bw="16">
<![CDATA[
entry:356 %sext_ln61_39 = sext i16 %input_39_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_39"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:358 %shl_ln61_35 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_37, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_35"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:359 %mul_ln61_39 = mul i26 %sext_ln61_39, i26 %sext_ln61_39

]]></Node>
<StgValue><ssdm name="mul_ln61_39"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:360 %add_ln61_36 = add i26 %shl_ln61_35, i26 %mul_ln61_39

]]></Node>
<StgValue><ssdm name="add_ln61_36"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:362 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_36, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="26" op_0_bw="16">
<![CDATA[
entry:438 %sext_ln61_55 = sext i16 %input_55_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_55"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:440 %shl_ln61_50 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_53, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_50"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:441 %mul_ln61_55 = mul i26 %sext_ln61_55, i26 %sext_ln61_55

]]></Node>
<StgValue><ssdm name="mul_ln61_55"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:442 %add_ln61_51 = add i26 %shl_ln61_50, i26 %mul_ln61_55

]]></Node>
<StgValue><ssdm name="add_ln61_51"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:444 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_51, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="26" op_0_bw="16">
<![CDATA[
entry:520 %sext_ln61_71 = sext i16 %input_71_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_71"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:522 %shl_ln61_65 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_69, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_65"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:523 %mul_ln61_71 = mul i26 %sext_ln61_71, i26 %sext_ln61_71

]]></Node>
<StgValue><ssdm name="mul_ln61_71"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:524 %add_ln61_66 = add i26 %shl_ln61_65, i26 %mul_ln61_71

]]></Node>
<StgValue><ssdm name="add_ln61_66"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:526 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_66, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="26" op_0_bw="16">
<![CDATA[
entry:602 %sext_ln61_87 = sext i16 %input_87_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_87"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:604 %shl_ln61_80 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_85, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_80"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:605 %mul_ln61_87 = mul i26 %sext_ln61_87, i26 %sext_ln61_87

]]></Node>
<StgValue><ssdm name="mul_ln61_87"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:606 %add_ln61_81 = add i26 %shl_ln61_80, i26 %mul_ln61_87

]]></Node>
<StgValue><ssdm name="add_ln61_81"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:608 %tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_81, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="26" op_0_bw="16">
<![CDATA[
entry:684 %sext_ln61_103 = sext i16 %input_103_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_103"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:686 %shl_ln61_95 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_101, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_95"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:687 %mul_ln61_103 = mul i26 %sext_ln61_103, i26 %sext_ln61_103

]]></Node>
<StgValue><ssdm name="mul_ln61_103"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:688 %add_ln61_96 = add i26 %shl_ln61_95, i26 %mul_ln61_103

]]></Node>
<StgValue><ssdm name="add_ln61_96"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:690 %tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_96, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="26" op_0_bw="16">
<![CDATA[
entry:766 %sext_ln61_119 = sext i16 %input_119_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_119"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:768 %shl_ln61_110 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_117, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_110"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:769 %mul_ln61_119 = mul i26 %sext_ln61_119, i26 %sext_ln61_119

]]></Node>
<StgValue><ssdm name="mul_ln61_119"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:770 %add_ln61_111 = add i26 %shl_ln61_110, i26 %mul_ln61_119

]]></Node>
<StgValue><ssdm name="add_ln61_111"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:772 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_111, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="26" op_0_bw="16">
<![CDATA[
entry:848 %sext_ln61_135 = sext i16 %input_135_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_135"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:850 %shl_ln61_125 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_133, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_125"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:851 %mul_ln61_135 = mul i26 %sext_ln61_135, i26 %sext_ln61_135

]]></Node>
<StgValue><ssdm name="mul_ln61_135"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:852 %add_ln61_126 = add i26 %shl_ln61_125, i26 %mul_ln61_135

]]></Node>
<StgValue><ssdm name="add_ln61_126"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:854 %tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_126, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="26" op_0_bw="16">
<![CDATA[
entry:930 %sext_ln61_151 = sext i16 %input_151_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_151"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:932 %shl_ln61_140 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_149, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_140"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:933 %mul_ln61_151 = mul i26 %sext_ln61_151, i26 %sext_ln61_151

]]></Node>
<StgValue><ssdm name="mul_ln61_151"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:934 %add_ln61_141 = add i26 %shl_ln61_140, i26 %mul_ln61_151

]]></Node>
<StgValue><ssdm name="add_ln61_141"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:936 %tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_141, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="16">
<![CDATA[
entry:197 %sext_ln61_8 = sext i16 %input_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_8"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:199 %shl_ln61_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_7, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_7"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:200 %mul_ln61_8 = mul i26 %sext_ln61_8, i26 %sext_ln61_8

]]></Node>
<StgValue><ssdm name="mul_ln61_8"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:201 %add_ln61_7 = add i26 %shl_ln61_7, i26 %mul_ln61_8

]]></Node>
<StgValue><ssdm name="add_ln61_7"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:203 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="26" op_0_bw="16">
<![CDATA[
entry:279 %sext_ln61_24 = sext i16 %input_24_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_24"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:281 %shl_ln61_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_21"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:282 %mul_ln61_24 = mul i26 %sext_ln61_24, i26 %sext_ln61_24

]]></Node>
<StgValue><ssdm name="mul_ln61_24"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:283 %add_ln61_22 = add i26 %shl_ln61_21, i26 %mul_ln61_24

]]></Node>
<StgValue><ssdm name="add_ln61_22"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:285 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_22, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="26" op_0_bw="16">
<![CDATA[
entry:361 %sext_ln61_40 = sext i16 %input_40_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_40"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:363 %shl_ln61_36 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_38, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_36"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:364 %mul_ln61_40 = mul i26 %sext_ln61_40, i26 %sext_ln61_40

]]></Node>
<StgValue><ssdm name="mul_ln61_40"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:365 %add_ln61_37 = add i26 %shl_ln61_36, i26 %mul_ln61_40

]]></Node>
<StgValue><ssdm name="add_ln61_37"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:367 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_37, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="26" op_0_bw="16">
<![CDATA[
entry:443 %sext_ln61_56 = sext i16 %input_56_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_56"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:445 %shl_ln61_51 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_54, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_51"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:446 %mul_ln61_56 = mul i26 %sext_ln61_56, i26 %sext_ln61_56

]]></Node>
<StgValue><ssdm name="mul_ln61_56"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:447 %add_ln61_52 = add i26 %shl_ln61_51, i26 %mul_ln61_56

]]></Node>
<StgValue><ssdm name="add_ln61_52"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:449 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_52, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="26" op_0_bw="16">
<![CDATA[
entry:525 %sext_ln61_72 = sext i16 %input_72_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_72"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:527 %shl_ln61_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_70, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_66"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:528 %mul_ln61_72 = mul i26 %sext_ln61_72, i26 %sext_ln61_72

]]></Node>
<StgValue><ssdm name="mul_ln61_72"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:529 %add_ln61_67 = add i26 %shl_ln61_66, i26 %mul_ln61_72

]]></Node>
<StgValue><ssdm name="add_ln61_67"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:531 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_67, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="26" op_0_bw="16">
<![CDATA[
entry:607 %sext_ln61_88 = sext i16 %input_88_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_88"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:609 %shl_ln61_81 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_86, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_81"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:610 %mul_ln61_88 = mul i26 %sext_ln61_88, i26 %sext_ln61_88

]]></Node>
<StgValue><ssdm name="mul_ln61_88"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:611 %add_ln61_82 = add i26 %shl_ln61_81, i26 %mul_ln61_88

]]></Node>
<StgValue><ssdm name="add_ln61_82"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:613 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_82, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="26" op_0_bw="16">
<![CDATA[
entry:689 %sext_ln61_104 = sext i16 %input_104_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_104"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:691 %shl_ln61_96 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_102, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_96"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:692 %mul_ln61_104 = mul i26 %sext_ln61_104, i26 %sext_ln61_104

]]></Node>
<StgValue><ssdm name="mul_ln61_104"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:693 %add_ln61_97 = add i26 %shl_ln61_96, i26 %mul_ln61_104

]]></Node>
<StgValue><ssdm name="add_ln61_97"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:695 %tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_97, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="26" op_0_bw="16">
<![CDATA[
entry:771 %sext_ln61_120 = sext i16 %input_120_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_120"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:773 %shl_ln61_111 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_118, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_111"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:774 %mul_ln61_120 = mul i26 %sext_ln61_120, i26 %sext_ln61_120

]]></Node>
<StgValue><ssdm name="mul_ln61_120"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:775 %add_ln61_112 = add i26 %shl_ln61_111, i26 %mul_ln61_120

]]></Node>
<StgValue><ssdm name="add_ln61_112"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:777 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_112, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="26" op_0_bw="16">
<![CDATA[
entry:853 %sext_ln61_136 = sext i16 %input_136_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_136"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:855 %shl_ln61_126 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_134, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_126"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:856 %mul_ln61_136 = mul i26 %sext_ln61_136, i26 %sext_ln61_136

]]></Node>
<StgValue><ssdm name="mul_ln61_136"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:857 %add_ln61_127 = add i26 %shl_ln61_126, i26 %mul_ln61_136

]]></Node>
<StgValue><ssdm name="add_ln61_127"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:859 %tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_127, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="26" op_0_bw="16">
<![CDATA[
entry:935 %sext_ln61_152 = sext i16 %input_152_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_152"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:937 %shl_ln61_141 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_150, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_141"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:938 %mul_ln61_152 = mul i26 %sext_ln61_152, i26 %sext_ln61_152

]]></Node>
<StgValue><ssdm name="mul_ln61_152"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:939 %add_ln61_142 = add i26 %shl_ln61_141, i26 %mul_ln61_152

]]></Node>
<StgValue><ssdm name="add_ln61_142"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:941 %tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_142, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="26" op_0_bw="16">
<![CDATA[
entry:202 %sext_ln61_9 = sext i16 %input_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_9"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:204 %shl_ln61_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_8, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_8"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:205 %mul_ln61_9 = mul i26 %sext_ln61_9, i26 %sext_ln61_9

]]></Node>
<StgValue><ssdm name="mul_ln61_9"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:206 %add_ln61_8 = add i26 %shl_ln61_8, i26 %mul_ln61_9

]]></Node>
<StgValue><ssdm name="add_ln61_8"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:208 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_8, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="26" op_0_bw="16">
<![CDATA[
entry:284 %sext_ln61_25 = sext i16 %input_25_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_25"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:286 %shl_ln61_22 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_23, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_22"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:287 %mul_ln61_25 = mul i26 %sext_ln61_25, i26 %sext_ln61_25

]]></Node>
<StgValue><ssdm name="mul_ln61_25"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:288 %add_ln61_23 = add i26 %shl_ln61_22, i26 %mul_ln61_25

]]></Node>
<StgValue><ssdm name="add_ln61_23"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:290 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_23, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="26" op_0_bw="16">
<![CDATA[
entry:366 %sext_ln61_41 = sext i16 %input_41_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_41"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:368 %shl_ln61_37 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_39, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_37"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:369 %mul_ln61_41 = mul i26 %sext_ln61_41, i26 %sext_ln61_41

]]></Node>
<StgValue><ssdm name="mul_ln61_41"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:370 %add_ln61_38 = add i26 %shl_ln61_37, i26 %mul_ln61_41

]]></Node>
<StgValue><ssdm name="add_ln61_38"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:372 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_38, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="26" op_0_bw="16">
<![CDATA[
entry:448 %sext_ln61_57 = sext i16 %input_57_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_57"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:450 %shl_ln61_52 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_55, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_52"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:451 %mul_ln61_57 = mul i26 %sext_ln61_57, i26 %sext_ln61_57

]]></Node>
<StgValue><ssdm name="mul_ln61_57"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:452 %add_ln61_53 = add i26 %shl_ln61_52, i26 %mul_ln61_57

]]></Node>
<StgValue><ssdm name="add_ln61_53"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:454 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_53, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="26" op_0_bw="16">
<![CDATA[
entry:530 %sext_ln61_73 = sext i16 %input_73_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_73"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:532 %shl_ln61_67 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_71, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_67"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:533 %mul_ln61_73 = mul i26 %sext_ln61_73, i26 %sext_ln61_73

]]></Node>
<StgValue><ssdm name="mul_ln61_73"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:534 %add_ln61_68 = add i26 %shl_ln61_67, i26 %mul_ln61_73

]]></Node>
<StgValue><ssdm name="add_ln61_68"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:536 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_68, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="26" op_0_bw="16">
<![CDATA[
entry:612 %sext_ln61_89 = sext i16 %input_89_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_89"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:614 %shl_ln61_82 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_87, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_82"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:615 %mul_ln61_89 = mul i26 %sext_ln61_89, i26 %sext_ln61_89

]]></Node>
<StgValue><ssdm name="mul_ln61_89"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:616 %add_ln61_83 = add i26 %shl_ln61_82, i26 %mul_ln61_89

]]></Node>
<StgValue><ssdm name="add_ln61_83"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:618 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_83, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="26" op_0_bw="16">
<![CDATA[
entry:694 %sext_ln61_105 = sext i16 %input_105_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_105"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:696 %shl_ln61_97 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_103, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_97"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:697 %mul_ln61_105 = mul i26 %sext_ln61_105, i26 %sext_ln61_105

]]></Node>
<StgValue><ssdm name="mul_ln61_105"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:698 %add_ln61_98 = add i26 %shl_ln61_97, i26 %mul_ln61_105

]]></Node>
<StgValue><ssdm name="add_ln61_98"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:700 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_98, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="26" op_0_bw="16">
<![CDATA[
entry:776 %sext_ln61_121 = sext i16 %input_121_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_121"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:778 %shl_ln61_112 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_119, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_112"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:779 %mul_ln61_121 = mul i26 %sext_ln61_121, i26 %sext_ln61_121

]]></Node>
<StgValue><ssdm name="mul_ln61_121"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:780 %add_ln61_113 = add i26 %shl_ln61_112, i26 %mul_ln61_121

]]></Node>
<StgValue><ssdm name="add_ln61_113"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:782 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_113, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="26" op_0_bw="16">
<![CDATA[
entry:858 %sext_ln61_137 = sext i16 %input_137_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_137"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:860 %shl_ln61_127 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_135, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_127"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:861 %mul_ln61_137 = mul i26 %sext_ln61_137, i26 %sext_ln61_137

]]></Node>
<StgValue><ssdm name="mul_ln61_137"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:862 %add_ln61_128 = add i26 %shl_ln61_127, i26 %mul_ln61_137

]]></Node>
<StgValue><ssdm name="add_ln61_128"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:864 %tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_128, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="26" op_0_bw="16">
<![CDATA[
entry:940 %sext_ln61_153 = sext i16 %input_153_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_153"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:942 %shl_ln61_142 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_151, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_142"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:943 %mul_ln61_153 = mul i26 %sext_ln61_153, i26 %sext_ln61_153

]]></Node>
<StgValue><ssdm name="mul_ln61_153"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:944 %add_ln61_143 = add i26 %shl_ln61_142, i26 %mul_ln61_153

]]></Node>
<StgValue><ssdm name="add_ln61_143"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:946 %tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_143, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="656" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="26" op_0_bw="16">
<![CDATA[
entry:207 %sext_ln61_10 = sext i16 %input_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_10"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:209 %shl_ln61_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_9, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_9"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:210 %mul_ln61_10 = mul i26 %sext_ln61_10, i26 %sext_ln61_10

]]></Node>
<StgValue><ssdm name="mul_ln61_10"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:211 %add_ln61_9 = add i26 %shl_ln61_9, i26 %mul_ln61_10

]]></Node>
<StgValue><ssdm name="add_ln61_9"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:213 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_9, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="16">
<![CDATA[
entry:289 %sext_ln61_26 = sext i16 %input_26_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_26"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:291 %shl_ln61_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_24, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_23"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:292 %mul_ln61_26 = mul i26 %sext_ln61_26, i26 %sext_ln61_26

]]></Node>
<StgValue><ssdm name="mul_ln61_26"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:293 %add_ln61_24 = add i26 %shl_ln61_23, i26 %mul_ln61_26

]]></Node>
<StgValue><ssdm name="add_ln61_24"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:295 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_24, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="16">
<![CDATA[
entry:371 %sext_ln61_42 = sext i16 %input_42_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_42"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:373 %shl_ln61_38 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_40, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_38"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:374 %mul_ln61_42 = mul i26 %sext_ln61_42, i26 %sext_ln61_42

]]></Node>
<StgValue><ssdm name="mul_ln61_42"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:375 %add_ln61_39 = add i26 %shl_ln61_38, i26 %mul_ln61_42

]]></Node>
<StgValue><ssdm name="add_ln61_39"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:377 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_39, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="16">
<![CDATA[
entry:453 %sext_ln61_58 = sext i16 %input_58_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_58"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:455 %shl_ln61_53 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_56, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_53"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:456 %mul_ln61_58 = mul i26 %sext_ln61_58, i26 %sext_ln61_58

]]></Node>
<StgValue><ssdm name="mul_ln61_58"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:457 %add_ln61_54 = add i26 %shl_ln61_53, i26 %mul_ln61_58

]]></Node>
<StgValue><ssdm name="add_ln61_54"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:459 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_54, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="26" op_0_bw="16">
<![CDATA[
entry:535 %sext_ln61_74 = sext i16 %input_74_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_74"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:537 %shl_ln61_68 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_72, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_68"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:538 %mul_ln61_74 = mul i26 %sext_ln61_74, i26 %sext_ln61_74

]]></Node>
<StgValue><ssdm name="mul_ln61_74"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:539 %add_ln61_69 = add i26 %shl_ln61_68, i26 %mul_ln61_74

]]></Node>
<StgValue><ssdm name="add_ln61_69"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:541 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_69, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="26" op_0_bw="16">
<![CDATA[
entry:617 %sext_ln61_90 = sext i16 %input_90_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_90"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:619 %shl_ln61_83 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_88, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_83"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:620 %mul_ln61_90 = mul i26 %sext_ln61_90, i26 %sext_ln61_90

]]></Node>
<StgValue><ssdm name="mul_ln61_90"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:621 %add_ln61_84 = add i26 %shl_ln61_83, i26 %mul_ln61_90

]]></Node>
<StgValue><ssdm name="add_ln61_84"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:623 %tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_84, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="26" op_0_bw="16">
<![CDATA[
entry:699 %sext_ln61_106 = sext i16 %input_106_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_106"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:701 %shl_ln61_98 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_104, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_98"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:702 %mul_ln61_106 = mul i26 %sext_ln61_106, i26 %sext_ln61_106

]]></Node>
<StgValue><ssdm name="mul_ln61_106"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:703 %add_ln61_99 = add i26 %shl_ln61_98, i26 %mul_ln61_106

]]></Node>
<StgValue><ssdm name="add_ln61_99"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:705 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_99, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="26" op_0_bw="16">
<![CDATA[
entry:781 %sext_ln61_122 = sext i16 %input_122_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_122"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:783 %shl_ln61_113 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_120, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_113"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:784 %mul_ln61_122 = mul i26 %sext_ln61_122, i26 %sext_ln61_122

]]></Node>
<StgValue><ssdm name="mul_ln61_122"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:785 %add_ln61_114 = add i26 %shl_ln61_113, i26 %mul_ln61_122

]]></Node>
<StgValue><ssdm name="add_ln61_114"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:787 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_114, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="26" op_0_bw="16">
<![CDATA[
entry:863 %sext_ln61_138 = sext i16 %input_138_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_138"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:865 %shl_ln61_128 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_136, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_128"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:866 %mul_ln61_138 = mul i26 %sext_ln61_138, i26 %sext_ln61_138

]]></Node>
<StgValue><ssdm name="mul_ln61_138"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:867 %add_ln61_129 = add i26 %shl_ln61_128, i26 %mul_ln61_138

]]></Node>
<StgValue><ssdm name="add_ln61_129"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:869 %tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_129, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="26" op_0_bw="16">
<![CDATA[
entry:945 %sext_ln61_154 = sext i16 %input_154_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_154"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:947 %shl_ln61_143 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_152, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_143"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:948 %mul_ln61_154 = mul i26 %sext_ln61_154, i26 %sext_ln61_154

]]></Node>
<StgValue><ssdm name="mul_ln61_154"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:949 %add_ln61_144 = add i26 %shl_ln61_143, i26 %mul_ln61_154

]]></Node>
<StgValue><ssdm name="add_ln61_144"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:951 %tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_144, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="706" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="26" op_0_bw="16">
<![CDATA[
entry:212 %sext_ln61_11 = sext i16 %input_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_11"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:214 %shl_ln61_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_s"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:215 %mul_ln61_11 = mul i26 %sext_ln61_11, i26 %sext_ln61_11

]]></Node>
<StgValue><ssdm name="mul_ln61_11"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:216 %add_ln61_10 = add i26 %shl_ln61_s, i26 %mul_ln61_11

]]></Node>
<StgValue><ssdm name="add_ln61_10"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:218 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_10, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="26" op_0_bw="16">
<![CDATA[
entry:294 %sext_ln61_27 = sext i16 %input_27_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_27"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:296 %shl_ln61_24 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_25, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_24"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:297 %mul_ln61_27 = mul i26 %sext_ln61_27, i26 %sext_ln61_27

]]></Node>
<StgValue><ssdm name="mul_ln61_27"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:298 %add_ln61_25 = add i26 %shl_ln61_24, i26 %mul_ln61_27

]]></Node>
<StgValue><ssdm name="add_ln61_25"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:300 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_25, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="26" op_0_bw="16">
<![CDATA[
entry:376 %sext_ln61_43 = sext i16 %input_43_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_43"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:378 %shl_ln61_39 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_41, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_39"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:379 %mul_ln61_43 = mul i26 %sext_ln61_43, i26 %sext_ln61_43

]]></Node>
<StgValue><ssdm name="mul_ln61_43"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:380 %add_ln61_40 = add i26 %shl_ln61_39, i26 %mul_ln61_43

]]></Node>
<StgValue><ssdm name="add_ln61_40"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:382 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_40, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="26" op_0_bw="16">
<![CDATA[
entry:458 %sext_ln61_59 = sext i16 %input_59_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_59"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:460 %shl_ln61_54 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_57, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_54"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:461 %mul_ln61_59 = mul i26 %sext_ln61_59, i26 %sext_ln61_59

]]></Node>
<StgValue><ssdm name="mul_ln61_59"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:462 %add_ln61_55 = add i26 %shl_ln61_54, i26 %mul_ln61_59

]]></Node>
<StgValue><ssdm name="add_ln61_55"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:464 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_55, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="26" op_0_bw="16">
<![CDATA[
entry:540 %sext_ln61_75 = sext i16 %input_75_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_75"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:542 %shl_ln61_69 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_73, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_69"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:543 %mul_ln61_75 = mul i26 %sext_ln61_75, i26 %sext_ln61_75

]]></Node>
<StgValue><ssdm name="mul_ln61_75"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:544 %add_ln61_70 = add i26 %shl_ln61_69, i26 %mul_ln61_75

]]></Node>
<StgValue><ssdm name="add_ln61_70"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:546 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_70, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="16">
<![CDATA[
entry:622 %sext_ln61_91 = sext i16 %input_91_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_91"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:624 %shl_ln61_84 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_89, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_84"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:625 %mul_ln61_91 = mul i26 %sext_ln61_91, i26 %sext_ln61_91

]]></Node>
<StgValue><ssdm name="mul_ln61_91"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:626 %add_ln61_85 = add i26 %shl_ln61_84, i26 %mul_ln61_91

]]></Node>
<StgValue><ssdm name="add_ln61_85"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:628 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_85, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="26" op_0_bw="16">
<![CDATA[
entry:704 %sext_ln61_107 = sext i16 %input_107_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_107"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:706 %shl_ln61_99 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_105, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_99"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:707 %mul_ln61_107 = mul i26 %sext_ln61_107, i26 %sext_ln61_107

]]></Node>
<StgValue><ssdm name="mul_ln61_107"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:708 %add_ln61_100 = add i26 %shl_ln61_99, i26 %mul_ln61_107

]]></Node>
<StgValue><ssdm name="add_ln61_100"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:710 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_100, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="26" op_0_bw="16">
<![CDATA[
entry:786 %sext_ln61_123 = sext i16 %input_123_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_123"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:788 %shl_ln61_114 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_121, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_114"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:789 %mul_ln61_123 = mul i26 %sext_ln61_123, i26 %sext_ln61_123

]]></Node>
<StgValue><ssdm name="mul_ln61_123"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:790 %add_ln61_115 = add i26 %shl_ln61_114, i26 %mul_ln61_123

]]></Node>
<StgValue><ssdm name="add_ln61_115"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:792 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_115, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="26" op_0_bw="16">
<![CDATA[
entry:868 %sext_ln61_139 = sext i16 %input_139_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_139"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:870 %shl_ln61_129 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_137, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_129"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:871 %mul_ln61_139 = mul i26 %sext_ln61_139, i26 %sext_ln61_139

]]></Node>
<StgValue><ssdm name="mul_ln61_139"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:872 %add_ln61_130 = add i26 %shl_ln61_129, i26 %mul_ln61_139

]]></Node>
<StgValue><ssdm name="add_ln61_130"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:874 %tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_130, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="26" op_0_bw="16">
<![CDATA[
entry:950 %sext_ln61_155 = sext i16 %input_155_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_155"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:952 %shl_ln61_144 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_153, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_144"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:953 %mul_ln61_155 = mul i26 %sext_ln61_155, i26 %sext_ln61_155

]]></Node>
<StgValue><ssdm name="mul_ln61_155"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:954 %add_ln61_145 = add i26 %shl_ln61_144, i26 %mul_ln61_155

]]></Node>
<StgValue><ssdm name="add_ln61_145"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:956 %tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_145, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="16">
<![CDATA[
entry:217 %sext_ln61_12 = sext i16 %input_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_12"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:219 %shl_ln61_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_10, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_10"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:220 %mul_ln61_12 = mul i26 %sext_ln61_12, i26 %sext_ln61_12

]]></Node>
<StgValue><ssdm name="mul_ln61_12"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:221 %add_ln61_11 = add i26 %shl_ln61_10, i26 %mul_ln61_12

]]></Node>
<StgValue><ssdm name="add_ln61_11"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:223 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_11, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="26" op_0_bw="16">
<![CDATA[
entry:299 %sext_ln61_28 = sext i16 %input_28_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_28"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:301 %shl_ln61_25 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_26, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_25"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:302 %mul_ln61_28 = mul i26 %sext_ln61_28, i26 %sext_ln61_28

]]></Node>
<StgValue><ssdm name="mul_ln61_28"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:303 %add_ln61_26 = add i26 %shl_ln61_25, i26 %mul_ln61_28

]]></Node>
<StgValue><ssdm name="add_ln61_26"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:305 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_26, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="26" op_0_bw="16">
<![CDATA[
entry:381 %sext_ln61_44 = sext i16 %input_44_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_44"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:383 %shl_ln61_40 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_42, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_40"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:384 %mul_ln61_44 = mul i26 %sext_ln61_44, i26 %sext_ln61_44

]]></Node>
<StgValue><ssdm name="mul_ln61_44"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:385 %add_ln61_41 = add i26 %shl_ln61_40, i26 %mul_ln61_44

]]></Node>
<StgValue><ssdm name="add_ln61_41"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:387 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_41, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="26" op_0_bw="16">
<![CDATA[
entry:463 %sext_ln61_60 = sext i16 %input_60_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_60"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:465 %shl_ln61_55 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_58, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_55"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:466 %mul_ln61_60 = mul i26 %sext_ln61_60, i26 %sext_ln61_60

]]></Node>
<StgValue><ssdm name="mul_ln61_60"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:467 %add_ln61_56 = add i26 %shl_ln61_55, i26 %mul_ln61_60

]]></Node>
<StgValue><ssdm name="add_ln61_56"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:469 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_56, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="26" op_0_bw="16">
<![CDATA[
entry:545 %sext_ln61_76 = sext i16 %input_76_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_76"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:547 %shl_ln61_70 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_74, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_70"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:548 %mul_ln61_76 = mul i26 %sext_ln61_76, i26 %sext_ln61_76

]]></Node>
<StgValue><ssdm name="mul_ln61_76"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:549 %add_ln61_71 = add i26 %shl_ln61_70, i26 %mul_ln61_76

]]></Node>
<StgValue><ssdm name="add_ln61_71"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:551 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_71, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="26" op_0_bw="16">
<![CDATA[
entry:627 %sext_ln61_92 = sext i16 %input_92_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_92"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:629 %shl_ln61_85 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_90, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_85"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:630 %mul_ln61_92 = mul i26 %sext_ln61_92, i26 %sext_ln61_92

]]></Node>
<StgValue><ssdm name="mul_ln61_92"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:631 %add_ln61_86 = add i26 %shl_ln61_85, i26 %mul_ln61_92

]]></Node>
<StgValue><ssdm name="add_ln61_86"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:633 %tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_86, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="26" op_0_bw="16">
<![CDATA[
entry:709 %sext_ln61_108 = sext i16 %input_108_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_108"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:711 %shl_ln61_100 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_106, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_100"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:712 %mul_ln61_108 = mul i26 %sext_ln61_108, i26 %sext_ln61_108

]]></Node>
<StgValue><ssdm name="mul_ln61_108"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:713 %add_ln61_101 = add i26 %shl_ln61_100, i26 %mul_ln61_108

]]></Node>
<StgValue><ssdm name="add_ln61_101"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:715 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_101, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="16">
<![CDATA[
entry:791 %sext_ln61_124 = sext i16 %input_124_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_124"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:793 %shl_ln61_115 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_122, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_115"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:794 %mul_ln61_124 = mul i26 %sext_ln61_124, i26 %sext_ln61_124

]]></Node>
<StgValue><ssdm name="mul_ln61_124"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:795 %add_ln61_116 = add i26 %shl_ln61_115, i26 %mul_ln61_124

]]></Node>
<StgValue><ssdm name="add_ln61_116"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:797 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_116, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="26" op_0_bw="16">
<![CDATA[
entry:873 %sext_ln61_140 = sext i16 %input_140_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_140"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:875 %shl_ln61_130 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_138, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_130"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:876 %mul_ln61_140 = mul i26 %sext_ln61_140, i26 %sext_ln61_140

]]></Node>
<StgValue><ssdm name="mul_ln61_140"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:877 %add_ln61_131 = add i26 %shl_ln61_130, i26 %mul_ln61_140

]]></Node>
<StgValue><ssdm name="add_ln61_131"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:879 %tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_131, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="26" op_0_bw="16">
<![CDATA[
entry:955 %sext_ln61_156 = sext i16 %input_156_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_156"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:957 %shl_ln61_145 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_154, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_145"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:958 %mul_ln61_156 = mul i26 %sext_ln61_156, i26 %sext_ln61_156

]]></Node>
<StgValue><ssdm name="mul_ln61_156"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:959 %add_ln61_146 = add i26 %shl_ln61_145, i26 %mul_ln61_156

]]></Node>
<StgValue><ssdm name="add_ln61_146"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:961 %tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_146, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="16">
<![CDATA[
entry:222 %sext_ln61_13 = sext i16 %input_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_13"/></StgValue>
</operation>

<operation id="807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:224 %shl_ln61_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_11, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_11"/></StgValue>
</operation>

<operation id="808" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:225 %mul_ln61_13 = mul i26 %sext_ln61_13, i26 %sext_ln61_13

]]></Node>
<StgValue><ssdm name="mul_ln61_13"/></StgValue>
</operation>

<operation id="809" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:226 %add_ln61_12 = add i26 %shl_ln61_11, i26 %mul_ln61_13

]]></Node>
<StgValue><ssdm name="add_ln61_12"/></StgValue>
</operation>

<operation id="810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:228 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_12, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="811" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="26" op_0_bw="16">
<![CDATA[
entry:304 %sext_ln61_29 = sext i16 %input_29_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_29"/></StgValue>
</operation>

<operation id="812" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:306 %shl_ln61_26 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_27, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_26"/></StgValue>
</operation>

<operation id="813" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:307 %mul_ln61_29 = mul i26 %sext_ln61_29, i26 %sext_ln61_29

]]></Node>
<StgValue><ssdm name="mul_ln61_29"/></StgValue>
</operation>

<operation id="814" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:308 %add_ln61_27 = add i26 %shl_ln61_26, i26 %mul_ln61_29

]]></Node>
<StgValue><ssdm name="add_ln61_27"/></StgValue>
</operation>

<operation id="815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:310 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_27, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="816" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="26" op_0_bw="16">
<![CDATA[
entry:386 %sext_ln61_45 = sext i16 %input_45_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_45"/></StgValue>
</operation>

<operation id="817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:388 %shl_ln61_41 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_43, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_41"/></StgValue>
</operation>

<operation id="818" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:389 %mul_ln61_45 = mul i26 %sext_ln61_45, i26 %sext_ln61_45

]]></Node>
<StgValue><ssdm name="mul_ln61_45"/></StgValue>
</operation>

<operation id="819" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:390 %add_ln61_42 = add i26 %shl_ln61_41, i26 %mul_ln61_45

]]></Node>
<StgValue><ssdm name="add_ln61_42"/></StgValue>
</operation>

<operation id="820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:392 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="821" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="26" op_0_bw="16">
<![CDATA[
entry:468 %sext_ln61_61 = sext i16 %input_61_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_61"/></StgValue>
</operation>

<operation id="822" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:470 %shl_ln61_56 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_59, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_56"/></StgValue>
</operation>

<operation id="823" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:471 %mul_ln61_61 = mul i26 %sext_ln61_61, i26 %sext_ln61_61

]]></Node>
<StgValue><ssdm name="mul_ln61_61"/></StgValue>
</operation>

<operation id="824" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:472 %add_ln61_57 = add i26 %shl_ln61_56, i26 %mul_ln61_61

]]></Node>
<StgValue><ssdm name="add_ln61_57"/></StgValue>
</operation>

<operation id="825" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:474 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_57, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="826" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="26" op_0_bw="16">
<![CDATA[
entry:550 %sext_ln61_77 = sext i16 %input_77_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_77"/></StgValue>
</operation>

<operation id="827" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:552 %shl_ln61_71 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_75, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_71"/></StgValue>
</operation>

<operation id="828" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:553 %mul_ln61_77 = mul i26 %sext_ln61_77, i26 %sext_ln61_77

]]></Node>
<StgValue><ssdm name="mul_ln61_77"/></StgValue>
</operation>

<operation id="829" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:554 %add_ln61_72 = add i26 %shl_ln61_71, i26 %mul_ln61_77

]]></Node>
<StgValue><ssdm name="add_ln61_72"/></StgValue>
</operation>

<operation id="830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:556 %tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_72, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="26" op_0_bw="16">
<![CDATA[
entry:632 %sext_ln61_93 = sext i16 %input_93_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_93"/></StgValue>
</operation>

<operation id="832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:634 %shl_ln61_86 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_91, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_86"/></StgValue>
</operation>

<operation id="833" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:635 %mul_ln61_93 = mul i26 %sext_ln61_93, i26 %sext_ln61_93

]]></Node>
<StgValue><ssdm name="mul_ln61_93"/></StgValue>
</operation>

<operation id="834" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:636 %add_ln61_87 = add i26 %shl_ln61_86, i26 %mul_ln61_93

]]></Node>
<StgValue><ssdm name="add_ln61_87"/></StgValue>
</operation>

<operation id="835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:638 %tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_87, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="836" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="26" op_0_bw="16">
<![CDATA[
entry:714 %sext_ln61_109 = sext i16 %input_109_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_109"/></StgValue>
</operation>

<operation id="837" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:716 %shl_ln61_101 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_107, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_101"/></StgValue>
</operation>

<operation id="838" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:717 %mul_ln61_109 = mul i26 %sext_ln61_109, i26 %sext_ln61_109

]]></Node>
<StgValue><ssdm name="mul_ln61_109"/></StgValue>
</operation>

<operation id="839" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:718 %add_ln61_102 = add i26 %shl_ln61_101, i26 %mul_ln61_109

]]></Node>
<StgValue><ssdm name="add_ln61_102"/></StgValue>
</operation>

<operation id="840" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:720 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_102, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="841" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="26" op_0_bw="16">
<![CDATA[
entry:796 %sext_ln61_125 = sext i16 %input_125_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_125"/></StgValue>
</operation>

<operation id="842" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:798 %shl_ln61_116 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_123, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_116"/></StgValue>
</operation>

<operation id="843" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:799 %mul_ln61_125 = mul i26 %sext_ln61_125, i26 %sext_ln61_125

]]></Node>
<StgValue><ssdm name="mul_ln61_125"/></StgValue>
</operation>

<operation id="844" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:800 %add_ln61_117 = add i26 %shl_ln61_116, i26 %mul_ln61_125

]]></Node>
<StgValue><ssdm name="add_ln61_117"/></StgValue>
</operation>

<operation id="845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:802 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_117, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="846" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="26" op_0_bw="16">
<![CDATA[
entry:878 %sext_ln61_141 = sext i16 %input_141_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_141"/></StgValue>
</operation>

<operation id="847" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:880 %shl_ln61_131 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_139, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_131"/></StgValue>
</operation>

<operation id="848" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:881 %mul_ln61_141 = mul i26 %sext_ln61_141, i26 %sext_ln61_141

]]></Node>
<StgValue><ssdm name="mul_ln61_141"/></StgValue>
</operation>

<operation id="849" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:882 %add_ln61_132 = add i26 %shl_ln61_131, i26 %mul_ln61_141

]]></Node>
<StgValue><ssdm name="add_ln61_132"/></StgValue>
</operation>

<operation id="850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:884 %tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_132, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="851" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="26" op_0_bw="16">
<![CDATA[
entry:960 %sext_ln61_157 = sext i16 %input_157_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_157"/></StgValue>
</operation>

<operation id="852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:962 %shl_ln61_146 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_155, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_146"/></StgValue>
</operation>

<operation id="853" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:963 %mul_ln61_157 = mul i26 %sext_ln61_157, i26 %sext_ln61_157

]]></Node>
<StgValue><ssdm name="mul_ln61_157"/></StgValue>
</operation>

<operation id="854" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:964 %add_ln61_147 = add i26 %shl_ln61_146, i26 %mul_ln61_157

]]></Node>
<StgValue><ssdm name="add_ln61_147"/></StgValue>
</operation>

<operation id="855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:966 %tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_147, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="856" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="26" op_0_bw="16">
<![CDATA[
entry:227 %sext_ln61_14 = sext i16 %input_14_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_14"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:229 %shl_ln61_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_12, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_12"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:230 %mul_ln61_14 = mul i26 %sext_ln61_14, i26 %sext_ln61_14

]]></Node>
<StgValue><ssdm name="mul_ln61_14"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:231 %add_ln61_13 = add i26 %shl_ln61_12, i26 %mul_ln61_14

]]></Node>
<StgValue><ssdm name="add_ln61_13"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:233 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_13, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="26" op_0_bw="16">
<![CDATA[
entry:309 %sext_ln61_30 = sext i16 %input_30_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_30"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:311 %shl_ln61_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_28, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_27"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:312 %mul_ln61_30 = mul i26 %sext_ln61_30, i26 %sext_ln61_30

]]></Node>
<StgValue><ssdm name="mul_ln61_30"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:313 %add_ln61_28 = add i26 %shl_ln61_27, i26 %mul_ln61_30

]]></Node>
<StgValue><ssdm name="add_ln61_28"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:315 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_28, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="26" op_0_bw="16">
<![CDATA[
entry:391 %sext_ln61_46 = sext i16 %input_46_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_46"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:393 %shl_ln61_42 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_44, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_42"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:394 %mul_ln61_46 = mul i26 %sext_ln61_46, i26 %sext_ln61_46

]]></Node>
<StgValue><ssdm name="mul_ln61_46"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:395 %add_ln61_43 = add i26 %shl_ln61_42, i26 %mul_ln61_46

]]></Node>
<StgValue><ssdm name="add_ln61_43"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:397 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_43, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="26" op_0_bw="16">
<![CDATA[
entry:473 %sext_ln61_62 = sext i16 %input_62_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_62"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:475 %shl_ln61_57 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_60, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_57"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:476 %mul_ln61_62 = mul i26 %sext_ln61_62, i26 %sext_ln61_62

]]></Node>
<StgValue><ssdm name="mul_ln61_62"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:477 %add_ln61_58 = add i26 %shl_ln61_57, i26 %mul_ln61_62

]]></Node>
<StgValue><ssdm name="add_ln61_58"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:479 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_58, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="26" op_0_bw="16">
<![CDATA[
entry:555 %sext_ln61_78 = sext i16 %input_78_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_78"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:557 %shl_ln61_72 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_76, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_72"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:558 %mul_ln61_78 = mul i26 %sext_ln61_78, i26 %sext_ln61_78

]]></Node>
<StgValue><ssdm name="mul_ln61_78"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:559 %add_ln61_73 = add i26 %shl_ln61_72, i26 %mul_ln61_78

]]></Node>
<StgValue><ssdm name="add_ln61_73"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:561 %tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="26" op_0_bw="16">
<![CDATA[
entry:637 %sext_ln61_94 = sext i16 %input_94_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_94"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:639 %shl_ln61_87 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_92, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_87"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:640 %mul_ln61_94 = mul i26 %sext_ln61_94, i26 %sext_ln61_94

]]></Node>
<StgValue><ssdm name="mul_ln61_94"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:641 %add_ln61_88 = add i26 %shl_ln61_87, i26 %mul_ln61_94

]]></Node>
<StgValue><ssdm name="add_ln61_88"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:643 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_88, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="26" op_0_bw="16">
<![CDATA[
entry:719 %sext_ln61_110 = sext i16 %input_110_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_110"/></StgValue>
</operation>

<operation id="887" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:721 %shl_ln61_102 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_108, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_102"/></StgValue>
</operation>

<operation id="888" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:722 %mul_ln61_110 = mul i26 %sext_ln61_110, i26 %sext_ln61_110

]]></Node>
<StgValue><ssdm name="mul_ln61_110"/></StgValue>
</operation>

<operation id="889" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:723 %add_ln61_103 = add i26 %shl_ln61_102, i26 %mul_ln61_110

]]></Node>
<StgValue><ssdm name="add_ln61_103"/></StgValue>
</operation>

<operation id="890" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:725 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_103, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="891" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="26" op_0_bw="16">
<![CDATA[
entry:801 %sext_ln61_126 = sext i16 %input_126_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_126"/></StgValue>
</operation>

<operation id="892" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:803 %shl_ln61_117 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_124, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_117"/></StgValue>
</operation>

<operation id="893" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:804 %mul_ln61_126 = mul i26 %sext_ln61_126, i26 %sext_ln61_126

]]></Node>
<StgValue><ssdm name="mul_ln61_126"/></StgValue>
</operation>

<operation id="894" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:805 %add_ln61_118 = add i26 %shl_ln61_117, i26 %mul_ln61_126

]]></Node>
<StgValue><ssdm name="add_ln61_118"/></StgValue>
</operation>

<operation id="895" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:807 %tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_118, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="26" op_0_bw="16">
<![CDATA[
entry:883 %sext_ln61_142 = sext i16 %input_142_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_142"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:885 %shl_ln61_132 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_140, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_132"/></StgValue>
</operation>

<operation id="898" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:886 %mul_ln61_142 = mul i26 %sext_ln61_142, i26 %sext_ln61_142

]]></Node>
<StgValue><ssdm name="mul_ln61_142"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:887 %add_ln61_133 = add i26 %shl_ln61_132, i26 %mul_ln61_142

]]></Node>
<StgValue><ssdm name="add_ln61_133"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:889 %tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_133, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="26" op_0_bw="16">
<![CDATA[
entry:965 %sext_ln61_158 = sext i16 %input_158_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_158"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:967 %shl_ln61_147 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_156, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_147"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:968 %mul_ln61_158 = mul i26 %sext_ln61_158, i26 %sext_ln61_158

]]></Node>
<StgValue><ssdm name="mul_ln61_158"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:969 %add_ln61_148 = add i26 %shl_ln61_147, i26 %mul_ln61_158

]]></Node>
<StgValue><ssdm name="add_ln61_148"/></StgValue>
</operation>

<operation id="905" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:971 %tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_148, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="16">
<![CDATA[
entry:232 %sext_ln61_15 = sext i16 %input_15_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_15"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:234 %shl_ln61_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_13, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_13"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:235 %mul_ln61_15 = mul i26 %sext_ln61_15, i26 %sext_ln61_15

]]></Node>
<StgValue><ssdm name="mul_ln61_15"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:236 %add_ln61_14 = add i26 %shl_ln61_13, i26 %mul_ln61_15

]]></Node>
<StgValue><ssdm name="add_ln61_14"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:237 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_14, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:238 %shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_14, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="25">
<![CDATA[
entry:239 %sext_ln64 = sext i25 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:240 %sub_ln64 = sub i26 0, i26 %sext_ln64

]]></Node>
<StgValue><ssdm name="sub_ln64"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:241 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="26" op_0_bw="16">
<![CDATA[
entry:314 %sext_ln61_31 = sext i16 %input_31_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_31"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:316 %shl_ln61_28 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_29, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_28"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:317 %mul_ln61_31 = mul i26 %sext_ln61_31, i26 %sext_ln61_31

]]></Node>
<StgValue><ssdm name="mul_ln61_31"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:318 %add_ln61_29 = add i26 %shl_ln61_28, i26 %mul_ln61_31

]]></Node>
<StgValue><ssdm name="add_ln61_29"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:319 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_29, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:320 %shl_ln64_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_30, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="26" op_0_bw="25">
<![CDATA[
entry:321 %sext_ln64_1 = sext i25 %shl_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:322 %sub_ln64_1 = sub i26 0, i26 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="sub_ln64_1"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:323 %trunc_ln64_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="26" op_0_bw="16">
<![CDATA[
entry:396 %sext_ln61_47 = sext i16 %input_47_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_47"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:398 %shl_ln61_43 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_45, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_43"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:399 %mul_ln61_47 = mul i26 %sext_ln61_47, i26 %sext_ln61_47

]]></Node>
<StgValue><ssdm name="mul_ln61_47"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:400 %add_ln61_44 = add i26 %shl_ln61_43, i26 %mul_ln61_47

]]></Node>
<StgValue><ssdm name="add_ln61_44"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:401 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_44, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:402 %shl_ln64_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_46, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_2"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="26" op_0_bw="25">
<![CDATA[
entry:403 %sext_ln64_2 = sext i25 %shl_ln64_2

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:404 %sub_ln64_2 = sub i26 0, i26 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="sub_ln64_2"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:405 %trunc_ln64_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="26" op_0_bw="16">
<![CDATA[
entry:478 %sext_ln61_63 = sext i16 %input_63_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_63"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:480 %shl_ln61_58 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_61, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_58"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:481 %mul_ln61_63 = mul i26 %sext_ln61_63, i26 %sext_ln61_63

]]></Node>
<StgValue><ssdm name="mul_ln61_63"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:482 %add_ln61_59 = add i26 %shl_ln61_58, i26 %mul_ln61_63

]]></Node>
<StgValue><ssdm name="add_ln61_59"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:483 %tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_59, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:484 %shl_ln64_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_62, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_3"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="26" op_0_bw="25">
<![CDATA[
entry:485 %sext_ln64_3 = sext i25 %shl_ln64_3

]]></Node>
<StgValue><ssdm name="sext_ln64_3"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:486 %sub_ln64_3 = sub i26 0, i26 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="sub_ln64_3"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:487 %trunc_ln64_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_3"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="26" op_0_bw="16">
<![CDATA[
entry:560 %sext_ln61_79 = sext i16 %input_79_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_79"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:562 %shl_ln61_73 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_77, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_73"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:563 %mul_ln61_79 = mul i26 %sext_ln61_79, i26 %sext_ln61_79

]]></Node>
<StgValue><ssdm name="mul_ln61_79"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:564 %add_ln61_74 = add i26 %shl_ln61_73, i26 %mul_ln61_79

]]></Node>
<StgValue><ssdm name="add_ln61_74"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:565 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_74, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:566 %shl_ln64_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_78, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_4"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="26" op_0_bw="25">
<![CDATA[
entry:567 %sext_ln64_4 = sext i25 %shl_ln64_4

]]></Node>
<StgValue><ssdm name="sext_ln64_4"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:568 %sub_ln64_4 = sub i26 0, i26 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="sub_ln64_4"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:569 %trunc_ln64_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_4"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="26" op_0_bw="16">
<![CDATA[
entry:642 %sext_ln61_95 = sext i16 %input_95_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_95"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:644 %shl_ln61_88 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_93, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_88"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:645 %mul_ln61_95 = mul i26 %sext_ln61_95, i26 %sext_ln61_95

]]></Node>
<StgValue><ssdm name="mul_ln61_95"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:646 %add_ln61_89 = add i26 %shl_ln61_88, i26 %mul_ln61_95

]]></Node>
<StgValue><ssdm name="add_ln61_89"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:647 %tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_89, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:648 %shl_ln64_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_94, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_5"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="26" op_0_bw="25">
<![CDATA[
entry:649 %sext_ln64_5 = sext i25 %shl_ln64_5

]]></Node>
<StgValue><ssdm name="sext_ln64_5"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:650 %sub_ln64_5 = sub i26 0, i26 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="sub_ln64_5"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:651 %trunc_ln64_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_5"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="16">
<![CDATA[
entry:724 %sext_ln61_111 = sext i16 %input_111_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_111"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:726 %shl_ln61_103 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_109, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_103"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:727 %mul_ln61_111 = mul i26 %sext_ln61_111, i26 %sext_ln61_111

]]></Node>
<StgValue><ssdm name="mul_ln61_111"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:728 %add_ln61_104 = add i26 %shl_ln61_103, i26 %mul_ln61_111

]]></Node>
<StgValue><ssdm name="add_ln61_104"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:729 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_104, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:730 %shl_ln64_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_110, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_6"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="26" op_0_bw="25">
<![CDATA[
entry:731 %sext_ln64_6 = sext i25 %shl_ln64_6

]]></Node>
<StgValue><ssdm name="sext_ln64_6"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:732 %sub_ln64_6 = sub i26 0, i26 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="sub_ln64_6"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:733 %trunc_ln64_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_6"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="26" op_0_bw="16">
<![CDATA[
entry:806 %sext_ln61_127 = sext i16 %input_127_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_127"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:808 %shl_ln61_118 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_125, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_118"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:809 %mul_ln61_127 = mul i26 %sext_ln61_127, i26 %sext_ln61_127

]]></Node>
<StgValue><ssdm name="mul_ln61_127"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:810 %add_ln61_119 = add i26 %shl_ln61_118, i26 %mul_ln61_127

]]></Node>
<StgValue><ssdm name="add_ln61_119"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:811 %tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_119, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:812 %shl_ln64_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_126, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_7"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="26" op_0_bw="25">
<![CDATA[
entry:813 %sext_ln64_7 = sext i25 %shl_ln64_7

]]></Node>
<StgValue><ssdm name="sext_ln64_7"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:814 %sub_ln64_7 = sub i26 0, i26 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="sub_ln64_7"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:815 %trunc_ln64_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_7"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="26" op_0_bw="16">
<![CDATA[
entry:888 %sext_ln61_143 = sext i16 %input_143_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_143"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:890 %shl_ln61_133 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_141, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_133"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:891 %mul_ln61_143 = mul i26 %sext_ln61_143, i26 %sext_ln61_143

]]></Node>
<StgValue><ssdm name="mul_ln61_143"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:892 %add_ln61_134 = add i26 %shl_ln61_133, i26 %mul_ln61_143

]]></Node>
<StgValue><ssdm name="add_ln61_134"/></StgValue>
</operation>

<operation id="982" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:893 %tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_134, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="983" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:894 %shl_ln64_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_142, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_8"/></StgValue>
</operation>

<operation id="984" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="26" op_0_bw="25">
<![CDATA[
entry:895 %sext_ln64_8 = sext i25 %shl_ln64_8

]]></Node>
<StgValue><ssdm name="sext_ln64_8"/></StgValue>
</operation>

<operation id="985" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:896 %sub_ln64_8 = sub i26 0, i26 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="sub_ln64_8"/></StgValue>
</operation>

<operation id="986" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:897 %trunc_ln64_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_8, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_8"/></StgValue>
</operation>

<operation id="987" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="26" op_0_bw="16">
<![CDATA[
entry:970 %sext_ln61_159 = sext i16 %input_159_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61_159"/></StgValue>
</operation>

<operation id="988" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:972 %shl_ln61_148 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_157, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln61_148"/></StgValue>
</operation>

<operation id="989" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:973 %mul_ln61_159 = mul i26 %sext_ln61_159, i26 %sext_ln61_159

]]></Node>
<StgValue><ssdm name="mul_ln61_159"/></StgValue>
</operation>

<operation id="990" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:974 %add_ln61_149 = add i26 %shl_ln61_148, i26 %mul_ln61_159

]]></Node>
<StgValue><ssdm name="add_ln61_149"/></StgValue>
</operation>

<operation id="991" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:975 %tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln61_149, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="992" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:976 %shl_ln64_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_158, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln64_9"/></StgValue>
</operation>

<operation id="993" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="26" op_0_bw="25">
<![CDATA[
entry:977 %sext_ln64_9 = sext i25 %shl_ln64_9

]]></Node>
<StgValue><ssdm name="sext_ln64_9"/></StgValue>
</operation>

<operation id="994" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:978 %sub_ln64_9 = sub i26 0, i26 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="sub_ln64_9"/></StgValue>
</operation>

<operation id="995" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:979 %trunc_ln64_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln64_9, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln64_9"/></StgValue>
</operation>

<operation id="996" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:980 %mrv = insertvalue i160 <undef>, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="997" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:981 %mrv_1 = insertvalue i160 %mrv, i16 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="998" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:982 %mrv_2 = insertvalue i160 %mrv_1, i16 %trunc_ln64_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="999" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:983 %mrv_3 = insertvalue i160 %mrv_2, i16 %trunc_ln64_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1000" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:984 %mrv_4 = insertvalue i160 %mrv_3, i16 %trunc_ln64_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1001" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:985 %mrv_5 = insertvalue i160 %mrv_4, i16 %trunc_ln64_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="1002" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:986 %mrv_6 = insertvalue i160 %mrv_5, i16 %trunc_ln64_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="1003" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:987 %mrv_7 = insertvalue i160 %mrv_6, i16 %trunc_ln64_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="1004" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:988 %mrv_8 = insertvalue i160 %mrv_7, i16 %trunc_ln64_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="1005" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:989 %mrv_9 = insertvalue i160 %mrv_8, i16 %trunc_ln64_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="1006" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="160">
<![CDATA[
entry:990 %ret_ln66 = ret i160 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
