

================================================================
== Vitis HLS Report for 'seedInitialization_Pipeline_SEED_INIT_LOOP'
================================================================
* Date:           Wed Sep 14 20:24:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.024 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      625|      625|  12.500 us|  12.500 us|  625|  625|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SEED_INIT_LOOP  |      623|      623|         1|          1|          3|   623|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     101|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      20|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      45|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     3|      45|     157|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_32ns_32_1_1_U37  |mul_32s_32ns_32_1_1  |        0|   3|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                 Memory                |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rngMT19937ICN_uniformRNG_mt_odd_1_V_U  |seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +---------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                  |                                                                                |        1|  0|   0|    0|   512|   32|     1|        16384|
    +---------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_V_fu_190_p2         |         +|   0|  0|  17|          10|           1|
    |mt_reg_V_fu_162_p2    |         +|   0|  0|  39|          32|          32|
    |icmp_ln619_fu_119_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |ret_fu_152_p0         |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 101|          85|          77|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |lhs_V_fu_46              |   9|          2|   32|         64|
    |p_Val2_s_fu_50           |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |lhs_V_fu_46              |  32|   0|   32|          0|
    |p_Val2_s_fu_50           |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  seedInitialization_Pipeline_SEED_INIT_LOOP|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  seedInitialization_Pipeline_SEED_INIT_LOOP|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  seedInitialization_Pipeline_SEED_INIT_LOOP|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  seedInitialization_Pipeline_SEED_INIT_LOOP|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  seedInitialization_Pipeline_SEED_INIT_LOOP|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  seedInitialization_Pipeline_SEED_INIT_LOOP|  return value|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  out|    9|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  out|    1|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  out|    1|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  out|   32|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_1_V_address0  |  out|    9|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_1_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_1_V_ce0       |  out|    1|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_1_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_1_V_we0       |  out|    1|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_1_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_1_V_d0        |  out|   32|   ap_memory|        rngMT19937ICN_uniformRNG_mt_even_1_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  out|    9|   ap_memory|         rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  out|    1|   ap_memory|         rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  out|    1|   ap_memory|         rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  out|   32|   ap_memory|         rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
+-----------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+

