<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_null" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5020541205fs"></ZoomStartTime>
      <ZoomEndTime time="6351709718fs"></ZoomEndTime>
      <Cursor1Time time="5516659000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="231"></NameColumnWidth>
      <ValueColumnWidth column_width="219"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="249" />
   <wave_markers>
      <marker label="" time="130340000000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/sync_rst_n">
      <obj_property name="ElementShortName">sync_rst_n</obj_property>
      <obj_property name="ObjectShortName">sync_rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart16550_rx">
      <obj_property name="ElementShortName">uart16550_rx</obj_property>
      <obj_property name="ObjectShortName">uart16550_rx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart16550_tx">
      <obj_property name="ElementShortName">uart16550_tx</obj_property>
      <obj_property name="ObjectShortName">uart16550_tx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_awvalid_q">
      <obj_property name="ElementShortName">sh_ocl_awvalid_q</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_awvalid_q</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_awaddr_q">
      <obj_property name="ElementShortName">sh_ocl_awaddr_q[31:0]</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_awaddr_q[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_awready_q">
      <obj_property name="ElementShortName">ocl_sh_awready_q</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_awready_q</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_wvalid_q">
      <obj_property name="ElementShortName">sh_ocl_wvalid_q</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_wvalid_q</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_wdata_q">
      <obj_property name="ElementShortName">sh_ocl_wdata_q[31:0]</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_wdata_q[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_wstrb_q">
      <obj_property name="ElementShortName">sh_ocl_wstrb_q[3:0]</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_wstrb_q[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_wready_q">
      <obj_property name="ElementShortName">ocl_sh_wready_q</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_wready_q</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_bvalid_q">
      <obj_property name="ElementShortName">ocl_sh_bvalid_q</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_bvalid_q</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_bresp_q">
      <obj_property name="ElementShortName">ocl_sh_bresp_q[1:0]</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_bresp_q[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_bready_q">
      <obj_property name="ElementShortName">sh_ocl_bready_q</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_bready_q</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_arvalid_q">
      <obj_property name="ElementShortName">sh_ocl_arvalid_q</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_arvalid_q</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_araddr_q">
      <obj_property name="ElementShortName">sh_ocl_araddr_q[31:0]</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_araddr_q[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_arready_q">
      <obj_property name="ElementShortName">ocl_sh_arready_q</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_arready_q</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_rvalid_q">
      <obj_property name="ElementShortName">ocl_sh_rvalid_q</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_rvalid_q</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_rdata_q">
      <obj_property name="ElementShortName">ocl_sh_rdata_q[31:0]</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_rdata_q[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/ocl_sh_rresp_q">
      <obj_property name="ElementShortName">ocl_sh_rresp_q[1:0]</obj_property>
      <obj_property name="ObjectShortName">ocl_sh_rresp_q[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/sh_ocl_rready_q">
      <obj_property name="ElementShortName">sh_ocl_rready_q</obj_property>
      <obj_property name="ObjectShortName">sh_ocl_rready_q</obj_property>
   </wvobject>
   <wvobject fp_name="divider22" type="divider">
      <obj_property name="label">lol</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_aclk">
      <obj_property name="ElementShortName">s_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_aclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_aresetn">
      <obj_property name="ElementShortName">s_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ip2intc_irpt">
      <obj_property name="ElementShortName">ip2intc_irpt</obj_property>
      <obj_property name="ObjectShortName">ip2intc_irpt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/freeze">
      <obj_property name="ElementShortName">freeze</obj_property>
      <obj_property name="ObjectShortName">freeze</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_awaddr">
      <obj_property name="ElementShortName">s_axi_awaddr[12:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[12:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_awvalid">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_awready">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_wdata">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_wstrb">
      <obj_property name="ElementShortName">s_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_wvalid">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_wready">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_bresp">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_bvalid">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_bready">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_araddr">
      <obj_property name="ElementShortName">s_axi_araddr[12:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[12:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_arvalid">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_arready">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_rdata">
      <obj_property name="ElementShortName">s_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_rresp">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_rvalid">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/s_axi_rready">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/baudoutn">
      <obj_property name="ElementShortName">baudoutn</obj_property>
      <obj_property name="ObjectShortName">baudoutn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ctsn">
      <obj_property name="ElementShortName">ctsn</obj_property>
      <obj_property name="ObjectShortName">ctsn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/dcdn">
      <obj_property name="ElementShortName">dcdn</obj_property>
      <obj_property name="ObjectShortName">dcdn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ddis">
      <obj_property name="ElementShortName">ddis</obj_property>
      <obj_property name="ObjectShortName">ddis</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/dsrn">
      <obj_property name="ElementShortName">dsrn</obj_property>
      <obj_property name="ObjectShortName">dsrn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/dtrn">
      <obj_property name="ElementShortName">dtrn</obj_property>
      <obj_property name="ObjectShortName">dtrn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/out1n">
      <obj_property name="ElementShortName">out1n</obj_property>
      <obj_property name="ObjectShortName">out1n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/out2n">
      <obj_property name="ElementShortName">out2n</obj_property>
      <obj_property name="ObjectShortName">out2n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/rclk">
      <obj_property name="ElementShortName">rclk</obj_property>
      <obj_property name="ObjectShortName">rclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/rin">
      <obj_property name="ElementShortName">rin</obj_property>
      <obj_property name="ObjectShortName">rin</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/rtsn">
      <obj_property name="ElementShortName">rtsn</obj_property>
      <obj_property name="ObjectShortName">rtsn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/rxrdyn">
      <obj_property name="ElementShortName">rxrdyn</obj_property>
      <obj_property name="ObjectShortName">rxrdyn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/sin">
      <obj_property name="ElementShortName">sin</obj_property>
      <obj_property name="ObjectShortName">sin</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/sout">
      <obj_property name="ElementShortName">sout</obj_property>
      <obj_property name="ObjectShortName">sout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/txrdyn">
      <obj_property name="ElementShortName">txrdyn</obj_property>
      <obj_property name="ObjectShortName">txrdyn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/xin">
      <obj_property name="ElementShortName">xin</obj_property>
      <obj_property name="ObjectShortName">xin</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/xout">
      <obj_property name="ElementShortName">xout</obj_property>
      <obj_property name="ObjectShortName">xout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_clk_i">
      <obj_property name="ElementShortName">bus2ip_clk_i</obj_property>
      <obj_property name="ObjectShortName">bus2ip_clk_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_data_i">
      <obj_property name="ElementShortName">bus2ip_data_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">bus2ip_data_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_addr_i">
      <obj_property name="ElementShortName">bus2ip_addr_i[12:0]</obj_property>
      <obj_property name="ObjectShortName">bus2ip_addr_i[12:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_reset_i">
      <obj_property name="ElementShortName">bus2ip_reset_i</obj_property>
      <obj_property name="ObjectShortName">bus2ip_reset_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ip2bus_data_i">
      <obj_property name="ElementShortName">ip2bus_data_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">ip2bus_data_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_rdce_i">
      <obj_property name="ElementShortName">bus2ip_rdce_i[0:0]</obj_property>
      <obj_property name="ObjectShortName">bus2ip_rdce_i[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_wrce_i">
      <obj_property name="ElementShortName">bus2ip_wrce_i[0:0]</obj_property>
      <obj_property name="ObjectShortName">bus2ip_wrce_i[0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ip2bus_wrack_i">
      <obj_property name="ElementShortName">ip2bus_wrack_i</obj_property>
      <obj_property name="ObjectShortName">ip2bus_wrack_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ip2bus_rdack_i">
      <obj_property name="ElementShortName">ip2bus_rdack_i</obj_property>
      <obj_property name="ObjectShortName">ip2bus_rdack_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_reset_int">
      <obj_property name="ElementShortName">bus2ip_reset_int</obj_property>
      <obj_property name="ObjectShortName">bus2ip_reset_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/bus2ip_reset_int_core">
      <obj_property name="ElementShortName">bus2ip_reset_int_core</obj_property>
      <obj_property name="ObjectShortName">bus2ip_reset_int_core</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_FAMILY">
      <obj_property name="ElementShortName">C_FAMILY[1:7]</obj_property>
      <obj_property name="ObjectShortName">C_FAMILY[1:7]</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_S_AXI_ACLK_FREQ_HZ">
      <obj_property name="ElementShortName">C_S_AXI_ACLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">C_S_AXI_ACLK_FREQ_HZ</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_S_AXI_ADDR_WIDTH">
      <obj_property name="ElementShortName">C_S_AXI_ADDR_WIDTH</obj_property>
      <obj_property name="ObjectShortName">C_S_AXI_ADDR_WIDTH</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_S_AXI_DATA_WIDTH">
      <obj_property name="ElementShortName">C_S_AXI_DATA_WIDTH</obj_property>
      <obj_property name="ObjectShortName">C_S_AXI_DATA_WIDTH</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_IS_A_16550">
      <obj_property name="ElementShortName">C_IS_A_16550</obj_property>
      <obj_property name="ObjectShortName">C_IS_A_16550</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_HAS_EXTERNAL_XIN">
      <obj_property name="ElementShortName">C_HAS_EXTERNAL_XIN</obj_property>
      <obj_property name="ObjectShortName">C_HAS_EXTERNAL_XIN</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_HAS_EXTERNAL_RCLK">
      <obj_property name="ElementShortName">C_HAS_EXTERNAL_RCLK</obj_property>
      <obj_property name="ObjectShortName">C_HAS_EXTERNAL_RCLK</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/C_EXTERNAL_XIN_CLK_HZ">
      <obj_property name="ElementShortName">C_EXTERNAL_XIN_CLK_HZ</obj_property>
      <obj_property name="ObjectShortName">C_EXTERNAL_XIN_CLK_HZ</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ZEROES">
      <obj_property name="ElementShortName">ZEROES[0:31]</obj_property>
      <obj_property name="ObjectShortName">ZEROES[0:31]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/UART_REG_BASEADDR">
      <obj_property name="ElementShortName">UART_REG_BASEADDR[1:32]</obj_property>
      <obj_property name="ObjectShortName">UART_REG_BASEADDR[1:32]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/UART_REG_HIGHADDR">
      <obj_property name="ElementShortName">UART_REG_HIGHADDR[1:32]</obj_property>
      <obj_property name="ObjectShortName">UART_REG_HIGHADDR[1:32]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ARD_ADDR_RANGE_ARRAY">
      <obj_property name="ElementShortName">ARD_ADDR_RANGE_ARRAY[0:1][0:63]</obj_property>
      <obj_property name="ObjectShortName">ARD_ADDR_RANGE_ARRAY[0:1][0:63]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/ARD_NUM_CE_ARRAY">
      <obj_property name="ElementShortName">ARD_NUM_CE_ARRAY[0:0]</obj_property>
      <obj_property name="ObjectShortName">ARD_NUM_CE_ARRAY[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/AXI_MIN_SIZE">
      <obj_property name="ElementShortName">AXI_MIN_SIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_MIN_SIZE[31:0]</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/USE_WSTRB">
      <obj_property name="ElementShortName">USE_WSTRB</obj_property>
      <obj_property name="ObjectShortName">USE_WSTRB</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/DPHASE_TIMEOUT">
      <obj_property name="ElementShortName">DPHASE_TIMEOUT</obj_property>
      <obj_property name="ObjectShortName">DPHASE_TIMEOUT</obj_property>
   </wvobject>
   <wvobject fp_name="divider120" type="divider">
      <obj_property name="label">uart</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Din">
      <obj_property name="ElementShortName">Din[7:0]</obj_property>
      <obj_property name="ObjectShortName">Din[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Dout">
      <obj_property name="ElementShortName">Dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">Dout[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Sout">
      <obj_property name="ElementShortName">Sout</obj_property>
      <obj_property name="ObjectShortName">Sout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/BaudoutN">
      <obj_property name="ElementShortName">BaudoutN</obj_property>
      <obj_property name="ObjectShortName">BaudoutN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/BaudoutN_int">
      <obj_property name="ElementShortName">BaudoutN_int</obj_property>
      <obj_property name="ObjectShortName">BaudoutN_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Intr">
      <obj_property name="ElementShortName">Intr</obj_property>
      <obj_property name="ObjectShortName">Intr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Ddis">
      <obj_property name="ElementShortName">Ddis</obj_property>
      <obj_property name="ObjectShortName">Ddis</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/TxrdyN">
      <obj_property name="ElementShortName">TxrdyN</obj_property>
      <obj_property name="ObjectShortName">TxrdyN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/RxrdyN">
      <obj_property name="ElementShortName">RxrdyN</obj_property>
      <obj_property name="ObjectShortName">RxrdyN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Xout">
      <obj_property name="ElementShortName">Xout</obj_property>
      <obj_property name="ObjectShortName">Xout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/RtsN">
      <obj_property name="ElementShortName">RtsN</obj_property>
      <obj_property name="ObjectShortName">RtsN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/DtrN">
      <obj_property name="ElementShortName">DtrN</obj_property>
      <obj_property name="ObjectShortName">DtrN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Out1N">
      <obj_property name="ElementShortName">Out1N</obj_property>
      <obj_property name="ObjectShortName">Out1N</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Out2N">
      <obj_property name="ElementShortName">Out2N</obj_property>
      <obj_property name="ObjectShortName">Out2N</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Addr">
      <obj_property name="ElementShortName">Addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">Addr[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Cs0">
      <obj_property name="ElementShortName">Cs0</obj_property>
      <obj_property name="ObjectShortName">Cs0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Cs1">
      <obj_property name="ElementShortName">Cs1</obj_property>
      <obj_property name="ObjectShortName">Cs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Cs2N">
      <obj_property name="ElementShortName">Cs2N</obj_property>
      <obj_property name="ObjectShortName">Cs2N</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/AdsN">
      <obj_property name="ElementShortName">AdsN</obj_property>
      <obj_property name="ObjectShortName">AdsN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Sin">
      <obj_property name="ElementShortName">Sin</obj_property>
      <obj_property name="ObjectShortName">Sin</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Rclk">
      <obj_property name="ElementShortName">Rclk</obj_property>
      <obj_property name="ObjectShortName">Rclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Xin">
      <obj_property name="ElementShortName">Xin</obj_property>
      <obj_property name="ObjectShortName">Xin</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Rd">
      <obj_property name="ElementShortName">Rd</obj_property>
      <obj_property name="ObjectShortName">Rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/RdN">
      <obj_property name="ElementShortName">RdN</obj_property>
      <obj_property name="ObjectShortName">RdN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Wr">
      <obj_property name="ElementShortName">Wr</obj_property>
      <obj_property name="ObjectShortName">Wr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/WrN">
      <obj_property name="ElementShortName">WrN</obj_property>
      <obj_property name="ObjectShortName">WrN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Rst">
      <obj_property name="ElementShortName">Rst</obj_property>
      <obj_property name="ObjectShortName">Rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/CtsN">
      <obj_property name="ElementShortName">CtsN</obj_property>
      <obj_property name="ObjectShortName">CtsN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/DcdN">
      <obj_property name="ElementShortName">DcdN</obj_property>
      <obj_property name="ObjectShortName">DcdN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/DsrN">
      <obj_property name="ElementShortName">DsrN</obj_property>
      <obj_property name="ObjectShortName">DsrN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/RiN">
      <obj_property name="ElementShortName">RiN</obj_property>
      <obj_property name="ObjectShortName">RiN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Freeze">
      <obj_property name="ElementShortName">Freeze</obj_property>
      <obj_property name="ObjectShortName">Freeze</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Sys_clk">
      <obj_property name="ElementShortName">Sys_clk</obj_property>
      <obj_property name="ObjectShortName">Sys_clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Rbr">
      <obj_property name="ElementShortName">Rbr[7:0]</obj_property>
      <obj_property name="ObjectShortName">Rbr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Thr">
      <obj_property name="ElementShortName">Thr[7:0]</obj_property>
      <obj_property name="ObjectShortName">Thr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Tsr">
      <obj_property name="ElementShortName">Tsr[7:0]</obj_property>
      <obj_property name="ObjectShortName">Tsr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/ier">
      <obj_property name="ElementShortName">ier[7:0]</obj_property>
      <obj_property name="ObjectShortName">ier[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/iir">
      <obj_property name="ElementShortName">iir[7:0]</obj_property>
      <obj_property name="ObjectShortName">iir[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/thre_iir_set">
      <obj_property name="ElementShortName">thre_iir_set</obj_property>
      <obj_property name="ObjectShortName">thre_iir_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/thre_iir_rst">
      <obj_property name="ElementShortName">thre_iir_rst</obj_property>
      <obj_property name="ObjectShortName">thre_iir_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr5_d">
      <obj_property name="ElementShortName">lsr5_d</obj_property>
      <obj_property name="ObjectShortName">lsr5_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/ier1_d">
      <obj_property name="ElementShortName">ier1_d</obj_property>
      <obj_property name="ObjectShortName">ier1_d</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Lcr">
      <obj_property name="ElementShortName">Lcr[7:0]</obj_property>
      <obj_property name="ObjectShortName">Lcr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/mcr">
      <obj_property name="ElementShortName">mcr[7:0]</obj_property>
      <obj_property name="ObjectShortName">mcr[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/mcr4_d">
      <obj_property name="ElementShortName">mcr4_d</obj_property>
      <obj_property name="ObjectShortName">mcr4_d</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr">
      <obj_property name="ElementShortName">lsr[7:0]</obj_property>
      <obj_property name="ObjectShortName">lsr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/msr">
      <obj_property name="ElementShortName">msr[7:0]</obj_property>
      <obj_property name="ObjectShortName">msr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/scr">
      <obj_property name="ElementShortName">scr[7:0]</obj_property>
      <obj_property name="ObjectShortName">scr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dll">
      <obj_property name="ElementShortName">dll[7:0]</obj_property>
      <obj_property name="ObjectShortName">dll[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dlm">
      <obj_property name="ElementShortName">dlm[7:0]</obj_property>
      <obj_property name="ObjectShortName">dlm[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/chipSelect">
      <obj_property name="ElementShortName">chipSelect</obj_property>
      <obj_property name="ObjectShortName">chipSelect</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/readStrobe">
      <obj_property name="ElementShortName">readStrobe</obj_property>
      <obj_property name="ObjectShortName">readStrobe</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/writeStrobe">
      <obj_property name="ElementShortName">writeStrobe</obj_property>
      <obj_property name="ObjectShortName">writeStrobe</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dlab">
      <obj_property name="ElementShortName">dlab</obj_property>
      <obj_property name="ObjectShortName">dlab</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/addr_d">
      <obj_property name="ElementShortName">addr_d[2:0]</obj_property>
      <obj_property name="ObjectShortName">addr_d[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/internalBus">
      <obj_property name="ElementShortName">internalBus[7:0]</obj_property>
      <obj_property name="ObjectShortName">internalBus[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baudCounter">
      <obj_property name="ElementShortName">baudCounter[15:0]</obj_property>
      <obj_property name="ObjectShortName">baudCounter[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/clockDiv">
      <obj_property name="ElementShortName">clockDiv[15:0]</obj_property>
      <obj_property name="ObjectShortName">clockDiv[15:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/framing_error">
      <obj_property name="ElementShortName">framing_error</obj_property>
      <obj_property name="ObjectShortName">framing_error</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/parity_error">
      <obj_property name="ElementShortName">parity_error</obj_property>
      <obj_property name="ObjectShortName">parity_error</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/data_ready">
      <obj_property name="ElementShortName">data_ready</obj_property>
      <obj_property name="ObjectShortName">data_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/data_ready_interrupt">
      <obj_property name="ElementShortName">data_ready_interrupt</obj_property>
      <obj_property name="ObjectShortName">data_ready_interrupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/break_interrupt">
      <obj_property name="ElementShortName">break_interrupt</obj_property>
      <obj_property name="ObjectShortName">break_interrupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/receiver_error">
      <obj_property name="ElementShortName">receiver_error</obj_property>
      <obj_property name="ObjectShortName">receiver_error</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/receiver_timeout">
      <obj_property name="ElementShortName">receiver_timeout</obj_property>
      <obj_property name="ObjectShortName">receiver_timeout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Thre">
      <obj_property name="ElementShortName">Thre</obj_property>
      <obj_property name="ObjectShortName">Thre</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/start_tx">
      <obj_property name="ElementShortName">start_tx</obj_property>
      <obj_property name="ObjectShortName">start_tx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tx_empty">
      <obj_property name="ElementShortName">tx_empty</obj_property>
      <obj_property name="ObjectShortName">tx_empty</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/Tsre">
      <obj_property name="ElementShortName">Tsre</obj_property>
      <obj_property name="ObjectShortName">Tsre</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/read_rbr">
      <obj_property name="ElementShortName">read_rbr</obj_property>
      <obj_property name="ObjectShortName">read_rbr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/writing_thr">
      <obj_property name="ElementShortName">writing_thr</obj_property>
      <obj_property name="ObjectShortName">writing_thr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tsr_loaded">
      <obj_property name="ElementShortName">tsr_loaded</obj_property>
      <obj_property name="ObjectShortName">tsr_loaded</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/modem_prev_val">
      <obj_property name="ElementShortName">modem_prev_val[3:0]</obj_property>
      <obj_property name="ObjectShortName">modem_prev_val[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/modem_prev_rst_in">
      <obj_property name="ElementShortName">modem_prev_rst_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">modem_prev_rst_in[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/modem_status_changes">
      <obj_property name="ElementShortName">modem_status_changes</obj_property>
      <obj_property name="ObjectShortName">modem_status_changes</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tx_sout">
      <obj_property name="ElementShortName">tx_sout</obj_property>
      <obj_property name="ObjectShortName">tx_sout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_sin">
      <obj_property name="ElementShortName">rx_sin</obj_property>
      <obj_property name="ObjectShortName">rx_sin</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_rst">
      <obj_property name="ElementShortName">rx_rst</obj_property>
      <obj_property name="ObjectShortName">rx_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/msr_rst">
      <obj_property name="ElementShortName">msr_rst</obj_property>
      <obj_property name="ObjectShortName">msr_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr0_rst">
      <obj_property name="ElementShortName">lsr0_rst</obj_property>
      <obj_property name="ObjectShortName">lsr0_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr5_rst">
      <obj_property name="ElementShortName">lsr5_rst</obj_property>
      <obj_property name="ObjectShortName">lsr5_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr6_rst">
      <obj_property name="ElementShortName">lsr6_rst</obj_property>
      <obj_property name="ObjectShortName">lsr6_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr7_rst">
      <obj_property name="ElementShortName">lsr7_rst</obj_property>
      <obj_property name="ObjectShortName">lsr7_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr_rst">
      <obj_property name="ElementShortName">lsr_rst</obj_property>
      <obj_property name="ObjectShortName">lsr_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr0_set">
      <obj_property name="ElementShortName">lsr0_set</obj_property>
      <obj_property name="ObjectShortName">lsr0_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr1_set">
      <obj_property name="ElementShortName">lsr1_set</obj_property>
      <obj_property name="ObjectShortName">lsr1_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr2_set">
      <obj_property name="ElementShortName">lsr2_set</obj_property>
      <obj_property name="ObjectShortName">lsr2_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr3_set">
      <obj_property name="ElementShortName">lsr3_set</obj_property>
      <obj_property name="ObjectShortName">lsr3_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr4_set">
      <obj_property name="ElementShortName">lsr4_set</obj_property>
      <obj_property name="ObjectShortName">lsr4_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr5_set">
      <obj_property name="ElementShortName">lsr5_set</obj_property>
      <obj_property name="ObjectShortName">lsr5_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr6_set">
      <obj_property name="ElementShortName">lsr6_set</obj_property>
      <obj_property name="ObjectShortName">lsr6_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr7_set">
      <obj_property name="ElementShortName">lsr7_set</obj_property>
      <obj_property name="ObjectShortName">lsr7_set</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/iir_rst">
      <obj_property name="ElementShortName">iir_rst</obj_property>
      <obj_property name="ObjectShortName">iir_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rbr_sel">
      <obj_property name="ElementShortName">rbr_sel</obj_property>
      <obj_property name="ObjectShortName">rbr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/thr_sel">
      <obj_property name="ElementShortName">thr_sel</obj_property>
      <obj_property name="ObjectShortName">thr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/ier_sel">
      <obj_property name="ElementShortName">ier_sel</obj_property>
      <obj_property name="ObjectShortName">ier_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/iir_sel">
      <obj_property name="ElementShortName">iir_sel</obj_property>
      <obj_property name="ObjectShortName">iir_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lcr_sel">
      <obj_property name="ElementShortName">lcr_sel</obj_property>
      <obj_property name="ObjectShortName">lcr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/mcr_sel">
      <obj_property name="ElementShortName">mcr_sel</obj_property>
      <obj_property name="ObjectShortName">mcr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr_sel">
      <obj_property name="ElementShortName">lsr_sel</obj_property>
      <obj_property name="ObjectShortName">lsr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/msr_sel">
      <obj_property name="ElementShortName">msr_sel</obj_property>
      <obj_property name="ObjectShortName">msr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/scr_sel">
      <obj_property name="ElementShortName">scr_sel</obj_property>
      <obj_property name="ObjectShortName">scr_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dll_sel">
      <obj_property name="ElementShortName">dll_sel</obj_property>
      <obj_property name="ObjectShortName">dll_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dlm_sel">
      <obj_property name="ElementShortName">dlm_sel</obj_property>
      <obj_property name="ObjectShortName">dlm_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/character_received">
      <obj_property name="ElementShortName">character_received</obj_property>
      <obj_property name="ObjectShortName">character_received</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rxrdyN_int">
      <obj_property name="ElementShortName">rxrdyN_int</obj_property>
      <obj_property name="ObjectShortName">rxrdyN_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/txrdyN_int">
      <obj_property name="ElementShortName">txrdyN_int</obj_property>
      <obj_property name="ObjectShortName">txrdyN_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rd_d">
      <obj_property name="ElementShortName">rd_d</obj_property>
      <obj_property name="ObjectShortName">rd_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rdN_d">
      <obj_property name="ElementShortName">rdN_d</obj_property>
      <obj_property name="ObjectShortName">rdN_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/wr_d">
      <obj_property name="ElementShortName">wr_d</obj_property>
      <obj_property name="ObjectShortName">wr_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/wrN_d">
      <obj_property name="ElementShortName">wrN_d</obj_property>
      <obj_property name="ObjectShortName">wrN_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/ctsN_d">
      <obj_property name="ElementShortName">ctsN_d</obj_property>
      <obj_property name="ObjectShortName">ctsN_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dcdN_d">
      <obj_property name="ElementShortName">dcdN_d</obj_property>
      <obj_property name="ObjectShortName">dcdN_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/dsrN_d">
      <obj_property name="ElementShortName">dsrN_d</obj_property>
      <obj_property name="ObjectShortName">dsrN_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/riN_d">
      <obj_property name="ElementShortName">riN_d</obj_property>
      <obj_property name="ObjectShortName">riN_d</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/d_d">
      <obj_property name="ElementShortName">d_d[7:0]</obj_property>
      <obj_property name="ObjectShortName">d_d[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/load_baudlower">
      <obj_property name="ElementShortName">load_baudlower</obj_property>
      <obj_property name="ObjectShortName">load_baudlower</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/load_baudupper">
      <obj_property name="ElementShortName">load_baudupper</obj_property>
      <obj_property name="ObjectShortName">load_baudupper</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/divisor_latch_loaded">
      <obj_property name="ElementShortName">divisor_latch_loaded</obj_property>
      <obj_property name="ObjectShortName">divisor_latch_loaded</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baud_counter_loaded">
      <obj_property name="ElementShortName">baud_counter_loaded</obj_property>
      <obj_property name="ObjectShortName">baud_counter_loaded</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baudoutN_int_i">
      <obj_property name="ElementShortName">baudoutN_int_i</obj_property>
      <obj_property name="ObjectShortName">baudoutN_int_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baud_divisor_is_1">
      <obj_property name="ElementShortName">baud_divisor_is_1</obj_property>
      <obj_property name="ObjectShortName">baud_divisor_is_1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/sys_clk_n">
      <obj_property name="ElementShortName">sys_clk_n</obj_property>
      <obj_property name="ObjectShortName">sys_clk_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baud_int">
      <obj_property name="ElementShortName">baud_int</obj_property>
      <obj_property name="ObjectShortName">baud_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baud_d0">
      <obj_property name="ElementShortName">baud_d0</obj_property>
      <obj_property name="ObjectShortName">baud_d0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/baud_d1">
      <obj_property name="ElementShortName">baud_d1</obj_property>
      <obj_property name="ObjectShortName">baud_d1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/fifo_mode1">
      <obj_property name="ElementShortName">fifo_mode1</obj_property>
      <obj_property name="ObjectShortName">fifo_mode1</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/fcr">
      <obj_property name="ElementShortName">fcr[7:0]</obj_property>
      <obj_property name="ObjectShortName">fcr[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/fcr_0_prev">
      <obj_property name="ElementShortName">fcr_0_prev</obj_property>
      <obj_property name="ObjectShortName">fcr_0_prev</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/fcr_w_sel">
      <obj_property name="ElementShortName">fcr_w_sel</obj_property>
      <obj_property name="ObjectShortName">fcr_w_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/fcr_r_sel">
      <obj_property name="ElementShortName">fcr_r_sel</obj_property>
      <obj_property name="ObjectShortName">fcr_r_sel</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tx_fifo_data_out">
      <obj_property name="ElementShortName">tx_fifo_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_fifo_data_out[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tx_fifo_rd_en_int">
      <obj_property name="ElementShortName">tx_fifo_rd_en_int</obj_property>
      <obj_property name="ObjectShortName">tx_fifo_rd_en_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tx_fifo_full">
      <obj_property name="ElementShortName">tx_fifo_full</obj_property>
      <obj_property name="ObjectShortName">tx_fifo_full</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/tx_fifo_empty">
      <obj_property name="ElementShortName">tx_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">tx_fifo_empty</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_timeout">
      <obj_property name="ElementShortName">rx_fifo_timeout</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_timeout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_trigger">
      <obj_property name="ElementShortName">rx_fifo_trigger</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_trigger</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_data_out">
      <obj_property name="ElementShortName">rx_fifo_data_out[10:0]</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_data_out[10:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_data_in">
      <obj_property name="ElementShortName">rx_fifo_data_in[10:0]</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_data_in[10:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_empty">
      <obj_property name="ElementShortName">rx_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_empty</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_overrun">
      <obj_property name="ElementShortName">rx_fifo_overrun</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_overrun</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_error_in_fifo">
      <obj_property name="ElementShortName">rx_error_in_fifo</obj_property>
      <obj_property name="ObjectShortName">rx_error_in_fifo</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_error_in_fifo_cnt">
      <obj_property name="ElementShortName">rx_error_in_fifo_cnt[3:0]</obj_property>
      <obj_property name="ObjectShortName">rx_error_in_fifo_cnt[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_error_in_fifo_int">
      <obj_property name="ElementShortName">rx_error_in_fifo_int</obj_property>
      <obj_property name="ObjectShortName">rx_error_in_fifo_int</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_full">
      <obj_property name="ElementShortName">rx_fifo_full</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_full</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_rd_en">
      <obj_property name="ElementShortName">rx_fifo_rd_en</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_rd_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_rd_en_d">
      <obj_property name="ElementShortName">rx_fifo_rd_en_d</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_rd_en_d</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/have_bi_in_fifo_n">
      <obj_property name="ElementShortName">have_bi_in_fifo_n</obj_property>
      <obj_property name="ObjectShortName">have_bi_in_fifo_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_fifo_rd_en_d1">
      <obj_property name="ElementShortName">rx_fifo_rd_en_d1</obj_property>
      <obj_property name="ObjectShortName">rx_fifo_rd_en_d1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/lsr2_rst">
      <obj_property name="ElementShortName">lsr2_rst</obj_property>
      <obj_property name="ObjectShortName">lsr2_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_error_in_fifo_lst">
      <obj_property name="ElementShortName">rx_error_in_fifo_lst</obj_property>
      <obj_property name="ObjectShortName">rx_error_in_fifo_lst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/rx_error_out_fifo">
      <obj_property name="ElementShortName">rx_error_out_fifo</obj_property>
      <obj_property name="ObjectShortName">rx_error_out_fifo</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/C_IS_A_16550">
      <obj_property name="ElementShortName">C_IS_A_16550</obj_property>
      <obj_property name="ObjectShortName">C_IS_A_16550</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/C_HAS_EXTERNAL_XIN">
      <obj_property name="ElementShortName">C_HAS_EXTERNAL_XIN</obj_property>
      <obj_property name="ObjectShortName">C_HAS_EXTERNAL_XIN</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/C_S_AXI_CLK_FREQ_HZ">
      <obj_property name="ElementShortName">C_S_AXI_CLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">C_S_AXI_CLK_FREQ_HZ</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/C_EXTERNAL_XIN_CLK_HZ">
      <obj_property name="ElementShortName">C_EXTERNAL_XIN_CLK_HZ</obj_property>
      <obj_property name="ObjectShortName">C_EXTERNAL_XIN_CLK_HZ</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/C_FAMILY">
      <obj_property name="ElementShortName">C_FAMILY[1:7]</obj_property>
      <obj_property name="ObjectShortName">C_FAMILY[1:7]</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/BAUD_REF_CLOCK">
      <obj_property name="ElementShortName">BAUD_REF_CLOCK</obj_property>
      <obj_property name="ObjectShortName">BAUD_REF_CLOCK</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/BAUD_DEFAULT">
      <obj_property name="ElementShortName">BAUD_DEFAULT</obj_property>
      <obj_property name="ObjectShortName">BAUD_DEFAULT</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/BAUD_DEFAULT_X">
      <obj_property name="ElementShortName">BAUD_DEFAULT_X[15:0]</obj_property>
      <obj_property name="ObjectShortName">BAUD_DEFAULT_X[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_UART/uart_16550/XUART_I_1/UART16550_I_1/bo2sl">
      <obj_property name="ElementShortName">bo2sl[0:1]</obj_property>
      <obj_property name="ObjectShortName">bo2sl[0:1]</obj_property>
   </wvobject>
</wave_config>
