[2025-02-04 21:41:05.886672] |==============================================================================|
[2025-02-04 21:41:05.886816] |=========                      OpenRAM v1.2.48                       =========|
[2025-02-04 21:41:05.886867] |=========                                                            =========|
[2025-02-04 21:41:05.886923] |=========               VLSI Design and Automation Lab               =========|
[2025-02-04 21:41:05.887013] |=========        Computer Science and Engineering Department         =========|
[2025-02-04 21:41:05.887069] |=========            University of California Santa Cruz             =========|
[2025-02-04 21:41:05.887113] |=========                                                            =========|
[2025-02-04 21:41:05.887171] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-02-04 21:41:05.887215] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-02-04 21:41:05.887271] |=========                See LICENSE for license info                =========|
[2025-02-04 21:41:05.887313] |==============================================================================|
[2025-02-04 21:41:05.887363] ** Start: 02/04/2025 21:41:05
[2025-02-04 21:41:05.887424] Technology: freepdk45
[2025-02-04 21:41:05.887468] Total size: 134217728 bits
[2025-02-04 21:41:05.887516] Word size: 32
Words: 131072
Banks: 32
[2025-02-04 21:41:05.887575] RW ports: 1
R-only ports: 0
W-only ports: 0
[2025-02-04 21:41:05.887620] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-02-04 21:41:05.887676] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-02-04 21:41:05.887720] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-02-04 21:41:05.887763] Words per row: 8
[2025-02-04 21:41:05.887809] Output files are: 
[2025-02-04 21:41:05.887851] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.lvs
[2025-02-04 21:41:05.887894] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.sp
[2025-02-04 21:41:05.887936] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.v
[2025-02-04 21:41:05.887980] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.lib
[2025-02-04 21:41:05.888023] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.py
[2025-02-04 21:41:05.888066] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.html
[2025-02-04 21:41:05.888108] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.log
[2025-02-04 21:41:05.888153] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.lef
[2025-02-04 21:41:05.888196] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_131072_1rw_freepdk45.gds
