

================================================================
== Vitis HLS Report for 'ProcessingElement_1'
================================================================
* Date:           Mon Nov 11 16:39:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- OuterTile_N    |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + OuterTile_M   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ Collapse_K  |        ?|        ?|      1035|          -|          -|            ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 10 
9 --> 8 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Compute.cpp:54]   --->   Operation 11 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 12 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 13 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_m_c9, i32 %size_m_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_n_c1, i32 %size_n_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%aBuffer = alloca i64 1" [../kernel/Compute.cpp:23]   --->   Operation 16 'alloca' 'aBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cBuffer = alloca i64 1" [../kernel/Compute.cpp:26]   --->   Operation 17 'alloca' 'cBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_1, i32 %aBuffer"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_2, i256 %cBuffer"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 0, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%size_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k"   --->   Operation 21 'read' 'size_k_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.48ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_1, i32 %aBuffer"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (1.49ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_2, i256 %cBuffer"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer, i32 %aBuffer, i32 %aPipes_0, i32 %aPipes_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 26 [1/2] (1.49ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer, i32 %aBuffer, i32 %aPipes_0, i32 %aPipes_1"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_311 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%size_n_cast = zext i32 %size_n_read"   --->   Operation 36 'zext' 'size_n_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.88ns)   --->   "%sub_i = add i33 %size_n_cast, i33 511"   --->   Operation 37 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%div_i_cast1 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i, i32 9, i32 32"   --->   Operation 38 'partselect' 'div_i_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%size_m_cast = zext i32 %size_m_read"   --->   Operation 39 'zext' 'size_m_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.88ns)   --->   "%sub_i103 = add i33 %size_m_cast, i33 511"   --->   Operation 40 'add' 'sub_i103' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%div_i104_cast3 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i103, i32 9, i32 32"   --->   Operation 41 'partselect' 'div_i104_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.83ns)   --->   "%sub60 = add i24 %div_i_cast1, i24 16777215"   --->   Operation 42 'add' 'sub60' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.83ns)   --->   "%sub63 = add i24 %div_i104_cast3, i24 16777215"   --->   Operation 43 'add' 'sub63' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.88ns)   --->   "%sub66 = add i32 %size_k_read, i32 4294967295"   --->   Operation 44 'add' 'sub66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 45 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%n0_31 = load i24 %n0"   --->   Operation 46 'load' 'n0_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.83ns)   --->   "%icmp_ln54 = icmp_eq  i24 %n0_31, i24 %div_i_cast1" [../kernel/Compute.cpp:54]   --->   Operation 47 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.83ns)   --->   "%add_ln54 = add i24 %n0_31, i24 1" [../kernel/Compute.cpp:54]   --->   Operation 48 'add' 'add_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %OuterTile_M.split, void %for.end230.loopexit" [../kernel/Compute.cpp:54]   --->   Operation 49 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:54]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../kernel/Compute.cpp:54]   --->   Operation 51 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.83ns)   --->   "%cmp61 = icmp_ult  i24 %n0_31, i24 %sub60"   --->   Operation 52 'icmp' 'cmp61' <Predicate = (!icmp_ln54)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_312 = trunc i24 %n0_31"   --->   Operation 53 'trunc' 'empty_312' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i23.i4, i23 %empty_312, i4 0"   --->   Operation 54 'bitconcatenate' 'mul' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 55 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [../kernel/Compute.cpp:231]   --->   Operation 56 'ret' 'ret_ln231' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%m0 = phi i24 0, void %OuterTile_M.split, i24 %add_ln56, void %for.body187.preheader" [../kernel/Compute.cpp:56]   --->   Operation 57 'phi' 'm0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.83ns)   --->   "%icmp_ln56 = icmp_eq  i24 %m0, i24 %div_i104_cast3" [../kernel/Compute.cpp:56]   --->   Operation 58 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.83ns)   --->   "%add_ln56 = add i24 %m0, i24 1" [../kernel/Compute.cpp:56]   --->   Operation 59 'add' 'add_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %Collapse_K.split, void %for.inc228.loopexit" [../kernel/Compute.cpp:56]   --->   Operation 60 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i24 %m0" [../kernel/Compute.cpp:56]   --->   Operation 61 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:56]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../kernel/Compute.cpp:56]   --->   Operation 63 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.83ns)   --->   "%cmp64 = icmp_ult  i24 %m0, i24 %sub63" [../kernel/Compute.cpp:56]   --->   Operation 64 'icmp' 'cmp64' <Predicate = (!icmp_ln56)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 65 'br' 'br_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 %add_ln54, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 66 'store' 'store_ln54' <Predicate = (icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 67 'br' 'br_ln54' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.12>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %Collapse_K.split, i32 %k_31, void %Pipeline_N.split"   --->   Operation 68 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln60 = icmp_eq  i32 %k, i32 %size_k_read" [../kernel/Compute.cpp:60]   --->   Operation 69 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.88ns)   --->   "%k_31 = add i32 %k, i32 1" [../kernel/Compute.cpp:60]   --->   Operation 70 'add' 'k_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %Pipeline_N.split, void %for.body187.preheader" [../kernel/Compute.cpp:60]   --->   Operation 71 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %k" [../kernel/Compute.cpp:60]   --->   Operation 72 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%cond90 = select i1 %trunc_ln60, i5 16, i5 0" [../kernel/Compute.cpp:60]   --->   Operation 73 'select' 'cond90' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.88ns)   --->   "%cmp111 = icmp_eq  i32 %k, i32 0" [../kernel/Compute.cpp:60]   --->   Operation 74 'icmp' 'cmp111' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.88ns)   --->   "%cmp67 = icmp_ult  i32 %k, i32 %sub66" [../kernel/Compute.cpp:60]   --->   Operation 75 'icmp' 'cmp67' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%cond = select i1 %trunc_ln60, i5 0, i5 16" [../kernel/Compute.cpp:60]   --->   Operation 76 'select' 'cond' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node brmerge282)   --->   "%tmp1 = or i1 %cmp64, i1 %cmp67" [../kernel/Compute.cpp:56]   --->   Operation 77 'or' 'tmp1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge282 = or i1 %tmp1, i1 %cmp61" [../kernel/Compute.cpp:56]   --->   Operation 78 'or' 'brmerge282' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_314 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_314' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (0.12ns)   --->   "%call_ln56 = call void @ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_0, i256 %bPipes_1, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_0, i32 %aPipes_1" [../kernel/Compute.cpp:56]   --->   Operation 80 'call' 'call_ln56' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_313 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_313' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_0, i256 %cPipes_1"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../kernel/Compute.cpp:60]   --->   Operation 83 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln56 = call void @ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_0, i256 %bPipes_1, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_0, i32 %aPipes_1" [../kernel/Compute.cpp:56]   --->   Operation 84 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 85 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.17>
ST_10 : Operation 86 [1/2] (1.17ns)   --->   "%call_ln0 = call void @ProcessingElement.1_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_0, i256 %cPipes_1"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.398ns
The critical path consists of the following:
	wire read operation ('size_m_read') on port 'size_m' [14]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'size_m_c9' [17]  (1.398 ns)

 <State 2>: 1.499ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'ProcessingElement.1_Pipeline_2' [29]  (1.499 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.499ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' [31]  (1.499 ns)

 <State 5>: 1.712ns
The critical path consists of the following:
	'add' operation 33 bit ('sub_i') [34]  (0.880 ns)
	'add' operation 24 bit ('sub60') [39]  (0.833 ns)

 <State 6>: 1.220ns
The critical path consists of the following:
	'load' operation 24 bit ('n0') on local variable 'n0', ../kernel/Compute.cpp:54 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', ../kernel/Compute.cpp:54) [46]  (0.833 ns)
	blocking operation 0.387 ns on control path)

 <State 7>: 1.220ns
The critical path consists of the following:
	'phi' operation 24 bit ('m0', ../kernel/Compute.cpp:56) with incoming values : ('add_ln56', ../kernel/Compute.cpp:56) [57]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', ../kernel/Compute.cpp:56) [58]  (0.833 ns)
	blocking operation 0.387 ns on control path)

 <State 8>: 1.124ns
The critical path consists of the following:
	'phi' operation 32 bit ('k') with incoming values : ('k', ../kernel/Compute.cpp:60) [68]  (0.000 ns)
	'icmp' operation 1 bit ('cmp67', ../kernel/Compute.cpp:60) [77]  (0.880 ns)
	'or' operation 1 bit ('tmp1', ../kernel/Compute.cpp:56) [79]  (0.000 ns)
	'or' operation 1 bit ('brmerge282', ../kernel/Compute.cpp:56) [80]  (0.122 ns)
	'call' operation 0 bit ('call_ln56', ../kernel/Compute.cpp:56) to 'ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M' [82]  (0.122 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 1.172ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'ProcessingElement.1_Pipeline_WriteC_Flattened' [86]  (1.172 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
