Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 16:19:44 2019
| Host         : LAPTOP-OK1MKUJG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab_3_RF_control_sets_placed.rpt
| Design       : lab_3_RF
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | REG_Files[1][3]_i_1_n_0 | clr_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | REG_Files[0][3]_i_1_n_0 | clr_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | REG_Files[5][3]_i_1_n_0 | clr_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | REG_Files[3][3]_i_1_n_0 | clr_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | REG_Files[6][3]_i_1_n_0 | clr_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | REG_Files[4][3]_i_1_n_0 | clr_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | REG_Files[2][3]_i_1_n_0 | clr_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | REG_Files               | clr_IBUF         |                3 |              8 |
+----------------+-------------------------+------------------+------------------+----------------+


