{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635060267489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635060267489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 12:54:27 2021 " "Processing started: Sun Oct 24 12:54:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635060267489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060267489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060267489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635060267760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635060267760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_circuit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file timer_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-beh1 " "Found design unit 1: FSM-beh1" {  } { { "timer_circuit.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_circuit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060276307 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 timer_ckt-beh2 " "Found design unit 2: timer_ckt-beh2" {  } { { "timer_circuit.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_circuit.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060276307 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "timer_circuit.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060276307 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_ckt " "Found entity 2: timer_ckt" {  } { { "timer_circuit.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_circuit.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060276307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller_tb-tb " "Found design unit 1: timer_controller_tb-tb" {  } { { "timer_controller_tb.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_controller_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060276308 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller_tb " "Found entity 1: timer_controller_tb" {  } { { "timer_controller_tb.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_controller_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060276308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \":\", or \",\" timer_controller.vhd(18) " "VHDL syntax error at timer_controller.vhd(18) near text \":=\";  expecting \":\", or \",\"" {  } { { "timer_controller.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_controller.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276309 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal timer_controller.vhd(22) " "VHDL syntax error at timer_controller.vhd(22) near text \"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal" {  } { { "timer_controller.vhd" "" { Text "D:/IITB/Semester_3/EE214/EndSem/200070008_EndSem/timer_controller.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file timer_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276309 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635060276367 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 12:54:36 2021 " "Processing ended: Sun Oct 24 12:54:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635060276367 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635060276367 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635060276367 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276367 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060276985 ""}
