Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mips.v" in library work
Compiling verilog include file "IFU.v"
Compiling verilog include file "Reg_PC.v"
WARNING:HDLCompilers:301 - "Reg_PC.v" line 37 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "Reg_PC.v" line 41 Too many digits specified in hex constant
Compiling verilog include file "InstructionMemory.v"
Module <Reg_PC> compiled
WARNING:HDLCompilers:301 - "InstructionMemory.v" line 28 Too many digits specified in hex constant
Module <InstructionMemory> compiled
Compiling verilog include file "Reg_IF_to_D.v"
Module <IFU> compiled
Compiling verilog include file "Level_Decode.v"
Compiling verilog include file "GRF.v"
Module <Reg_IF_to_D> compiled
Compiling verilog include file "EXT.v"
Module <GRF> compiled
WARNING:HDLCompilers:301 - "EXT.v" line 32 Too many digits specified in hex constant
Compiling verilog include file "CMP.v"
Module <EXT> compiled
Module <CMP> compiled
Compiling verilog include file "Reg_D_to_E.v"
Module <Level_Decode> compiled
Compiling verilog include file "Level_Execute.v"
Compiling verilog include file "ALU.v"
Module <Reg_D_to_E> compiled
Module <ALU> compiled
Compiling verilog include file "Reg_E_to_M.v"
Module <Level_Execute> compiled
Compiling verilog include file "Level_Memory.v"
Compiling verilog include file "DataMemory.v"
Module <Reg_E_to_M> compiled
Module <DataMemory> compiled
Compiling verilog include file "Reg_M_to_W.v"
Module <Level_Memory> compiled
Compiling verilog include file "Level_WriteBack.v"
Module <Reg_M_to_W> compiled
Compiling verilog include file "Hizzard.v"
Module <Level_WriteBack> compiled
Module <Hizzard> compiled
Module <mips> compiled
No errors in compilation
Analysis of file <"mips.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mips> in library <work>.

Analyzing hierarchy for module <IFU> in library <work>.

Analyzing hierarchy for module <Reg_IF_to_D> in library <work>.

Analyzing hierarchy for module <Level_Decode> in library <work>.

Analyzing hierarchy for module <Reg_D_to_E> in library <work>.

Analyzing hierarchy for module <Level_Execute> in library <work>.

Analyzing hierarchy for module <Reg_E_to_M> in library <work>.

Analyzing hierarchy for module <Level_Memory> in library <work>.

Analyzing hierarchy for module <Reg_M_to_W> in library <work>.

Analyzing hierarchy for module <Level_WriteBack> in library <work>.

Analyzing hierarchy for module <Hizzard> in library <work>.

Analyzing hierarchy for module <Reg_PC> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <GRF> in library <work>.

Analyzing hierarchy for module <EXT> in library <work>.

Analyzing hierarchy for module <CMP> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mips>.
Module <mips> is correct for synthesis.
 
Analyzing module <IFU> in library <work>.
Module <IFU> is correct for synthesis.
 
Analyzing module <Reg_PC> in library <work>.
Module <Reg_PC> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "InstructionMemory.v" line 35: reading initialization file "code.txt".
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <Reg_IF_to_D> in library <work>.
Module <Reg_IF_to_D> is correct for synthesis.
 
Analyzing module <Level_Decode> in library <work>.
Module <Level_Decode> is correct for synthesis.
 
Analyzing module <GRF> in library <work>.
WARNING:Xst:2321 - "GRF.v" line 55: Parameter 2 ($time) is not supported in call of system task $display.
WARNING:Xst:2323 - "GRF.v" line 55: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "GRF.v" line 55: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "GRF.v" line 55: Parameter 5 is not constant in call of system task $display.
"GRF.v" line 55: $display : %h: $%d <= %h
Module <GRF> is correct for synthesis.
 
Analyzing module <EXT> in library <work>.
Module <EXT> is correct for synthesis.
 
Analyzing module <CMP> in library <work>.
Module <CMP> is correct for synthesis.
 
Analyzing module <Reg_D_to_E> in library <work>.
Module <Reg_D_to_E> is correct for synthesis.
 
Analyzing module <Level_Execute> in library <work>.
Module <Level_Execute> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <Reg_E_to_M> in library <work>.
Module <Reg_E_to_M> is correct for synthesis.
 
Analyzing module <Level_Memory> in library <work>.
Module <Level_Memory> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
WARNING:Xst:2321 - "DataMemory.v" line 55: Parameter 2 ($time) is not supported in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 55: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 55: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 55: Parameter 5 is not constant in call of system task $display.
"DataMemory.v" line 55: $display : %h: *%h <= %h
Module <DataMemory> is correct for synthesis.
 
Analyzing module <Reg_M_to_W> in library <work>.
Module <Reg_M_to_W> is correct for synthesis.
 
Analyzing module <Level_WriteBack> in library <work>.
Module <Level_WriteBack> is correct for synthesis.
 
Analyzing module <Hizzard> in library <work>.
Module <Hizzard> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <a> in unit <GRF> has a constant value of 100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <register<0>> in unit <GRF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <DataMemory> has a constant value of 1000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Reg_IF_to_D>.
    Related source file is "Reg_IF_to_D.v".
    Found 32-bit register for signal <store_ins>.
    Found 32-bit register for signal <store_plus4>.
    Found 32-bit register for signal <store_plus8>.
    Found 5-bit register for signal <store_T_use_rs>.
    Found 5-bit register for signal <store_T_use_rt>.
Unit <Reg_IF_to_D> synthesized.


Synthesizing Unit <Reg_D_to_E>.
    Related source file is "Reg_D_to_E.v".
    Found 5-bit register for signal <store_a1>.
    Found 5-bit register for signal <store_a2>.
    Found 5-bit register for signal <store_a3>.
    Found 32-bit register for signal <store_ext>.
    Found 32-bit register for signal <store_ins>.
    Found 32-bit register for signal <store_pc_add_4>.
    Found 32-bit register for signal <store_pc_add_8>.
    Found 32-bit register for signal <store_read1>.
    Found 32-bit register for signal <store_read2>.
    Found 5-bit register for signal <store_t_new>.
Unit <Reg_D_to_E> synthesized.


Synthesizing Unit <Reg_E_to_M>.
    Related source file is "Reg_E_to_M.v".
    Found 32-bit register for signal <store_Instr_in>.
    Found 32-bit register for signal <store_MemAddr_in>.
    Found 32-bit register for signal <store_pc_add_4_in>.
    Found 32-bit register for signal <store_pc_add_8_in>.
    Found 5-bit register for signal <store_t_new_m>.
    Found 5-bit subtractor for signal <store_t_new_m$addsub0000> created at line 85.
    Found 5-bit comparator greater for signal <store_t_new_m$cmp_gt0000> created at line 84.
    Found 32-bit register for signal <store_WriteData_in>.
    Found 5-bit register for signal <store_WriteRegNum_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Reg_E_to_M> synthesized.


Synthesizing Unit <Reg_M_to_W>.
    Related source file is "Reg_M_to_W.v".
    Found 32-bit register for signal <store_ALUResult_in>.
    Found 32-bit register for signal <store_DM_data_out>.
    Found 32-bit register for signal <store_Instr_in>.
    Found 32-bit register for signal <store_pc_add_4_in>.
    Found 32-bit register for signal <store_pc_add_8_in>.
    Found 5-bit register for signal <store_WriteRegNum>.
Unit <Reg_M_to_W> synthesized.


Synthesizing Unit <Level_WriteBack>.
    Related source file is "Level_WriteBack.v".
WARNING:Xst:647 - Input <Instr_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_add_4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 5-bit latch for signal <Mem_to_Reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <store_WE3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 4-to-1 multiplexer for signal <Write_GRF_Data>.
Unit <Level_WriteBack> synthesized.


Synthesizing Unit <Hizzard>.
    Related source file is "Hizzard.v".
WARNING:Xst:647 - Input <Instr_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr_E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr_M<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <stall_rt1_E2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rt0_M1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rt0_E2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rt0_E1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rs1_E2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rs0_M1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rs0_E2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stall_rs0_E1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <F_rt_out_D> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
    Found 5-bit comparator equal for signal <F_ALUSrcA_E$cmp_eq0000> created at line 122.
    Found 5-bit comparator equal for signal <F_ALUSrcA_E$cmp_eq0001> created at line 124.
    Found 5-bit comparator equal for signal <F_ALUSrcB_E$cmp_eq0000> created at line 130.
    Found 5-bit comparator equal for signal <F_WriteData_M$cmp_eq0001> created at line 138.
    Found 5-bit comparator equal for signal <old_stall_rs0_E1_23$cmp_eq0002> created at line 69.
    Found 5-bit comparator equal for signal <old_stall_rs0_M1_25$cmp_eq0001> created at line 71.
    Found 5-bit comparator equal for signal <old_stall_rt0_E1_27$cmp_eq0001> created at line 74.
    Found 5-bit comparator equal for signal <old_stall_rt0_M1_29$cmp_eq0000> created at line 76.
    Summary:
	inferred   8 Comparator(s).
Unit <Hizzard> synthesized.


Synthesizing Unit <Reg_PC>.
    Related source file is "Reg_PC.v".
    Found 32-bit adder for signal <PC_plus_4>.
    Found 32-bit adder for signal <PC_plus_8>.
    Found 32-bit register for signal <now_PC>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Reg_PC> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 4096x32-bit ROM for signal <$COND_5>.
    Found 32-bit subtractor for signal <Instruction$sub0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <GRF>.
    Related source file is "GRF.v".
WARNING:Xst:647 - Input <PC_plus_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 992-bit register for signal <register<31:1>>.
Unit <GRF> synthesized.


Synthesizing Unit <EXT>.
    Related source file is "EXT.v".
WARNING:Xst:653 - Signal <zero2> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <zero1> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <sign_ext> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <one> is used but never assigned. This sourceless signal will be automatically connected to value 1111111111111111.
WARNING:Xst:737 - Found 32-bit latch for signal <store>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <b_ext>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <EXT> synthesized.


Synthesizing Unit <CMP>.
    Related source file is "CMP.v".
    Found 32-bit comparator equal for signal <Judge_Equal$cmp_eq0000> created at line 26.
    Summary:
	inferred   1 Comparator(s).
Unit <CMP> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:737 - Found 32-bit latch for signal <store>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <store$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_add_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
