################################################################################                                                     
## 
## Register map generation tool
##
## Copyright (C) 2018 Ondrej Ille <ondrej.ille@gmail.com>
##
## Permission is hereby granted, free of charge, to any person obtaining a copy
## of this SW component and associated documentation files (the "Component"),
## to deal in the Component without restriction, including without limitation
## the rights to use, copy, modify, merge, publish, distribute, sublicense,
## and/or sell copies of the Component, and to permit persons to whom the
## Component is furnished to do so, subject to the following conditions:
##
## The above copyright notice and this permission notice shall be included in
## all copies or substantial portions of the Component.
##
## THE COMPONENT IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
## IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
## FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
## AUTHORS OR COPYRIGHTHOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
## LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
## FROM, OUT OF OR IN CONNECTION WITH THE COMPONENT OR THE USE OR OTHER DEALINGS
## IN THE COMPONENT.
##
###############################################################################

###############################################################################
##
##   Address map generator to VHDL package with constants from IP-XACT memory
##	 map defined by pyXact framework.
## 
##	Revision history:
##		25.01.2018	First implementation
##      25.11.2018  Merged Address and field Maps into single map
##
################################################################################

from abc import ABCMeta, abstractmethod
from pyXact_generator.ip_xact.addr_generator import IpXactAddrGenerator

from pyXact_generator.languages.gen_vhdl import VhdlGenerator
from pyXact_generator.languages.declaration import LanDeclaration

class VhdlAddrGenerator(IpXactAddrGenerator):

	vhdlGen = None

	def __init__(self, pyXactComp, memMap, wrdWidth):
		super().__init__(pyXactComp, memMap, wrdWidth)
		self.vhdlGen = VhdlGenerator()


	def commit_to_file(self):
		""" 
		Commit the generator output into the output file.
		"""
		for line in self.vhdlGen.out :
			self.of.write(line)


	def write_reg_enums(self, field):
		""" 
		Write IP-XACT register object enums as VHDL constants (std_logic) to the
		generator output.
		Arguments:
			field		Register field object (parsed from pyXact) whose 
						enums to write.
		"""
		if (field.enumeratedValues == []):
			return False
		
		self.vhdlGen.wr_nl()
		self.vhdlGen.write_comment('"{}" field enumerated values'.format(
								field.name), 2, small=True)
		for es in field.enumeratedValues:
			for e in sorted(es.enumeratedValue, key=lambda x: x.value):
				decl = LanDeclaration(e.name, e.value)
				decl.type = "std_logic"
				decl.bitWidth = field.bitWidth
				decl.specifier = "constant"
				decl.alignLen = 50
				self.vhdlGen.write_decl(decl)

		
	def write_res_vals(self, field):
		""" 
		Write restart values of IP-XACT register field as VHDL constants 
        (std_logic) to the generator output.
		Arguments:
			field		Register field object (parsed from pyXact) whose 
						restart values to write.
		"""
		if (field.resets == None):
			return False
		
		if (field.resets.reset == None):
			return False
			
		decl = LanDeclaration(field.name+"_RSTVAL", field.resets.reset.value,
								"std_logic", field.bitWidth, "constant", 50)
		self.vhdlGen.write_decl(decl)


	def write_reg_field(self, field, reg):
		""" 
		Write IP-XACG register field indices as VHDL constants. Use "wrdWidthBit"
		property to concatenate register indices into word aligned sizes.
		E.g. register with 0x1 offset will start at index 8, 0x2 at index 16 etc...
		Write to the generator output.
		Arguments:
			field		Register field object (parsed from pyXact) whose 
						field indices to write.
			reg			Register object (parsed from pyXact) to which belongs
						the field in previous argument.
		"""
		bitIndexL = field.bitOffset
		bitIndexH = field.bitOffset + field.bitWidth-1

		bitIndexL = bitIndexL + ((reg.addressOffset*8) % self.wrdWidthBit)
		bitIndexH = bitIndexH + ((reg.addressOffset*8) % self.wrdWidthBit)

        # Distinguish between single bit and multiple bit fields		
		if (bitIndexH == bitIndexL):
			iterator = [["_IND", bitIndexL]]
		else:
			iterator = [["_L", bitIndexL], ["_H", bitIndexH]]

		for item in iterator:
			decl = LanDeclaration(field.name+item[0], item[1], "natural",
									field.bitWidth, "constant", 50)
			self.vhdlGen.write_decl(decl)

	
	def write_reg(self, reg, writeFields, writeEnums, writeReset):
		""" 
		Write IP-XACT register as set of VHDL constants to the generator output.
        Following constants are written:
            - Register field indices
            - Enums for each field of a register
            - Reset values for each field of a register
		Arguments:
			reg			Register field object (parsed from pyXact) to write
			writeFields	IF bit field indices should be written.
			writeEnums	If Enums for each bit field should be written.
			writeReset	If reset values for each field should be written.
		"""
		# Write the register title
		capt = '{} register'.format(reg.name.upper())
		self.vhdlGen.write_comment(reg.description, 2, caption=capt)
								
		#Write the individual elements
		if (writeFields == True):
			for field in sorted(reg.field, key=lambda a: a.bitOffset):
				self.write_reg_field(field, reg)
		
		#Write the enums (iterate separately not to mix up fields and enums)
		if (writeEnums == True):
			for field in reg.field:
				self.write_reg_enums(field)
			self.vhdlGen.wr_nl()
		
		#Write reset values for each field
		if (writeReset == True):
			self.vhdlGen.write_comment("{} register reset values".format(
									reg.name.upper()), 2, small=True)
			for field in reg.field:
				self.write_res_vals(field)

		self.vhdlGen.wr_nl()

	
	def write_regs(self, regs):
		""" 
		Write multiple registers as sets of VHDL constants.
		Arguments:
			regs	List of register objects as parsed by pyxact framework.
		"""
		for reg in sorted(regs, key=lambda a: a.addressOffset):
			self.write_reg(reg, True, True, True)


	def write_addrbl_head(self, addressBlock):
		""" 
		Write IP-XACT address block as VHDL constant to generator output.
		Arguments:
			addressBlock	Address block to write (parsed from pyXact framework)
		"""
		# Write capital comment with name of the address Block
		self.vhdlGen.write_comm_line()
		self.vhdlGen.write_comment("Address block: {}".format(addressBlock.name), 2)
		self.vhdlGen.write_comm_line()
		
		# Write the VHDL constant for Address block offset defined as:
		#	block.baseAddress/block.range
		bitWidth = 4 # TODO: So far not bound to IP-XACT
		decl = LanDeclaration(addressBlock.name+"_BLOCK", 
					addressBlock.baseAddress/addressBlock.range,
					"std_logic", bitWidth, "constant", 80)
		self.vhdlGen.write_decl(decl)
		self.vhdlGen.wr_nl()


	def write_addrbl_regs(self, addressBlock):
		""" 
		Write IP-XACT Address block register addresses as VHDL constants to
        generator output.
		Arguments:
			addressBlock	Address block to write as parsed by pyXact.
		"""
		for reg in sorted(addressBlock.register, key=lambda a: a.addressOffset):
			decl = LanDeclaration(reg.name+"_ADR",
						reg.addressOffset+addressBlock.baseAddress, "std_logic",
						12, "constant", 80)
			self.vhdlGen.write_decl(decl)


	def write_mem_map_addr(self):
		""" 
		Write addresses and address block head for IP-XACT memory map to
        generator output.
		"""
		for block in self.memMap.addressBlock:
			self.write_addrbl_head(block)
			self.write_addrbl_regs(block)
			self.vhdlGen.wr_nl()


	def write_mem_map_fields(self):
		""" 
		Write fields, enums and reset values of IP-XACT memory map to generator
        output.
		"""
		for block in self.memMap.addressBlock:
			self.write_regs(block.register)

		
	def create_addrMap_package(self, name):
		""" 
		Create a VHDL package to the address generator output. Insert basic
		IEEE include: std_logic_1164.all
		Arguments:
			name	VHDL pacakge name
		"""
		self.vhdlGen.wr_nl()
		self.vhdlGen.write_comm_line(gap=0)
		if (self.memMap != None):
			print ("Writing addresses of '%s' register map" % self.memMap.name)
			self.vhdlGen.write_comment("Memory map for: {}".format(
											self.memMap.name), 0, small=True)
		self.vhdlGen.write_gen_note()

		self.vhdlGen.write_comm_line(gap=0)
		self.vhdlGen.wr_nl()
		
		self.vhdlGen.create_includes("ieee", ["std_logic_1164.all"])
		self.vhdlGen.wr_nl()
		self.vhdlGen.create_package(name)
		self.vhdlGen.wr_nl()

		if (self.memMap):
			self.write_mem_map_addr()
			self.write_mem_map_fields()
			
		self.vhdlGen.commit_append_line(1)
