<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>
defines: 
time_elapsed: 0.007s
ram usage: 10828 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e ram <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>
proc %ram.always.128.0 (i1$ %clk, i1$ %we, i10$ %addr, i16$ %data) -&gt; ([32 x i16]$ %ram) {
init:
    %clk.prb = prb i1$ %clk
    wait %check, %clk
check:
    %clk.prb1 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk.prb, %0
    %2 = neq i1 %clk.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %we.prb = prb i1$ %we
    %3 = neq i1 %we.prb, %0
    br %3, %init, %if_true
if_true:
    %4 = const time 0s 1d
    %addr.prb = prb i10$ %addr
    %5 = exts i4, i10 %addr.prb, 0, 4
    %6 = const i16 0
    %7 = [32 x i16 %6]
    %8 = sig [32 x i16] %7
    %9 = shr [32 x i16]$ %ram, [32 x i16]$ %8, i4 %5
    %10 = extf i16$, [32 x i16]$ %9, 0
    %data.prb = prb i16$ %data
    drv i16$ %10, %data.prb, %4
    br %init
}

entity @ram (i1$ %clk, i1$ %we, i10$ %addr, i16$ %data) -&gt; (i16$ %read_bus) {
    %0 = const i16 0
    %1 = [i16 %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0, %0]
    %ram = sig [32 x i16] %1
    %ram.prb = prb [32 x i16]$ %ram
    %addr.prb = prb i10$ %addr
    %2 = exts i4, i10 %addr.prb, 0, 4
    %3 = [32 x i16 %0]
    %4 = shr [32 x i16] %ram.prb, [32 x i16] %3, i4 %2
    %5 = extf i16, [32 x i16] %4, 0
    %6 = const time 0s 1e
    drv i16$ %read_bus, %5, %6
    inst %ram.always.128.0 (i1$ %clk, i1$ %we, i10$ %addr, i16$ %data) -&gt; ([32 x i16]$ %ram)
}

</pre>
</body>