Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 20 16:24:39 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_UART_String_control_sets_placed.rpt
| Design       : Top_UART_String
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              42 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[4]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[2]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[0]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[3]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[1]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[6]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[7]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_next[5]              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_Tx/tx_next                   | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_Rx_Mem/ufifo_cu/w_ptr[3]_i_1_n_0    | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_Tx_Mem/ufifo_cu/I7                  | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_Tx_Mem/ufifo_cu/w_ptr[3]_i_1__0_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_Tx_Mem/ufifo_cu/r_ptr[3]_i_1__0_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/data_count_next           | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_UART/U_Tx/tick_count_next           | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_Tx/data_count_next           | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/tick_count_next           | rst_IBUF         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | U_Tx_Mem/ufifo_cu/I7                  |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | U_UART/U_Rx/I1                        |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                                       | rst_IBUF         |                8 |             21 |         2.62 |
+----------------+---------------------------------------+------------------+------------------+----------------+--------------+


