Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 17 21:50:27 2024
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (298)
5. checking no_input_delay (15)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: i_top_pclk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bgm/bps2_name_2/bump_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bgm/fre_1Hz/clk_10Hz_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: temp/clkgen/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/i2cmaster/temp_data_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/segcontrol/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/segcontrol/anode_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp/segcontrol/anode_select_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (298)
--------------------------------------------------
 There are 298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.709        0.000                      0                13622        0.055        0.000                      0                13622        3.000        0.000                       0                  2219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
cam/clk_gen/inst/clk_in1             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                 {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_1                 {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_1                 {0.000 5.000}      10.000          100.000         
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
top_vga_ready/clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                 {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0                 {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam/clk_gen/inst/clk_in1                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                      32.208        0.000                      0                  771        0.087        0.000                      0                  771       19.500        0.000                       0                    99  
  clk_out2_clk_wiz_1                                                                                                                                                                  39.511        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                                   7.845        0.000                       0                     3  
sys_clk_pin                                0.709        0.000                      0                11576        0.055        0.000                      0                11576        3.750        0.000                       0                  1868  
top_vga_ready/clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0                      15.244        0.000                      0                   61        0.254        0.000                      0                   61        9.500        0.000                       0                   190  
  clk_out3_clk_wiz_0                      35.069        0.000                      0                   79        0.156        0.000                      0                   79       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                                   7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  sys_clk_pin               5.182        0.000                      0                   19        0.391        0.000                      0                   19  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        6.904        0.000                      0                  982        0.210        0.000                      0                  982  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0        5.989        0.000                      0                    8        0.095        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1       36.431        0.000                      0                   47        0.747        0.000                      0                   47  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_1        3.736        0.000                      0                    2        1.181        0.000                      0                    2  
**async_default**   sys_clk_pin         sys_clk_pin               3.683        0.000                      0                  104        0.810        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam/clk_gen/inst/clk_in1
  To Clock:  cam/clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam/clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cam/clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       32.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.208ns  (required time - arrival time)
  Source:                 cam/display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_5_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.419ns (5.922%)  route 6.656ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.632     1.634    cam/display_interface/clk_out1
    SLICE_X67Y50         FDCE                                         r  cam/display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.419     2.053 r  cam/display_interface/o_pix_addr_reg[15]/Q
                         net (fo=62, routed)          6.656     8.710    cam/memory/pixel_memory/Q[15]
    RAMB36_X1Y5          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_5_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.700    41.703    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_5_2/CLKBWRCLK
                         clock pessimism              0.007    41.710    
                         clock uncertainty           -0.106    41.604    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    40.917    cam/memory/pixel_memory/ram_reg_5_2
  -------------------------------------------------------------------
                         required time                         40.917    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                 32.208    

Slack (MET) :             32.297ns  (required time - arrival time)
  Source:                 cam/display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_4_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 0.419ns (5.995%)  route 6.570ns (94.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.632     1.634    cam/display_interface/clk_out1
    SLICE_X67Y50         FDCE                                         r  cam/display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.419     2.053 r  cam/display_interface/o_pix_addr_reg[15]/Q
                         net (fo=62, routed)          6.570     8.623    cam/memory/pixel_memory/Q[15]
    RAMB36_X1Y4          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_4_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.703    41.706    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_4_2/CLKBWRCLK
                         clock pessimism              0.007    41.713    
                         clock uncertainty           -0.106    41.607    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    40.920    cam/memory/pixel_memory/ram_reg_4_2
  -------------------------------------------------------------------
                         required time                         40.920    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 32.297    

Slack (MET) :             32.589ns  (required time - arrival time)
  Source:                 cam/display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_1_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.419ns (6.252%)  route 6.283ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 41.711 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.632     1.634    cam/display_interface/clk_out1
    SLICE_X67Y50         FDCE                                         r  cam/display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.419     2.053 r  cam/display_interface/o_pix_addr_reg[15]/Q
                         net (fo=62, routed)          6.283     8.336    cam/memory/pixel_memory/Q[15]
    RAMB36_X1Y3          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_1_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.708    41.711    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.007    41.718    
                         clock uncertainty           -0.106    41.612    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    40.925    cam/memory/pixel_memory/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         40.925    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 32.589    

Slack (MET) :             32.954ns  (required time - arrival time)
  Source:                 cam/display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.419ns (6.608%)  route 5.922ns (93.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.632     1.634    cam/display_interface/clk_out1
    SLICE_X67Y50         FDCE                                         r  cam/display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.419     2.053 r  cam/display_interface/o_pix_addr_reg[15]/Q
                         net (fo=62, routed)          5.922     7.975    cam/memory/pixel_memory/Q[15]
    RAMB36_X1Y2          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.712    41.715    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.007    41.722    
                         clock uncertainty           -0.106    41.616    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    40.929    cam/memory/pixel_memory/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.929    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 32.954    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 cam/display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.317ns (20.084%)  route 5.240ns (79.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.619     1.621    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.419     2.040 r  cam/display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=4, routed)           0.832     2.873    cam/display_interface/vga_timing_signals/hc_reg_n_0_[3]
    SLICE_X68Y69         LUT5 (Prop_lut5_I1_O)        0.324     3.197 f  cam/display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=7, routed)           0.980     4.177    cam/display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.326     4.503 r  cam/display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=11, routed)          1.037     5.539    cam/display_interface/vga_timing_signals/vc
    SLICE_X69Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.663 f  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=26, routed)          1.032     6.695    cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.819 r  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_1/O
                         net (fo=25, routed)          1.359     8.179    cam/display_interface/vga_timing_signals_n_3
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[4]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Setup_fdce_C_CE)      -0.205    41.374    cam/display_interface/o_pix_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 cam/display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.317ns (20.084%)  route 5.240ns (79.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.619     1.621    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.419     2.040 r  cam/display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=4, routed)           0.832     2.873    cam/display_interface/vga_timing_signals/hc_reg_n_0_[3]
    SLICE_X68Y69         LUT5 (Prop_lut5_I1_O)        0.324     3.197 f  cam/display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=7, routed)           0.980     4.177    cam/display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.326     4.503 r  cam/display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=11, routed)          1.037     5.539    cam/display_interface/vga_timing_signals/vc
    SLICE_X69Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.663 f  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=26, routed)          1.032     6.695    cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.819 r  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_1/O
                         net (fo=25, routed)          1.359     8.179    cam/display_interface/vga_timing_signals_n_3
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[5]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Setup_fdce_C_CE)      -0.205    41.374    cam/display_interface/o_pix_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 cam/display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[5]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.317ns (20.084%)  route 5.240ns (79.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.619     1.621    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.419     2.040 r  cam/display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=4, routed)           0.832     2.873    cam/display_interface/vga_timing_signals/hc_reg_n_0_[3]
    SLICE_X68Y69         LUT5 (Prop_lut5_I1_O)        0.324     3.197 f  cam/display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=7, routed)           0.980     4.177    cam/display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.326     4.503 r  cam/display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=11, routed)          1.037     5.539    cam/display_interface/vga_timing_signals/vc
    SLICE_X69Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.663 f  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=26, routed)          1.032     6.695    cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.819 r  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_1/O
                         net (fo=25, routed)          1.359     8.179    cam/display_interface/vga_timing_signals_n_3
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[5]_rep/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Setup_fdce_C_CE)      -0.205    41.374    cam/display_interface/o_pix_addr_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 cam/display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.317ns (20.084%)  route 5.240ns (79.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.619     1.621    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.419     2.040 r  cam/display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=4, routed)           0.832     2.873    cam/display_interface/vga_timing_signals/hc_reg_n_0_[3]
    SLICE_X68Y69         LUT5 (Prop_lut5_I1_O)        0.324     3.197 f  cam/display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=7, routed)           0.980     4.177    cam/display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.326     4.503 r  cam/display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=11, routed)          1.037     5.539    cam/display_interface/vga_timing_signals/vc
    SLICE_X69Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.663 f  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=26, routed)          1.032     6.695    cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.819 r  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_1/O
                         net (fo=25, routed)          1.359     8.179    cam/display_interface/vga_timing_signals_n_3
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[6]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Setup_fdce_C_CE)      -0.205    41.374    cam/display_interface/o_pix_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 cam/display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.317ns (20.084%)  route 5.240ns (79.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.619     1.621    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.419     2.040 r  cam/display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=4, routed)           0.832     2.873    cam/display_interface/vga_timing_signals/hc_reg_n_0_[3]
    SLICE_X68Y69         LUT5 (Prop_lut5_I1_O)        0.324     3.197 f  cam/display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=7, routed)           0.980     4.177    cam/display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.326     4.503 r  cam/display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=11, routed)          1.037     5.539    cam/display_interface/vga_timing_signals/vc
    SLICE_X69Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.663 f  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=26, routed)          1.032     6.695    cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.819 r  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_1/O
                         net (fo=25, routed)          1.359     8.179    cam/display_interface/vga_timing_signals_n_3
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[7]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Setup_fdce_C_CE)      -0.205    41.374    cam/display_interface/o_pix_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 cam/display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.317ns (20.084%)  route 5.240ns (79.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.619     1.621    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.419     2.040 r  cam/display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=4, routed)           0.832     2.873    cam/display_interface/vga_timing_signals/hc_reg_n_0_[3]
    SLICE_X68Y69         LUT5 (Prop_lut5_I1_O)        0.324     3.197 f  cam/display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=7, routed)           0.980     4.177    cam/display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.326     4.503 r  cam/display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=11, routed)          1.037     5.539    cam/display_interface/vga_timing_signals/vc
    SLICE_X69Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.663 f  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=26, routed)          1.032     6.695    cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.819 r  cam/display_interface/vga_timing_signals/o_pix_addr[18]_i_1/O
                         net (fo=25, routed)          1.359     8.179    cam/display_interface/vga_timing_signals_n_3
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[8]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Setup_fdce_C_CE)      -0.205    41.374    cam/display_interface/o_pix_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 33.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.897%)  route 0.331ns (72.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.128     0.763 r  cam/display_interface/o_pix_addr_reg[9]/Q
                         net (fo=42, routed)          0.331     1.094    cam/memory/pixel_memory/Q[9]
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.880     0.882    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.005     0.877    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.007    cam/memory/pixel_memory/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.601%)  route 0.372ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.128     0.763 r  cam/display_interface/o_pix_addr_reg[7]/Q
                         net (fo=42, routed)          0.372     1.135    cam/memory/pixel_memory/Q[7]
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.880     0.882    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.005     0.877    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     1.007    cam/memory/pixel_memory/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.128ns (25.380%)  route 0.376ns (74.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y49         FDCE                                         r  cam/display_interface/o_pix_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.128     0.763 r  cam/display_interface/o_pix_addr_reg[12]/Q
                         net (fo=42, routed)          0.376     1.140    cam/memory/pixel_memory/Q[12]
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.880     0.882    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.005     0.877    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129     1.006    cam/memory/pixel_memory/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_6_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.895%)  route 0.449ns (76.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y49         FDCE                                         r  cam/display_interface/o_pix_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  cam/display_interface/o_pix_addr_reg[11]/Q
                         net (fo=42, routed)          0.449     1.225    cam/memory/pixel_memory/Q[11]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_6_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.908     0.910    cam/memory/pixel_memory/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_6_3/CLKBWRCLK
                         clock pessimism             -0.005     0.905    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.088    cam/memory/pixel_memory/ram_reg_6_3
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.917%)  route 0.275ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.567     0.569    cam/display_interface/clk_out1
    SLICE_X67Y50         FDCE                                         r  cam/display_interface/o_pix_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  cam/display_interface/o_pix_addr_reg[2]_rep/Q
                         net (fo=10, routed)          0.275     0.984    cam/memory/pixel_memory/ram_reg_1_2_0[0]
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.880     0.882    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.831    cam/memory/pixel_memory/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_6_3/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.567     0.569    cam/display_interface/clk_out1
    SLICE_X67Y51         FDCE                                         r  cam/display_interface/o_pix_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  cam/display_interface/o_pix_addr_reg[0]_rep/Q
                         net (fo=10, routed)          0.318     1.028    cam/memory/pixel_memory/ADDRBWRADDR[0]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_6_3/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.908     0.910    cam/memory/pixel_memory/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_6_3/CLKBWRCLK
                         clock pessimism             -0.234     0.676    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.859    cam/memory/pixel_memory/ram_reg_6_3
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_6_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.128ns (22.369%)  route 0.444ns (77.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y49         FDCE                                         r  cam/display_interface/o_pix_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.128     0.763 r  cam/display_interface/o_pix_addr_reg[3]/Q
                         net (fo=22, routed)          0.444     1.207    cam/memory/pixel_memory/Q[3]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_6_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.908     0.910    cam/memory/pixel_memory/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_6_3/CLKBWRCLK
                         clock pessimism             -0.005     0.905    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.130     1.035    cam/memory/pixel_memory/ram_reg_6_3
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.133%)  route 0.469ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  cam/display_interface/o_pix_addr_reg[4]/Q
                         net (fo=42, routed)          0.469     1.245    cam/memory/pixel_memory/Q[4]
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.880     0.882    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.005     0.877    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.060    cam/memory/pixel_memory/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_1_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.488%)  route 0.266ns (67.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.128     0.763 r  cam/display_interface/o_pix_addr_reg[7]/Q
                         net (fo=42, routed)          0.266     1.029    cam/memory/pixel_memory/Q[7]
    RAMB36_X1Y9          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_1_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.949     0.951    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.237     0.714    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.844    cam/memory/pixel_memory/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cam/display_interface/o_pix_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.062%)  route 0.470ns (76.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.633     0.635    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  cam/display_interface/o_pix_addr_reg[8]/Q
                         net (fo=42, routed)          0.470     1.247    cam/memory/pixel_memory/Q[8]
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.880     0.882    cam/memory/pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.005     0.877    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.060    cam/memory/pixel_memory/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     cam/memory/pixel_memory/ram_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      cam/memory/pixel_memory/ram_reg_5_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y14     cam/memory/pixel_memory/ram_reg_9_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y19     cam/memory/pixel_memory/ram_reg_2_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     cam/memory/pixel_memory/ram_reg_6_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18     cam/memory/pixel_memory/ram_reg_9_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21     cam/memory/pixel_memory/ram_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     cam/memory/pixel_memory/ram_reg_6_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      cam/memory/pixel_memory/ram_reg_9_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y20     cam/memory/pixel_memory/ram_reg_9_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y61     cam/memory/pixel_memory/ram_reg_mux_sel__2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y67     cam/display_interface/FSM_sequential_r_SM_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y67     cam/display_interface/FSM_sequential_r_SM_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y63     cam/display_interface/o_pix_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y69     cam/display_interface/vga_timing_signals/hc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y69     cam/display_interface/vga_timing_signals/hc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y69     cam/display_interface/vga_timing_signals/hc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y69     cam/display_interface/vga_timing_signals/hc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y69     cam/display_interface/vga_timing_signals/hc_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y69     cam/display_interface/vga_timing_signals/hc_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y66     cam/r1_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y66     cam/r2_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y67     cam/display_interface/FSM_sequential_r_SM_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y67     cam/display_interface/FSM_sequential_r_SM_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y63     cam/display_interface/o_pix_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y51     cam/display_interface/o_pix_addr_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y49     cam/display_interface/o_pix_addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y49     cam/display_interface/o_pix_addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y49     cam/display_interface/o_pix_addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y50     cam/display_interface/o_pix_addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { cam/clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    cam/clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cam/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    cam/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  cam/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.788ns (54.542%)  route 3.991ns (45.458%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.906    14.016    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.544    14.725    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.788ns (54.542%)  route 3.991ns (45.458%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.906    14.016    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544    14.725    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.788ns (54.542%)  route 3.991ns (45.458%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.906    14.016    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.544    14.725    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.788ns (54.542%)  route 3.991ns (45.458%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.906    14.016    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.544    14.725    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 4.788ns (55.424%)  route 3.851ns (44.576%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.766    13.877    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632    14.637    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 4.788ns (55.424%)  route 3.851ns (44.576%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.766    13.877    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632    14.637    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 4.788ns (55.066%)  route 3.907ns (44.934%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.822    13.933    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.544    14.725    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 4.788ns (55.884%)  route 3.780ns (44.116%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.695    13.805    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    14.637    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 4.788ns (55.940%)  route 3.771ns (44.060%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.686    13.797    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    14.637    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 4.788ns (55.424%)  route 3.851ns (44.576%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.635     5.238    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    SLICE_X11Y69         FDRE                                         r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cam/videoprocessing_sobel/vp_sobel/multData2_reg[0][0]/Q
                         net (fo=1, routed)           0.694     6.387    cam/videoprocessing_sobel/vp_sobel/multData2_reg_n_0_[0][0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.511    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_i_4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    cam/videoprocessing_sobel/vp_sobel/sumData20_carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.265 r  cam/videoprocessing_sobel/vp_sobel/sumData20_carry__0/O[0]
                         net (fo=2, routed)           0.630     7.896    cam/videoprocessing_sobel/vp_sobel/C[4]
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  cam/videoprocessing_sobel/vp_sobel/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.195    cam/videoprocessing_sobel/vp_sobel/i__carry_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.571 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.790 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.568     9.357    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i__carry__0_n_7
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.295     9.652 r  cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.652    cam/videoprocessing_sobel/vp_sobel/i___26_carry__0_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.879 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0/O[1]
                         net (fo=1, routed)           0.620    10.499    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___26_carry__0_n_6
    SLICE_X12Y64         LUT2 (Prop_lut2_I1_O)        0.303    10.802 r  cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.802    cam/videoprocessing_sobel/vp_sobel/i___59_carry__0_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.380 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0/O[2]
                         net (fo=1, routed)           0.574    11.954    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___59_carry__0_n_5
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.255 r  cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.255    cam/videoprocessing_sobel/vp_sobel/i___87_carry__0_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.788 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__0_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.111 r  cam/videoprocessing_sobel/vp_sobel/sumData20_inferred__0/i___87_carry__1/O[1]
                         net (fo=28, routed)          0.766    13.877    cam/videoprocessing_sobel/vp_sobel/sumData20[10]
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.607    15.029    cam/videoprocessing_sobel/vp_sobel/i_top_clk
    DSP48_X0Y27          DSP48E1                                      r  cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.544    14.725    cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cam/control_filters/r1_inc_sobel_thresh_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/control_filters/r2_inc_sobel_thresh_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.739%)  route 0.254ns (64.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/control_filters/i_top_clk
    SLICE_X52Y61         FDRE                                         r  cam/control_filters/r1_inc_sobel_thresh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  cam/control_filters/r1_inc_sobel_thresh_reg/Q
                         net (fo=2, routed)           0.254     1.876    cam/control_filters/r1_inc_sobel_thresh
    SLICE_X48Y63         FDRE                                         r  cam/control_filters/r2_inc_sobel_thresh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.832     1.997    cam/control_filters/i_top_clk
    SLICE_X48Y63         FDRE                                         r  cam/control_filters/r2_inc_sobel_thresh_reg/C
                         clock pessimism             -0.250     1.746    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.075     1.821    cam/control_filters/r2_inc_sobel_thresh_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.568     1.487    cam/videoprocessing_sobel/vp_lb/lB2/i_top_clk
    SLICE_X39Y55         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/Q
                         net (fo=397, routed)         0.242     1.870    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/ADDRD0
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.840     2.005    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/WCLK
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMA/CLK
                         clock pessimism             -0.504     1.500    
    SLICE_X38Y55         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.568     1.487    cam/videoprocessing_sobel/vp_lb/lB2/i_top_clk
    SLICE_X39Y55         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/Q
                         net (fo=397, routed)         0.242     1.870    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/ADDRD0
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.840     2.005    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/WCLK
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMB/CLK
                         clock pessimism             -0.504     1.500    
    SLICE_X38Y55         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.568     1.487    cam/videoprocessing_sobel/vp_lb/lB2/i_top_clk
    SLICE_X39Y55         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/Q
                         net (fo=397, routed)         0.242     1.870    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/ADDRD0
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.840     2.005    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/WCLK
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMC/CLK
                         clock pessimism             -0.504     1.500    
    SLICE_X38Y55         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.568     1.487    cam/videoprocessing_sobel/vp_lb/lB2/i_top_clk
    SLICE_X39Y55         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[0]/Q
                         net (fo=397, routed)         0.242     1.870    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/ADDRD0
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.840     2.005    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/WCLK
    SLICE_X38Y55         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMD/CLK
                         clock pessimism             -0.504     1.500    
    SLICE_X38Y55         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    videoprocessing_sobel/vp_lb/lB2/line_reg_r1_320_383_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.568     1.487    cam/videoprocessing_sobel/vp_lb/lB2/i_top_clk
    SLICE_X40Y55         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[1]/Q
                         net (fo=396, routed)         0.272     1.900    videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/A1
    SLICE_X42Y54         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.838     2.003    videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/WCLK
    SLICE_X42Y54         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/DP/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X42Y54         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.832    videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.568     1.487    cam/videoprocessing_sobel/vp_lb/lB2/i_top_clk
    SLICE_X40Y55         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cam/videoprocessing_sobel/vp_lb/lB2/wptr_reg[1]/Q
                         net (fo=396, routed)         0.272     1.900    videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/A1
    SLICE_X42Y54         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.838     2.003    videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/WCLK
    SLICE_X42Y54         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/SP/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X42Y54         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.832    videoprocessing_sobel/vp_lb/lB2/line_reg_r3_384_447_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_outputFIFO/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/videoprocessing_sobel/vp_outputFIFO/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.837%)  route 0.173ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.566     1.485    cam/videoprocessing_sobel/vp_outputFIFO/i_top_clk
    SLICE_X63Y61         FDCE                                         r  cam/videoprocessing_sobel/vp_outputFIFO/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  cam/videoprocessing_sobel/vp_outputFIFO/wptr_reg[3]/Q
                         net (fo=5, routed)           0.173     1.800    cam/videoprocessing_sobel/vp_outputFIFO/wptr_reg[3]
    RAMB18_X1Y24         RAMB18E1                                     r  cam/videoprocessing_sobel/vp_outputFIFO/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.876     2.041    cam/videoprocessing_sobel/vp_outputFIFO/i_top_clk
    RAMB18_X1Y24         RAMB18E1                                     r  cam/videoprocessing_sobel/vp_outputFIFO/mem_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.724    cam/videoprocessing_sobel/vp_outputFIFO/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB0/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.842%)  route 0.204ns (59.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.559     1.478    cam/videoprocessing_sobel/vp_lb/lB0/i_top_clk
    SLICE_X61Y81         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB0/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cam/videoprocessing_sobel/vp_lb/lB0/wptr_reg[2]/Q
                         net (fo=395, routed)         0.204     1.824    videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/A2
    SLICE_X58Y81         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     1.993    videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/WCLK
    SLICE_X58Y81         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/DP/CLK
                         clock pessimism             -0.500     1.492    
    SLICE_X58Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.746    videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cam/videoprocessing_sobel/vp_lb/lB0/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.842%)  route 0.204ns (59.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.559     1.478    cam/videoprocessing_sobel/vp_lb/lB0/i_top_clk
    SLICE_X61Y81         FDRE                                         r  cam/videoprocessing_sobel/vp_lb/lB0/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cam/videoprocessing_sobel/vp_lb/lB0/wptr_reg[2]/Q
                         net (fo=395, routed)         0.204     1.824    videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/A2
    SLICE_X58Y81         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     1.993    videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/WCLK
    SLICE_X58Y81         RAMD64E                                      r  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/SP/CLK
                         clock pessimism             -0.500     1.492    
    SLICE_X58Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.746    videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y27   cam/videoprocessing_sobel/vp_sobel/convolved_data_int2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y26   cam/videoprocessing_sobel/vp_sobel/convolved_data_int1_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24  cam/videoprocessing_sobel/vp_outputFIFO/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  cam/memory/pixel_memory/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   cam/memory/pixel_memory/ram_reg_5_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  cam/memory/pixel_memory/ram_reg_9_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y19  cam/memory/pixel_memory/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  cam/memory/pixel_memory/ram_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  cam/memory/pixel_memory/ram_reg_9_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21  cam/memory/pixel_memory/ram_reg_3_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_512_575_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_512_575_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_512_575_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_512_575_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y85  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_576_639_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y85  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_576_639_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y85  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_576_639_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y85  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_576_639_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y76  videoprocessing_sobel/vp_lb/lB0/line_reg_r2_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y76  videoprocessing_sobel/vp_lb/lB0/line_reg_r2_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y82  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y82  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y82  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y82  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y81  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y81  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y79  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y79  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y84  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_320_383_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y84  videoprocessing_sobel/vp_lb/lB0/line_reg_r1_320_383_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_vga_ready/clk_inst/inst/clk_in1
  To Clock:  top_vga_ready/clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_vga_ready/clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_vga_ready/clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.014ns (22.619%)  route 3.469ns (77.381%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 21.582 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.984     6.180    top_vga_ready/sel
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.579    21.582    top_vga_ready/clk_50
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[0]/C
                         clock pessimism              0.095    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X74Y73         FDCE (Setup_fdce_C_CE)      -0.169    21.425    top_vga_ready/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.014ns (22.619%)  route 3.469ns (77.381%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 21.582 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.984     6.180    top_vga_ready/sel
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.579    21.582    top_vga_ready/clk_50
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[1]/C
                         clock pessimism              0.095    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X74Y73         FDCE (Setup_fdce_C_CE)      -0.169    21.425    top_vga_ready/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.014ns (22.619%)  route 3.469ns (77.381%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 21.582 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.984     6.180    top_vga_ready/sel
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.579    21.582    top_vga_ready/clk_50
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[2]/C
                         clock pessimism              0.095    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X74Y73         FDCE (Setup_fdce_C_CE)      -0.169    21.425    top_vga_ready/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.014ns (22.619%)  route 3.469ns (77.381%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 21.582 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.984     6.180    top_vga_ready/sel
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.579    21.582    top_vga_ready/clk_50
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[3]/C
                         clock pessimism              0.095    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X74Y73         FDCE (Setup_fdce_C_CE)      -0.169    21.425    top_vga_ready/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.014ns (24.289%)  route 3.161ns (75.711%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.676     5.872    top_vga_ready/sel
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.577    21.580    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[10]/C
                         clock pessimism              0.079    21.659    
                         clock uncertainty           -0.084    21.576    
    SLICE_X74Y75         FDCE (Setup_fdce_C_CE)      -0.169    21.407    top_vga_ready/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.014ns (24.289%)  route 3.161ns (75.711%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.676     5.872    top_vga_ready/sel
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.577    21.580    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[11]/C
                         clock pessimism              0.079    21.659    
                         clock uncertainty           -0.084    21.576    
    SLICE_X74Y75         FDCE (Setup_fdce_C_CE)      -0.169    21.407    top_vga_ready/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.014ns (24.289%)  route 3.161ns (75.711%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.676     5.872    top_vga_ready/sel
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.577    21.580    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[8]/C
                         clock pessimism              0.079    21.659    
                         clock uncertainty           -0.084    21.576    
    SLICE_X74Y75         FDCE (Setup_fdce_C_CE)      -0.169    21.407    top_vga_ready/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.014ns (24.289%)  route 3.161ns (75.711%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.676     5.872    top_vga_ready/sel
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.577    21.580    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[9]/C
                         clock pessimism              0.079    21.659    
                         clock uncertainty           -0.084    21.576    
    SLICE_X74Y75         FDCE (Setup_fdce_C_CE)      -0.169    21.407    top_vga_ready/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.014ns (24.432%)  route 3.136ns (75.568%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.652     5.848    top_vga_ready/sel
    SLICE_X74Y80         FDCE                                         r  top_vga_ready/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.583    21.586    top_vga_ready/clk_50
    SLICE_X74Y80         FDCE                                         r  top_vga_ready/counter_reg[28]/C
                         clock pessimism              0.079    21.665    
                         clock uncertainty           -0.084    21.582    
    SLICE_X74Y80         FDCE (Setup_fdce_C_CE)      -0.169    21.413    top_vga_ready/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 15.565    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 top_vga_ready/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.014ns (24.432%)  route 3.136ns (75.568%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.695     1.697    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.518     2.215 f  top_vga_ready/counter_reg[7]/Q
                         net (fo=2, routed)           0.837     3.052    top_vga_ready/counter_reg[7]
    SLICE_X75Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.176 f  top_vga_ready/counter[0]_i_8/O
                         net (fo=2, routed)           0.648     3.824    top_vga_ready/counter[0]_i_8_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.948 r  top_vga_ready/counter[0]_i_7/O
                         net (fo=1, routed)           0.707     4.656    top_vga_ready/counter[0]_i_7_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.780 r  top_vga_ready/counter[0]_i_3__4/O
                         net (fo=1, routed)           0.292     5.072    top_vga_ready/counter[0]_i_3__4_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  top_vga_ready/counter[0]_i_1__8/O
                         net (fo=30, routed)          0.652     5.848    top_vga_ready/sel
    SLICE_X74Y80         FDCE                                         r  top_vga_ready/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.583    21.586    top_vga_ready/clk_50
    SLICE_X74Y80         FDCE                                         r  top_vga_ready/counter_reg[29]/C
                         clock pessimism              0.079    21.665    
                         clock uncertainty           -0.084    21.582    
    SLICE_X74Y80         FDCE (Setup_fdce_C_CE)      -0.169    21.413    top_vga_ready/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 15.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.582     0.584    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  top_vga_ready/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.862    top_vga_ready/counter_reg_n_0_[6]
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.972 r  top_vga_ready/counter_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     0.972    top_vga_ready/counter_reg[4]_i_1__5_n_5
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.852     0.854    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[6]/C
                         clock pessimism             -0.270     0.584    
    SLICE_X74Y74         FDCE (Hold_fdce_C_D)         0.134     0.718    top_vga_ready/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.582     0.584    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  top_vga_ready/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.873    top_vga_ready/counter_reg[10]
    SLICE_X74Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.983 r  top_vga_ready/counter_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     0.983    top_vga_ready/counter_reg[8]_i_1__5_n_5
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.852     0.854    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[10]/C
                         clock pessimism             -0.270     0.584    
    SLICE_X74Y75         FDCE (Hold_fdce_C_D)         0.134     0.718    top_vga_ready/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.586     0.588    top_vga_ready/clk_50
    SLICE_X74Y79         FDCE                                         r  top_vga_ready/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDCE (Prop_fdce_C_Q)         0.164     0.752 r  top_vga_ready/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     0.877    top_vga_ready/counter_reg[26]
    SLICE_X74Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.987 r  top_vga_ready/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.987    top_vga_ready/counter_reg[24]_i_1__1_n_5
    SLICE_X74Y79         FDCE                                         r  top_vga_ready/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.857     0.859    top_vga_ready/clk_50
    SLICE_X74Y79         FDCE                                         r  top_vga_ready/counter_reg[26]/C
                         clock pessimism             -0.271     0.588    
    SLICE_X74Y79         FDCE (Hold_fdce_C_D)         0.134     0.722    top_vga_ready/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.583     0.585    top_vga_ready/clk_50
    SLICE_X74Y76         FDCE                                         r  top_vga_ready/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  top_vga_ready/counter_reg[14]/Q
                         net (fo=3, routed)           0.137     0.885    top_vga_ready/counter_reg[14]
    SLICE_X74Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.995 r  top_vga_ready/counter_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     0.995    top_vga_ready/counter_reg[12]_i_1__5_n_5
    SLICE_X74Y76         FDCE                                         r  top_vga_ready/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.853     0.855    top_vga_ready/clk_50
    SLICE_X74Y76         FDCE                                         r  top_vga_ready/counter_reg[14]/C
                         clock pessimism             -0.270     0.585    
    SLICE_X74Y76         FDCE (Hold_fdce_C_D)         0.134     0.719    top_vga_ready/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X74Y78         FDCE                                         r  top_vga_ready/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDCE (Prop_fdce_C_Q)         0.164     0.751 r  top_vga_ready/counter_reg[22]/Q
                         net (fo=3, routed)           0.137     0.887    top_vga_ready/counter_reg[22]
    SLICE_X74Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.997 r  top_vga_ready/counter_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.997    top_vga_ready/counter_reg[20]_i_1__1_n_5
    SLICE_X74Y78         FDCE                                         r  top_vga_ready/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.856     0.858    top_vga_ready/clk_50
    SLICE_X74Y78         FDCE                                         r  top_vga_ready/counter_reg[22]/C
                         clock pessimism             -0.271     0.587    
    SLICE_X74Y78         FDCE (Hold_fdce_C_D)         0.134     0.721    top_vga_ready/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.582     0.584    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  top_vga_ready/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.862    top_vga_ready/counter_reg_n_0_[6]
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.008 r  top_vga_ready/counter_reg[4]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.008    top_vga_ready/counter_reg[4]_i_1__5_n_4
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.852     0.854    top_vga_ready/clk_50
    SLICE_X74Y74         FDCE                                         r  top_vga_ready/counter_reg[7]/C
                         clock pessimism             -0.270     0.584    
    SLICE_X74Y74         FDCE (Hold_fdce_C_D)         0.134     0.718    top_vga_ready/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.582     0.584    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  top_vga_ready/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.873    top_vga_ready/counter_reg[10]
    SLICE_X74Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.019 r  top_vga_ready/counter_reg[8]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.019    top_vga_ready/counter_reg[8]_i_1__5_n_4
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.852     0.854    top_vga_ready/clk_50
    SLICE_X74Y75         FDCE                                         r  top_vga_ready/counter_reg[11]/C
                         clock pessimism             -0.270     0.584    
    SLICE_X74Y75         FDCE (Hold_fdce_C_D)         0.134     0.718    top_vga_ready/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.586     0.588    top_vga_ready/clk_50
    SLICE_X74Y79         FDCE                                         r  top_vga_ready/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDCE (Prop_fdce_C_Q)         0.164     0.752 r  top_vga_ready/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     0.877    top_vga_ready/counter_reg[26]
    SLICE_X74Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.023 r  top_vga_ready/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.023    top_vga_ready/counter_reg[24]_i_1__1_n_4
    SLICE_X74Y79         FDCE                                         r  top_vga_ready/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.857     0.859    top_vga_ready/clk_50
    SLICE_X74Y79         FDCE                                         r  top_vga_ready/counter_reg[27]/C
                         clock pessimism             -0.271     0.588    
    SLICE_X74Y79         FDCE (Hold_fdce_C_D)         0.134     0.722    top_vga_ready/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.583     0.585    top_vga_ready/clk_50
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDCE (Prop_fdce_C_Q)         0.164     0.749 f  top_vga_ready/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     0.912    top_vga_ready/counter_reg_n_0_[0]
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.957 r  top_vga_ready/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     0.957    top_vga_ready/counter[0]_i_6__0_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.027 r  top_vga_ready/counter_reg[0]_i_2__3/O[0]
                         net (fo=1, routed)           0.000     1.027    top_vga_ready/counter_reg[0]_i_2__3_n_7
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.853     0.855    top_vga_ready/clk_50
    SLICE_X74Y73         FDCE                                         r  top_vga_ready/counter_reg[0]/C
                         clock pessimism             -0.270     0.585    
    SLICE_X74Y73         FDCE (Hold_fdce_C_D)         0.134     0.719    top_vga_ready/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 top_vga_ready/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.415%)  route 0.137ns (30.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.583     0.585    top_vga_ready/clk_50
    SLICE_X74Y76         FDCE                                         r  top_vga_ready/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  top_vga_ready/counter_reg[14]/Q
                         net (fo=3, routed)           0.137     0.885    top_vga_ready/counter_reg[14]
    SLICE_X74Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.031 r  top_vga_ready/counter_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.031    top_vga_ready/counter_reg[12]_i_1__5_n_4
    SLICE_X74Y76         FDCE                                         r  top_vga_ready/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.853     0.855    top_vga_ready/clk_50
    SLICE_X74Y76         FDCE                                         r  top_vga_ready/counter_reg[15]/C
                         clock pessimism             -0.270     0.585    
    SLICE_X74Y76         FDCE (Hold_fdce_C_D)         0.134     0.719    top_vga_ready/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y27     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y27     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y30     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y30     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y77     top_vga_ready/vga_ready_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y78     top_vga_ready/counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y78     top_vga_ready/counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y78     top_vga_ready/counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y78     top_vga_ready/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y79     top_vga_ready/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y77     top_vga_ready/vga_ready_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y73     top_vga_ready/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y76     top_vga_ready/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y76     top_vga_ready/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y76     top_vga_ready/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y76     top_vga_ready/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y77     top_vga_ready/counter_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.766ns (16.995%)  route 3.741ns (83.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          1.139     6.133    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y103        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.499    41.502    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y103        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[16]/C
                         clock pessimism             -0.001    41.501    
                         clock uncertainty           -0.095    41.406    
    SLICE_X68Y103        FDCE (Setup_fdce_C_CE)      -0.205    41.201    top_vga_ready/vga/vga/VGAdata/addr_reg[16]
  -------------------------------------------------------------------
                         required time                         41.201    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.766ns (16.995%)  route 3.741ns (83.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          1.139     6.133    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y103        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.499    41.502    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y103        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[17]/C
                         clock pessimism             -0.001    41.501    
                         clock uncertainty           -0.095    41.406    
    SLICE_X68Y103        FDCE (Setup_fdce_C_CE)      -0.205    41.201    top_vga_ready/vga/vga/VGAdata/addr_reg[17]
  -------------------------------------------------------------------
                         required time                         41.201    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.766ns (16.995%)  route 3.741ns (83.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          1.139     6.133    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y103        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.499    41.502    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y103        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[18]/C
                         clock pessimism             -0.001    41.501    
                         clock uncertainty           -0.095    41.406    
    SLICE_X68Y103        FDCE (Setup_fdce_C_CE)      -0.205    41.201    top_vga_ready/vga/vga/VGAdata/addr_reg[18]
  -------------------------------------------------------------------
                         required time                         41.201    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.766ns (17.548%)  route 3.599ns (82.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.997     5.991    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y101        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.766ns (17.548%)  route 3.599ns (82.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.997     5.991    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[11]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y101        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.766ns (17.548%)  route 3.599ns (82.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.997     5.991    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y101        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.766ns (17.548%)  route 3.599ns (82.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.997     5.991    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y101        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.219ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.766ns (17.579%)  route 3.591ns (82.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.989     5.983    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[12]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y102        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 35.219    

Slack (MET) :             35.219ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.766ns (17.579%)  route 3.591ns (82.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.989     5.983    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y102        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 35.219    

Slack (MET) :             35.219ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.766ns (17.579%)  route 3.591ns (82.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.623     1.625    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X70Y83         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  top_vga_ready/vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           1.338     3.482    top_vga_ready/vga/vga/VGAdisp/hcnt[7]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=9, routed)           1.264     4.869    top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124     4.993 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_1/O
                         net (fo=19, routed)          0.989     5.983    top_vga_ready/vga/vga/VGAdata/addr_reg[18]_0
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.500    41.503    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[14]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X68Y102        FDCE (Setup_fdce_C_CE)      -0.205    41.202    top_vga_ready/vga/vga/VGAdata/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 35.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.355ns (66.856%)  route 0.176ns (33.144%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.100 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.100    top_vga_ready/vga/vga/VGAdata/addr_reg[7]_0[0]
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[4]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.366ns (67.529%)  route 0.176ns (32.471%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.111 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.111    top_vga_ready/vga/vga/VGAdata/addr_reg[7]_0[2]
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[6]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.391ns (68.961%)  route 0.176ns (31.039%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.136 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.136    top_vga_ready/vga/vga/VGAdata/addr_reg[7]_0[1]
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[5]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.391ns (68.961%)  route 0.176ns (31.039%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.136 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.136    top_vga_ready/vga/vga/VGAdata/addr_reg[7]_0[3]
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[7]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.394ns (69.124%)  route 0.176ns (30.876%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.085 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.085    top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.139 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.139    top_vga_ready/vga/vga/VGAdata/addr_reg[11]_0[0]
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y101        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.405ns (69.709%)  route 0.176ns (30.291%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.085 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.085    top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.150 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.150    top_vga_ready/vga/vga/VGAdata/addr_reg[11]_0[2]
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y101        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.430ns (70.958%)  route 0.176ns (29.042%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.085 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.085    top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.175 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.175    top_vga_ready/vga/vga/VGAdata/addr_reg[11]_0[3]
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[11]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y101        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.430ns (70.958%)  route 0.176ns (29.042%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.085 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.085    top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.175 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.175    top_vga_ready/vga/vga/VGAdata/addr_reg[11]_0[1]
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y101        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdisp/vcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdisp/vcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.563     0.565    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X66Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.164     0.729 r  top_vga_ready/vga/vga/VGAdisp/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.128     0.856    top_vga_ready/vga/vga/VGAdisp/vcnt[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  top_vga_ready/vga/vga/VGAdisp/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.901    top_vga_ready/vga/vga/VGAdisp/vcnt_1[8]
    SLICE_X67Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.834     0.836    top_vga_ready/vga/vga/VGAdisp/clk_out3
    SLICE_X67Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdisp/vcnt_reg[8]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.091     0.669    top_vga_ready/vga/vga/VGAdisp/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.433ns (71.101%)  route 0.176ns (28.899%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=76, routed)          0.175     0.885    top_vga_ready/vga/vga/VGAdisp/addra[3]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4/O
                         net (fo=1, routed)           0.000     0.930    top_vga_ready/vga/vga/VGAdisp/addr[0]_i_4_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.045 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.046    top_vga_ready/vga/vga/VGAdisp/addr_reg[0]_i_2_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.085 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.085    top_vga_ready/vga/vga/VGAdisp/addr_reg[4]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.124 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    top_vga_ready/vga/vga/VGAdisp/addr_reg[8]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.178 r  top_vga_ready/vga/vga/VGAdisp/addr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.178    top_vga_ready/vga/vga/VGAdata/addr_reg[15]_0[0]
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[12]/C
                         clock pessimism              0.000     0.839    
    SLICE_X68Y102        FDCE (Hold_fdce_C_D)         0.105     0.944    top_vga_ready/vga/vga/VGAdata/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    top_vga_ready/clk_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y99     top_vga_ready/vga/vga/VGAdata/addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y101    top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y101    top_vga_ready/vga/vga/VGAdata/addr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y89     top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y89     top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y89     top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y89     top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     top_vga_ready/vga/vga/VGAdisp/hcnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y99     top_vga_ready/vga/vga/VGAdata/addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y99     top_vga_ready/vga/vga/VGAdata/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    top_vga_ready/vga/vga/VGAdata/addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y102    top_vga_ready/vga/vga/VGAdata/addr_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y103    top_vga_ready/vga/vga/VGAdata/addr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    top_vga_ready/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.704ns (9.475%)  route 6.726ns (90.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.303     9.131    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y80         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.501    14.924    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y80         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[16]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.182    14.741    
    SLICE_X69Y80         FDRE (Setup_fdre_C_R)       -0.429    14.312    cam/OV7670_cam/cam_btn_start_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.704ns (9.475%)  route 6.726ns (90.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.303     9.131    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y80         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.501    14.924    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y80         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[17]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.182    14.741    
    SLICE_X69Y80         FDRE (Setup_fdre_C_R)       -0.429    14.312    cam/OV7670_cam/cam_btn_start_db/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.704ns (9.652%)  route 6.589ns (90.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.167     8.994    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.497    14.920    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[0]/C
                         clock pessimism              0.000    14.920    
                         clock uncertainty           -0.182    14.737    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429    14.308    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.704ns (9.652%)  route 6.589ns (90.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.167     8.994    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.497    14.920    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[1]/C
                         clock pessimism              0.000    14.920    
                         clock uncertainty           -0.182    14.737    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429    14.308    cam/OV7670_cam/cam_btn_start_db/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.704ns (9.652%)  route 6.589ns (90.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.167     8.994    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.497    14.920    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[2]/C
                         clock pessimism              0.000    14.920    
                         clock uncertainty           -0.182    14.737    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429    14.308    cam/OV7670_cam/cam_btn_start_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.704ns (9.652%)  route 6.589ns (90.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.167     8.994    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.497    14.920    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[3]/C
                         clock pessimism              0.000    14.920    
                         clock uncertainty           -0.182    14.737    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429    14.308    cam/OV7670_cam/cam_btn_start_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.704ns (9.659%)  route 6.584ns (90.341%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.162     8.989    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.501    14.924    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[12]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.182    14.741    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429    14.312    cam/OV7670_cam/cam_btn_start_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.704ns (9.659%)  route 6.584ns (90.341%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.162     8.989    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.501    14.924    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[13]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.182    14.741    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429    14.312    cam/OV7670_cam/cam_btn_start_db/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.704ns (9.659%)  route 6.584ns (90.341%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.162     8.989    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.501    14.924    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[14]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.182    14.741    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429    14.312    cam/OV7670_cam/cam_btn_start_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.704ns (9.659%)  route 6.584ns (90.341%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.698     1.700    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.456     2.156 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          3.941     6.097    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.221 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           1.482     7.703    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          1.162     8.989    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.501    14.924    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y79         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[15]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.182    14.741    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429    14.312    cam/OV7670_cam/cam_btn_start_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  5.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.467ns (10.422%)  route 4.014ns (89.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683     1.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.580     1.583    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.367     1.950 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          4.014     5.964    cam/OV7670_cam/cam_btn_start_db/vga_ready
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.100     6.064 r  cam/OV7670_cam/cam_btn_start_db/r_sample_i_1__2/O
                         net (fo=1, routed)           0.000     6.064    cam/OV7670_cam/cam_btn_start_db/r_sample_i_1__2_n_0
    SLICE_X68Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.619     5.222    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X68Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/r_sample_reg/C
                         clock pessimism              0.000     5.222    
                         clock uncertainty            0.182     5.404    
    SLICE_X68Y78         FDRE (Hold_fdre_C_D)         0.269     5.673    cam/OV7670_cam/cam_btn_start_db/r_sample_reg
  -------------------------------------------------------------------
                         required time                         -5.673    
                         arrival time                           6.064    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.231ns (7.746%)  route 2.751ns (92.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.507     3.569    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.827     1.992    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[4]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.182     2.174    
    SLICE_X69Y77         FDRE (Hold_fdre_C_R)        -0.018     2.156    cam/OV7670_cam/cam_btn_start_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.231ns (7.746%)  route 2.751ns (92.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.507     3.569    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.827     1.992    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[5]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.182     2.174    
    SLICE_X69Y77         FDRE (Hold_fdre_C_R)        -0.018     2.156    cam/OV7670_cam/cam_btn_start_db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.231ns (7.746%)  route 2.751ns (92.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.507     3.569    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.827     1.992    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[6]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.182     2.174    
    SLICE_X69Y77         FDRE (Hold_fdre_C_R)        -0.018     2.156    cam/OV7670_cam/cam_btn_start_db/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.231ns (7.746%)  route 2.751ns (92.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.507     3.569    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.827     1.992    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y77         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[7]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.182     2.174    
    SLICE_X69Y77         FDRE (Hold_fdre_C_R)        -0.018     2.156    cam/OV7670_cam/cam_btn_start_db/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.231ns (7.629%)  route 2.797ns (92.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.553     3.615    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     1.993    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[10]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.182     2.175    
    SLICE_X69Y78         FDRE (Hold_fdre_C_R)        -0.018     2.157    cam/OV7670_cam/cam_btn_start_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.231ns (7.629%)  route 2.797ns (92.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.553     3.615    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     1.993    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[11]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.182     2.175    
    SLICE_X69Y78         FDRE (Hold_fdre_C_R)        -0.018     2.157    cam/OV7670_cam/cam_btn_start_db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.231ns (7.629%)  route 2.797ns (92.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.553     3.615    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     1.993    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[8]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.182     2.175    
    SLICE_X69Y78         FDRE (Hold_fdre_C_R)        -0.018     2.157    cam/OV7670_cam/cam_btn_start_db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.231ns (7.629%)  route 2.797ns (92.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.553     3.615    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     1.993    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y78         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[9]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.182     2.175    
    SLICE_X69Y78         FDRE (Hold_fdre_C_R)        -0.018     2.157    cam/OV7670_cam/cam_btn_start_db/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 top_vga_ready/vga_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam/OV7670_cam/cam_btn_start_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.231ns (7.607%)  route 2.805ns (92.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.585     0.587    top_vga_ready/clk_50
    SLICE_X75Y77         FDCE                                         r  top_vga_ready/vga_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  top_vga_ready/vga_ready_reg/Q
                         net (fo=15, routed)          1.621     2.348    top_vga_ready/vga_ready
    SLICE_X68Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.393 f  top_vga_ready/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.623     3.016    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.061 r  cam/OV7670_cam/cam_btn_start_db/counter[0]_i_1__5/O
                         net (fo=18, routed)          0.562     3.623    cam/OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.825     1.990    cam/OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X69Y76         FDRE                                         r  cam/OV7670_cam/cam_btn_start_db/counter_reg[0]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.182     2.172    
    SLICE_X69Y76         FDRE (Hold_fdre_C_R)        -0.018     2.154    cam/OV7670_cam/cam_btn_start_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  1.469    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.449ns  (logic 0.580ns (4.659%)  route 11.869ns (95.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.734 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.456     2.078 f  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/Q
                         net (fo=62, routed)         10.194    12.272    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.396 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48/O
                         net (fo=1, routed)           1.675    14.071    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/ena_array[56]
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.731    21.734    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.633    
                         clock uncertainty           -0.215    21.419    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.976    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.976    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.869ns  (logic 0.580ns (4.887%)  route 11.289ns (95.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 21.729 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/Q
                         net (fo=62, routed)         10.008    12.086    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57/O
                         net (fo=1, routed)           1.281    13.491    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/ena_array[58]
    RAMB36_X0Y2          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.726    21.729    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.628    
                         clock uncertainty           -0.215    21.414    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.971    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.971    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 0.580ns (4.899%)  route 11.258ns (95.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 21.724 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  top_vga_ready/vga/vga/VGAdata/addr_reg[12]/Q
                         net (fo=65, routed)          9.946    12.024    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.124    12.148 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           1.312    13.460    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ena_array[53]
    RAMB36_X0Y3          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.721    21.724    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.623    
                         clock uncertainty           -0.215    21.409    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.966    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 0.456ns (3.917%)  route 11.186ns (96.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.734 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/Q
                         net (fo=76, routed)         11.186    13.264    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.731    21.734    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.633    
                         clock uncertainty           -0.215    21.419    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    20.853    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 0.456ns (3.936%)  route 11.129ns (96.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.734 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/Q
                         net (fo=76, routed)         11.129    13.207    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.731    21.734    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.633    
                         clock uncertainty           -0.215    21.419    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    20.853    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 0.580ns (4.963%)  route 11.108ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 21.719 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y102        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.456     2.078 f  top_vga_ready/vga/vga/VGAdata/addr_reg[13]/Q
                         net (fo=62, routed)          9.999    12.077    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49/O
                         net (fo=1, routed)           1.108    13.310    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/ena_array[49]
    RAMB36_X0Y4          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716    21.719    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.618    
                         clock uncertainty           -0.215    21.404    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.961    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                         -13.310    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 0.456ns (3.957%)  route 11.068ns (96.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.734 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.632     1.634    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  top_vga_ready/vga/vga/VGAdata/addr_reg[1]/Q
                         net (fo=76, routed)         11.068    13.158    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.731    21.734    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.633    
                         clock uncertainty           -0.215    21.419    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    20.853    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.405ns  (logic 0.456ns (3.998%)  route 10.949ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.734 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.632     1.634    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/Q
                         net (fo=76, routed)         10.949    13.040    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y30         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.731    21.734    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.632    
                         clock uncertainty           -0.215    21.418    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    20.852    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 0.456ns (4.034%)  route 10.848ns (95.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 21.733 - 20.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.620     1.622    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/Q
                         net (fo=76, routed)         10.848    12.926    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y1          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.730    21.733    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.632    
                         clock uncertainty           -0.215    21.418    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    20.852    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.067ns  (logic 0.456ns (4.120%)  route 10.611ns (95.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 21.557 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809     1.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.632     1.634    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/Q
                         net (fo=76, routed)         10.611    12.702    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y29         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    21.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.554    21.557    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101    21.456    
                         clock uncertainty           -0.215    21.241    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    20.675    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.675    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  7.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.062%)  route 0.862ns (85.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[8]/Q
                         net (fo=76, routed)          0.862     1.569    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.904     0.906    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.961    
                         clock uncertainty            0.215     1.176    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.359    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.763%)  route 0.883ns (86.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/Q
                         net (fo=76, routed)          0.883     1.591    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y19         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.915     0.917    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.973    
                         clock uncertainty            0.215     1.187    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.370    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.696%)  route 0.888ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[11]/Q
                         net (fo=76, routed)          0.888     1.596    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.904     0.906    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.961    
                         clock uncertainty            0.215     1.176    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.359    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.703%)  route 0.888ns (86.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[7]/Q
                         net (fo=76, routed)          0.888     1.596    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.879     0.881    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.937    
                         clock uncertainty            0.215     1.151    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.334    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.141ns (13.252%)  route 0.923ns (86.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[10]/Q
                         net (fo=76, routed)          0.923     1.631    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.904     0.906    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.961    
                         clock uncertainty            0.215     1.176    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.359    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.258%)  route 0.922ns (86.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y100        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[4]/Q
                         net (fo=76, routed)          0.922     1.630    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y16         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.958    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.355    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.269%)  route 0.922ns (86.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/Q
                         net (fo=76, routed)          0.922     1.631    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y16         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.958    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.355    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.141ns (13.530%)  route 0.901ns (86.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[2]/Q
                         net (fo=76, routed)          0.901     1.611    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y18         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.879     0.881    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.937    
                         clock uncertainty            0.215     1.151    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.334    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.141ns (13.121%)  route 0.934ns (86.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.567     0.569    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y99         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  top_vga_ready/vga/vga/VGAdata/addr_reg[0]/Q
                         net (fo=76, routed)          0.934     1.643    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.904     0.906    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.961    
                         clock uncertainty            0.215     1.176    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.359    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 top_vga_ready/vga/vga/VGAdata/addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.141ns (13.062%)  route 0.938ns (86.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565     0.567    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y101        FDCE                                         r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  top_vga_ready/vga/vga/VGAdata/addr_reg[9]/Q
                         net (fo=76, routed)          0.938     1.646    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y22         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     0.957    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.355    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        13.566ns  (logic 3.753ns (27.664%)  route 9.813ns (72.336%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           5.094    29.216    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[434]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    29.340 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    29.340    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_20_n_0
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.247    29.587 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.587    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098    29.685 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           4.011    33.696    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I0_O)        0.319    34.015 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    34.015    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X67Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    34.227 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.708    34.936    top_vga_ready/vga/vga/VGAdisp/douta[2]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.299    35.235 r  top_vga_ready/vga/vga/VGAdisp/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    35.235    top_vga_ready/vga/vga/VGAdata/D[2]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.507    41.510    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.215    41.195    
    SLICE_X68Y89         FDCE (Setup_fdce_C_D)        0.029    41.224    top_vga_ready/vga/vga/VGAdata/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                         -35.235    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.633ns  (logic 3.779ns (29.914%)  route 8.854ns (70.086%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           4.640    28.762    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[436]
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124    28.886 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    28.886    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I1_O)      0.245    29.131 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.131    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9_n_0
    SLICE_X9Y35          MUXF8 (Prop_muxf8_I0_O)      0.104    29.235 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           3.504    32.739    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I0_O)        0.316    33.055 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    33.055    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X67Y91         MUXF7 (Prop_muxf7_I0_O)      0.238    33.293 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.710    34.003    top_vga_ready/vga/vga/VGAdisp/douta[4]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.298    34.301 r  top_vga_ready/vga/vga/VGAdisp/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    34.301    top_vga_ready/vga/vga/VGAdata/D[4]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.507    41.510    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.215    41.195    
    SLICE_X68Y89         FDCE (Setup_fdce_C_D)        0.031    41.226    top_vga_ready/vga/vga/VGAdata/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -34.301    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.468ns  (logic 3.779ns (30.310%)  route 8.689ns (69.690%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           4.260    28.382    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[438]
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124    28.506 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    28.506    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    28.751 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    28.751    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104    28.855 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           3.838    32.693    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X68Y91         LUT6 (Prop_lut6_I0_O)        0.316    33.009 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    33.009    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X68Y91         MUXF7 (Prop_muxf7_I0_O)      0.238    33.247 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.592    33.839    top_vga_ready/vga/vga/VGAdisp/douta[6]
    SLICE_X68Y87         LUT5 (Prop_lut5_I4_O)        0.298    34.137 r  top_vga_ready/vga/vga/VGAdisp/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    34.137    top_vga_ready/vga/vga/VGAdata/D[6]
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.505    41.508    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[6]/C
                         clock pessimism             -0.101    41.407    
                         clock uncertainty           -0.215    41.193    
    SLICE_X68Y87         FDCE (Setup_fdce_C_D)        0.029    41.222    top_vga_ready/vga/vga/VGAdata/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                         -34.136    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.288ns  (logic 3.753ns (30.542%)  route 8.535ns (69.458%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           4.033    28.156    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[435]
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    28.280 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    28.280    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_20_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.247    28.527 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    28.527    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I0_O)      0.098    28.625 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           4.011    32.636    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.319    32.955 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    32.955    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    33.167 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.491    33.658    top_vga_ready/vga/vga/VGAdisp/douta[3]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.299    33.957 r  top_vga_ready/vga/vga/VGAdisp/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    33.957    top_vga_ready/vga/vga/VGAdata/D[3]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.507    41.510    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.215    41.195    
    SLICE_X68Y89         FDCE (Setup_fdce_C_D)        0.031    41.226    top_vga_ready/vga/vga/VGAdata/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -33.957    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.256ns  (logic 3.753ns (30.623%)  route 8.503ns (69.377%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           4.697    28.820    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[437]
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.124    28.944 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    28.944    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I1_O)      0.247    29.191 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.191    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_n_0
    SLICE_X8Y39          MUXF8 (Prop_muxf8_I0_O)      0.098    29.289 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           3.086    32.375    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X68Y93         LUT6 (Prop_lut6_I0_O)        0.319    32.694 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    32.694    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X68Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    32.906 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.719    33.625    top_vga_ready/vga/vga/VGAdisp/douta[5]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.299    33.924 r  top_vga_ready/vga/vga/VGAdisp/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    33.924    top_vga_ready/vga/vga/VGAdata/D[5]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.507    41.510    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.215    41.195    
    SLICE_X68Y89         FDCE (Setup_fdce_C_D)        0.032    41.227    top_vga_ready/vga/vga/VGAdata/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         41.227    
                         arrival time                         -33.924    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.948ns  (logic 3.778ns (31.620%)  route 8.170ns (68.380%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           4.320    28.443    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[439]
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    28.567 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    28.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.247    28.814 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    28.814    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X8Y38          MUXF8 (Prop_muxf8_I0_O)      0.098    28.912 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           3.134    32.046    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y93         LUT6 (Prop_lut6_I0_O)        0.319    32.365 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    32.365    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X68Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    32.603 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.716    33.318    top_vga_ready/vga/vga/VGAdisp/douta[7]
    SLICE_X68Y87         LUT5 (Prop_lut5_I4_O)        0.298    33.616 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    33.616    top_vga_ready/vga/vga/VGAdata/D[7]
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.505    41.508    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[7]/C
                         clock pessimism             -0.101    41.407    
                         clock uncertainty           -0.215    41.193    
    SLICE_X68Y87         FDCE (Setup_fdce_C_D)        0.031    41.224    top_vga_ready/vga/vga/VGAdata/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                         -33.616    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.843ns  (logic 3.753ns (31.691%)  route 8.090ns (68.309%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           4.174    28.296    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[433]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124    28.420 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    28.420    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20_n_0
    SLICE_X8Y37          MUXF7 (Prop_muxf7_I1_O)      0.247    28.667 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    28.667    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9_n_0
    SLICE_X8Y37          MUXF8 (Prop_muxf8_I0_O)      0.098    28.765 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           3.199    31.965    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I0_O)        0.319    32.284 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    32.284    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X68Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    32.496 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.716    33.212    top_vga_ready/vga/vga/VGAdisp/douta[1]
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.299    33.511 r  top_vga_ready/vga/vga/VGAdisp/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    33.511    top_vga_ready/vga/vga/VGAdata/D[1]
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.507    41.510    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[1]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.215    41.195    
    SLICE_X68Y90         FDCE (Setup_fdce_C_D)        0.031    41.226    top_vga_ready/vga/vga/VGAdata/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -33.511    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.245ns  (logic 3.753ns (33.373%)  route 7.492ns (66.626%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.809    21.809    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         1.666    21.668    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    24.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           3.333    27.455    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[432]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124    27.579 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.579    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_20_n_0
    SLICE_X8Y35          MUXF7 (Prop_muxf7_I1_O)      0.247    27.826 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    27.826    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_n_0
    SLICE_X8Y35          MUXF8 (Prop_muxf8_I0_O)      0.098    27.924 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           3.589    31.514    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X68Y91         LUT6 (Prop_lut6_I0_O)        0.319    31.833 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    31.833    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X68Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    32.045 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.570    32.615    top_vga_ready/vga/vga/VGAdisp/douta[0]
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.299    32.914 r  top_vga_ready/vga/vga/VGAdisp/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    32.914    top_vga_ready/vga/vga/VGAdata/D[0]
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.683    41.683    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          1.507    41.510    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[0]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.215    41.195    
    SLICE_X68Y90         FDCE (Setup_fdce_C_D)        0.029    41.224    top_vga_ready/vga/vga/VGAdata/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                         -32.914    
  -------------------------------------------------------------------
                         slack                                  8.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.359ns (49.299%)  route 0.369ns (50.701%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=16, routed)          0.184     0.891    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X67Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.936 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.936    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.065     1.001 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.186     1.187    top_vga_ready/vga/vga/VGAdisp/douta[3]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.108     1.295 r  top_vga_ready/vga/vga/VGAdisp/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     1.295    top_vga_ready/vga/vga/VGAdata/D[3]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.836     0.838    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[3]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y89         FDCE (Hold_fdce_C_D)         0.092     1.200    top_vga_ready/vga/vga/VGAdata/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.356ns (43.323%)  route 0.466ns (56.677%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=16, routed)          0.197     0.905    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X68Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.950 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.950    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X68Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     1.012 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.268     1.280    top_vga_ready/vga/vga/VGAdisp/douta[1]
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.108     1.388 r  top_vga_ready/vga/vga/VGAdisp/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.388    top_vga_ready/vga/vga/VGAdata/D[1]
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[1]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y90         FDCE (Hold_fdce_C_D)         0.092     1.201    top_vga_ready/vga/vga/VGAdata/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.359ns (43.196%)  route 0.472ns (56.804%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=16, routed)          0.213     0.921    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X68Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.966 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.966    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X68Y93         MUXF7 (Prop_muxf7_I1_O)      0.065     1.031 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.259     1.290    top_vga_ready/vga/vga/VGAdisp/douta[5]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.108     1.398 r  top_vga_ready/vga/vga/VGAdisp/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    top_vga_ready/vga/vga/VGAdata/D[5]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.836     0.838    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[5]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y89         FDCE (Hold_fdce_C_D)         0.092     1.200    top_vga_ready/vga/vga/VGAdata/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.365ns (42.219%)  route 0.500ns (57.781%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=16, routed)          0.268     0.975    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X68Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.020 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.020    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X68Y91         MUXF7 (Prop_muxf7_I0_O)      0.071     1.091 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.232     1.323    top_vga_ready/vga/vga/VGAdisp/douta[6]
    SLICE_X68Y87         LUT5 (Prop_lut5_I4_O)        0.108     1.431 r  top_vga_ready/vga/vga/VGAdisp/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     1.431    top_vga_ready/vga/vga/VGAdata/D[6]
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.834     0.836    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[6]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X68Y87         FDCE (Hold_fdce_C_D)         0.091     1.197    top_vga_ready/vga/vga/VGAdata/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.359ns (39.445%)  route 0.551ns (60.555%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=16, routed)          0.340     1.047    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X68Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.092 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.092    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X68Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     1.157 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.211     1.369    top_vga_ready/vga/vga/VGAdisp/douta[0]
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.108     1.477 r  top_vga_ready/vga/vga/VGAdisp/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     1.477    top_vga_ready/vga/vga/VGAdata/D[0]
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837     0.839    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y90         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[0]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y90         FDCE (Hold_fdce_C_D)         0.091     1.200    top_vga_ready/vga/vga/VGAdata/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.359ns (39.081%)  route 0.560ns (60.919%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=16, routed)          0.285     0.993    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X67Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.038 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.038    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X67Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     1.103 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.274     1.377    top_vga_ready/vga/vga/VGAdisp/douta[2]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.108     1.485 r  top_vga_ready/vga/vga/VGAdisp/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     1.485    top_vga_ready/vga/vga/VGAdata/D[2]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.836     0.838    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[2]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y89         FDCE (Hold_fdce_C_D)         0.091     1.199    top_vga_ready/vga/vga/VGAdata/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.342ns (36.475%)  route 0.596ns (63.525%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.322     1.029    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X67Y91         MUXF7 (Prop_muxf7_S_O)       0.093     1.122 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.274     1.396    top_vga_ready/vga/vga/VGAdisp/douta[4]
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.108     1.504 r  top_vga_ready/vga/vga/VGAdisp/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     1.504    top_vga_ready/vga/vga/VGAdata/D[4]
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.836     0.838    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y89         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[4]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y89         FDCE (Hold_fdce_C_D)         0.092     1.200    top_vga_ready/vga/vga/VGAdata/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_vga_ready/vga/vga/VGAdata/rgb_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.365ns (34.926%)  route 0.680ns (65.074%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.624     0.624    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    top_vga_ready/clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_vga_ready/clk_inst/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565     0.567    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y92         FDRE                                         r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=16, routed)          0.398     1.106    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X68Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.151 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.151    top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X68Y93         MUXF7 (Prop_muxf7_I0_O)      0.071     1.222 r  top_vga_ready/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.282     1.504    top_vga_ready/vga/vga/VGAdisp/douta[7]
    SLICE_X68Y87         LUT5 (Prop_lut5_I4_O)        0.108     1.612 r  top_vga_ready/vga/vga/VGAdisp/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     1.612    top_vga_ready/vga/vga/VGAdata/D[7]
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.898     0.898    top_vga_ready/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  top_vga_ready/clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    top_vga_ready/clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_vga_ready/clk_inst/inst/clkout3_buf/O
                         net (fo=50, routed)          0.834     0.836    top_vga_ready/vga/vga/VGAdata/clk_out3
    SLICE_X68Y87         FDCE                                         r  top_vga_ready/vga/vga/VGAdata/rgb_reg[7]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X68Y87         FDCE (Hold_fdce_C_D)         0.092     1.198    top_vga_ready/vga/vga/VGAdata/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       36.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.431ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.178%)  route 2.444ns (80.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.631     4.650    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y51         FDCE                                         f  cam/display_interface/o_pix_addr_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.510    41.513    cam/display_interface/clk_out1
    SLICE_X67Y51         FDCE                                         r  cam/display_interface/o_pix_addr_reg[0]_rep/C
                         clock pessimism              0.079    41.592    
                         clock uncertainty           -0.106    41.486    
    SLICE_X67Y51         FDCE (Recov_fdce_C_CLR)     -0.405    41.081    cam/display_interface/o_pix_addr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 36.431    

Slack (MET) :             36.431ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.178%)  route 2.444ns (80.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.631     4.650    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y51         FDCE                                         f  cam/display_interface/o_pix_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.510    41.513    cam/display_interface/clk_out1
    SLICE_X67Y51         FDCE                                         r  cam/display_interface/o_pix_addr_reg[17]/C
                         clock pessimism              0.079    41.592    
                         clock uncertainty           -0.106    41.486    
    SLICE_X67Y51         FDCE (Recov_fdce_C_CLR)     -0.405    41.081    cam/display_interface/o_pix_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 36.431    

Slack (MET) :             36.431ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.178%)  route 2.444ns (80.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.631     4.650    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y51         FDCE                                         f  cam/display_interface/o_pix_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.510    41.513    cam/display_interface/clk_out1
    SLICE_X67Y51         FDCE                                         r  cam/display_interface/o_pix_addr_reg[18]/C
                         clock pessimism              0.079    41.592    
                         clock uncertainty           -0.106    41.486    
    SLICE_X67Y51         FDCE (Recov_fdce_C_CLR)     -0.405    41.081    cam/display_interface/o_pix_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 36.431    

Slack (MET) :             36.431ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.178%)  route 2.444ns (80.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.631     4.650    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y51         FDCE                                         f  cam/display_interface/o_pix_addr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.510    41.513    cam/display_interface/clk_out1
    SLICE_X67Y51         FDCE                                         r  cam/display_interface/o_pix_addr_reg[3]_rep/C
                         clock pessimism              0.079    41.592    
                         clock uncertainty           -0.106    41.486    
    SLICE_X67Y51         FDCE (Recov_fdce_C_CLR)     -0.405    41.081    cam/display_interface/o_pix_addr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 36.431    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.678     4.696    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y48         FDCE                                         f  cam/display_interface/o_pix_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[4]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Recov_fdce_C_CLR)     -0.405    41.174    cam/display_interface/o_pix_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.678     4.696    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y48         FDCE                                         f  cam/display_interface/o_pix_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[5]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Recov_fdce_C_CLR)     -0.405    41.174    cam/display_interface/o_pix_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[5]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.678     4.696    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y48         FDCE                                         f  cam/display_interface/o_pix_addr_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[5]_rep/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Recov_fdce_C_CLR)     -0.405    41.174    cam/display_interface/o_pix_addr_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.678     4.696    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y48         FDCE                                         f  cam/display_interface/o_pix_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[6]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Recov_fdce_C_CLR)     -0.405    41.174    cam/display_interface/o_pix_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.678     4.696    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y48         FDCE                                         f  cam/display_interface/o_pix_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[7]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Recov_fdce_C_CLR)     -0.405    41.174    cam/display_interface/o_pix_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/o_pix_addr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.636     1.636    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.623     1.625    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.813     2.894    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.018 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          1.678     4.696    cam/display_interface/vga_timing_signals_n_0
    SLICE_X67Y48         FDCE                                         f  cam/display_interface/o_pix_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.675    41.678    cam/display_interface/clk_out1
    SLICE_X67Y48         FDCE                                         r  cam/display_interface/o_pix_addr_reg[8]/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.106    41.579    
    SLICE_X67Y48         FDCE (Recov_fdce_C_CLR)     -0.405    41.174    cam/display_interface/o_pix_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 36.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.873%)  route 0.481ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.230    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X68Y68         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.829     0.831    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X68Y68         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X68Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    cam/display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.873%)  route 0.481ns (72.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.230    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X68Y68         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.829     0.831    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X68Y68         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[9]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X68Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    cam/display_interface/vga_timing_signals/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/FSM_sequential_r_SM_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.829%)  route 0.482ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.203     1.231    cam/display_interface/vga_timing_signals_n_0
    SLICE_X69Y67         FDCE                                         f  cam/display_interface/FSM_sequential_r_SM_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.830     0.832    cam/display_interface/clk_out1
    SLICE_X69Y67         FDCE                                         r  cam/display_interface/FSM_sequential_r_SM_state_reg[0]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X69Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.484    cam/display_interface/FSM_sequential_r_SM_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/FSM_sequential_r_SM_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.829%)  route 0.482ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.203     1.231    cam/display_interface/vga_timing_signals_n_0
    SLICE_X69Y67         FDCE                                         f  cam/display_interface/FSM_sequential_r_SM_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.830     0.832    cam/display_interface/clk_out1
    SLICE_X69Y67         FDCE                                         r  cam/display_interface/FSM_sequential_r_SM_state_reg[1]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X69Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.484    cam/display_interface/FSM_sequential_r_SM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.891%)  route 0.481ns (72.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.229    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X69Y69         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828     0.830    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[0]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X69Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    cam/display_interface/vga_timing_signals/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.891%)  route 0.481ns (72.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.229    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X69Y69         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828     0.830    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[1]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X69Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    cam/display_interface/vga_timing_signals/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.891%)  route 0.481ns (72.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.229    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X69Y69         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828     0.830    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X69Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    cam/display_interface/vga_timing_signals/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.891%)  route 0.481ns (72.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.229    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X69Y69         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828     0.830    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[3]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X69Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    cam/display_interface/vga_timing_signals/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.891%)  route 0.481ns (72.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.229    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X69Y69         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828     0.830    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[4]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X69Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    cam/display_interface/vga_timing_signals/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 cam/r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/display_interface/vga_timing_signals/hc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.891%)  route 0.481ns (72.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.558     0.558    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.561     0.563    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  cam/r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.279     0.983    cam/display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X68Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cam/display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=47, routed)          0.202     1.229    cam/display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X69Y69         FDCE                                         f  cam/display_interface/vga_timing_signals/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828     0.830    cam/display_interface/vga_timing_signals/clk_out1
    SLICE_X69Y69         FDCE                                         r  cam/display_interface/vga_timing_signals/hc_reg[5]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X69Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    cam/display_interface/vga_timing_signals/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 cam/top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.570%)  route 1.317ns (69.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 35.229 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.626    35.229    cam/top_btn_db/i_top_clk
    SLICE_X68Y65         FDRE                                         r  cam/top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.456    35.685 r  cam/top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.661    36.345    cam/top_btn_db/r_sample
    SLICE_X68Y66         LUT1 (Prop_lut1_I0_O)        0.124    36.469 f  cam/top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=6, routed)           0.657    37.126    cam/top_btn_db_n_0
    SLICE_X68Y66         FDCE                                         f  cam/r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.502    41.505    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.238    41.267    
    SLICE_X68Y66         FDCE (Recov_fdce_C_CLR)     -0.405    40.862    cam/r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                         -37.126    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 cam/top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.570%)  route 1.317ns (69.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 35.229 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.626    35.229    cam/top_btn_db/i_top_clk
    SLICE_X68Y65         FDRE                                         r  cam/top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.456    35.685 r  cam/top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.661    36.345    cam/top_btn_db/r_sample
    SLICE_X68Y66         LUT1 (Prop_lut1_I0_O)        0.124    36.469 f  cam/top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=6, routed)           0.657    37.126    cam/top_btn_db_n_0
    SLICE_X68Y66         FDCE                                         f  cam/r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.516    41.516    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.502    41.505    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.238    41.267    
    SLICE_X68Y66         FDCE (Recov_fdce_C_CLR)     -0.405    40.862    cam/r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                         -37.126    
  -------------------------------------------------------------------
                         slack                                  3.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 cam/top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.564     1.483    cam/top_btn_db/i_top_clk
    SLICE_X68Y65         FDRE                                         r  cam/top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cam/top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.238     1.862    cam/top_btn_db/r_sample
    SLICE_X68Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.907 f  cam/top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=6, routed)           0.253     2.160    cam/top_btn_db_n_0
    SLICE_X68Y66         FDCE                                         f  cam/r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.831     0.833    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r1_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.238     1.071    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.979    cam/r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 cam/top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.564     1.483    cam/top_btn_db/i_top_clk
    SLICE_X68Y65         FDRE                                         r  cam/top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cam/top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.238     1.862    cam/top_btn_db/r_sample
    SLICE_X68Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.907 f  cam/top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=6, routed)           0.253     2.160    cam/top_btn_db_n_0
    SLICE_X68Y66         FDCE                                         f  cam/r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.828     0.828    cam/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  cam/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    cam/clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cam/clk_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.831     0.833    cam/w_clk25m
    SLICE_X68Y66         FDCE                                         r  cam/r2_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.238     1.071    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.979    cam/r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  1.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rbin_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rbin_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rq1_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rq1_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rq1_wptr_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rq1_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rq1_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rq1_wptr_reg[1]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rq1_wptr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rq1_wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rq1_wptr_reg[2]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rq2_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rq2_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rq2_wptr_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rq2_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rq2_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rq2_wptr_reg[1]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rq2_wptr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.580ns (9.932%)  route 5.260ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X59Y57         FDCE                                         f  cam/OV7670_cam/cam_afifo/rq2_wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.508    14.931    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X59Y57         FDCE                                         r  cam/OV7670_cam/cam_afifo/rq2_wptr_reg[2]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    cam/OV7670_cam/cam_afifo/rq2_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rptr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.580ns (9.930%)  route 5.261ns (90.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X61Y56         FDCE                                         f  cam/OV7670_cam/cam_afifo/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.509    14.932    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X61Y56         FDCE                                         r  cam/OV7670_cam/cam_afifo/rptr_reg[0]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    cam/OV7670_cam/cam_afifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rptr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.580ns (9.930%)  route 5.261ns (90.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X61Y56         FDCE                                         f  cam/OV7670_cam/cam_afifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.509    14.932    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X61Y56         FDCE                                         r  cam/OV7670_cam/cam_afifo/rptr_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    cam/OV7670_cam/cam_afifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/cam_afifo/rptr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.580ns (9.930%)  route 5.261ns (90.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.624     5.227    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           1.595     7.278    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         3.665    11.067    cam/OV7670_cam/cam_afifo/rbin_reg[4]_0
    SLICE_X61Y56         FDCE                                         f  cam/OV7670_cam/cam_afifo/rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        1.509    14.932    cam/OV7670_cam/cam_afifo/i_top_clk
    SLICE_X61Y56         FDCE                                         r  cam/OV7670_cam/cam_afifo/rptr_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    cam/OV7670_cam/cam_afifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 cam/top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/r1_rstn_top_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.564     1.483    cam/top_btn_db/i_top_clk
    SLICE_X68Y65         FDRE                                         r  cam/top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cam/top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.238     1.862    cam/top_btn_db/r_sample
    SLICE_X68Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.907 f  cam/top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=6, routed)           0.306     2.213    cam/top_btn_db_n_0
    SLICE_X68Y67         FDCE                                         f  cam/r1_rstn_top_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.832     1.997    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r1_rstn_top_clk_reg/C
                         clock pessimism             -0.501     1.495    
    SLICE_X68Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    cam/r1_rstn_top_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 cam/top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/r2_rstn_top_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.564     1.483    cam/top_btn_db/i_top_clk
    SLICE_X68Y65         FDRE                                         r  cam/top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cam/top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.238     1.862    cam/top_btn_db/r_sample
    SLICE_X68Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.907 f  cam/top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=6, routed)           0.306     2.213    cam/top_btn_db_n_0
    SLICE_X68Y67         FDCE                                         f  cam/r2_rstn_top_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.832     1.997    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
                         clock pessimism             -0.501     1.495    
    SLICE_X68Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    cam/r2_rstn_top_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.186ns (17.617%)  route 0.870ns (82.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.228     2.537    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X70Y80         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.830     1.995    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X70Y80         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X70Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.549%)  route 0.874ns (82.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.232     2.541    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X70Y81         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.831     1.996    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X70Y81         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X70Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.549%)  route 0.874ns (82.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.232     2.541    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X70Y81         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.831     1.996    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X70Y81         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X70Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.549%)  route 0.874ns (82.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.232     2.541    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X70Y81         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.831     1.996    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X70Y81         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X70Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.549%)  route 0.874ns (82.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.232     2.541    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X70Y81         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.831     1.996    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X70Y81         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X70Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.186ns (17.581%)  route 0.872ns (82.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.230     2.539    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X69Y81         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.831     1.996    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X69Y81         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X69Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    cam/OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.526%)  route 0.875ns (82.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.233     2.543    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X68Y79         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.829     1.994    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X68Y79         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                         clock pessimism             -0.479     1.514    
    SLICE_X68Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cam/OV7670_cam/configure_cam/OV7670_config/o_config_done_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 cam/r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.371%)  route 0.950ns (83.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.562     1.481    cam/i_top_clk
    SLICE_X68Y67         FDCE                                         r  cam/r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  cam/r2_rstn_top_clk_reg/Q
                         net (fo=9, routed)           0.642     2.265    cam/videoprocessing_sobel/vp_lb/lB2/r2_rstn_top_clk
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.310 f  cam/videoprocessing_sobel/vp_lb/lB2/o_gray_data_valid_i_1/O
                         net (fo=355, routed)         0.308     2.618    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[7]_0
    SLICE_X70Y82         FDCE                                         f  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=1869, routed)        0.832     1.997    cam/OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X70Y82         FDCE                                         r  cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X70Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    cam/OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  1.167    





