{
  "id": "gh_flowchart_00298",
  "source": "github",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/ea4a63af832786f67859f3a6fd4b6a955f49bf96/docs/markdown/assets/RTLAmba/axis_overview.mmd",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "github_file_path": "docs/markdown/assets/RTLAmba/axis_overview.mmd",
  "diagram_type": "flowchart",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart LR\n    subgraph Source[\"Source (Producer)\"]\n        SRC[\"Data Source\"]\n    end\n\n    subgraph AXIS[\"AXI-Stream\"]\n        subgraph Signals[\"Stream Signals\"]\n            TDATA[\"tdata[WIDTH-1:0]\"]\n            TVALID[\"tvalid\"]\n            TREADY[\"tready\"]\n            TLAST[\"tlast\"]\n            TKEEP[\"tkeep[BYTES-1:0]\"]\n        end\n\n        subgraph Protocol[\"Handshake\"]\n            HS[\"Transfer when\\ntvalid & tready\"]\n        end\n    end\n\n    subgraph Sink[\"Sink (Consumer)\"]\n        SNK[\"Data Sink\"]\n    end\n\n    SRC -->|\"tvalid\"| Protocol\n    SNK -->|\"tready\"| Protocol\n    TDATA --> SNK\n    TLAST --> SNK\n    TKEEP --> SNK\n",
  "content_size": 709,
  "collected_at": "2026-02-06T01:43:14.404140",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}