
          Lattice Mapping Report File for Design Module 'topword00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     word00_word0.ngd -o word00_word0_map.ncd -pr word00_word0.prf -mp
     word00_word0.mrp -lpf C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3C
     M1/word00/word0/word00_word0_synplify.lpf -lpf
     C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/word00.lpf
     -c 0 -gui -msgset
     C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/promote.xml
     
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  09/10/19  08:41:21

Design Summary
--------------

   Number of registers:     32 out of  7209 (0%)
      PFU registers:           31 out of  6864 (0%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        41 out of  3432 (1%)
      SLICEs as Logic/ROM:     41 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         82 out of  6864 (1%)
      Number used as logic LUTs:         58
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 115 (19%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2

                                    Page 1




Design:  topword00                                     Date:  09/10/19  08:41:21

Design Summary (cont)
---------------------
     Net clk00_c: 5 loads, 5 rising, 0 falling (Driver: W00/D01/oscout )
     Net W00/sclk: 13 loads, 13 rising, 0 falling (Driver: W00/D00/OSCinst0 )
   Number of Clock Enables:  0
   Number of LSRs:  3
     Net enable0_c: 4 loads, 4 LSLICEs
     Net w01.pring.sshift_4_i[0]: 1 loads, 0 LSLICEs
     Net W00/D01/oscout_0_sqmuxa_i_RNIKBTF5: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net W00/D01/oscout_0_sqmuxa_i_RNIKBTF5: 12 loads
     Net cdiv00_c[0]: 11 loads
     Net cdiv00_c[2]: 9 loads
     Net cdiv00_c[1]: 7 loads
     Net W00/D01/sdiv[14]: 7 loads
     Net enable0_c: 6 loads
     Net W00/D01/N_70: 6 loads
     Net W00/D01/sdiv[16]: 6 loads
     Net W00/D01/sdiv[17]: 6 loads
     Net W00/D01/sdiv[19]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outbcd70[0]         | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  topword00                                     Date:  09/10/19  08:41:21

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outtran0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtran0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtran0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtran0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enable0             | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block W00/D01/VCC undriven or does not drive anything - clipped.
Block w01/GND undriven or does not drive anything - clipped.
Block w01/VCC undriven or does not drive anything - clipped.
Block W02/GND undriven or does not drive anything - clipped.
Signal enable0_c_i was merged into signal enable0_c
Signal W00/D00/GND undriven or does not drive anything - clipped.
Signal W00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal W00/D00/OSCinst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal W00/D01/un1_sdiv_cry_21_0_COUT undriven or does not drive anything -
     clipped.
Signal W00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal W00/D01/N_1 undriven or does not drive anything - clipped.
Block enable0_pad_RNIB6SA was optimized away.
Block W00/D00/GND was optimized away.
Block W00/D01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                W00/D00/OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     W00/sclk
  OSC Nominal Frequency (MHz):                      2.08


                                    Page 3




Design:  topword00                                     Date:  09/10/19  08:41:21

ASIC Components
---------------

Instance Name: W00/D00/OSCinst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 57 MB
        














































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
