// Seed: 740835242
module module_0 #(
    parameter id_4 = 32'd27
) (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2
);
  logic _id_4;
  wire  id_5;
  wor [-1 : id_4] id_6, id_7, id_8;
  assign id_6 = id_7;
  supply1 id_9;
  assign id_8 = 1;
  logic id_10;
  wire  id_11;
  assign module_1.id_0 = 0;
  assign id_9 = 1;
  wire [1 : 1] id_12, id_13;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1
);
  always id_1 <= -1 > id_0;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign id_1 = id_0;
endmodule
