// Seed: 2828883533
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_2 = 1'b0;
  assign id_1 = 1'b0 ? 1 : 1;
  logic id_2;
endmodule
