{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748837149014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748837149014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  2 09:35:48 2025 " "Processing started: Mon Jun  2 09:35:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748837149014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837149014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ravan -c ravan " "Command: quartus_map --read_settings_files=on --write_settings_files=off ravan -c ravan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837149014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748837149293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748837149293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/sha_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/sha_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_w_mem " "Found entity 1: sha256_w_mem" {  } { { "src/rtl/sha_mem.v" "" { Text "D:/ravan crypto/src/rtl/sha_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/sha_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/sha_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "src/rtl/sha_core.v" "" { Text "D:/ravan crypto/src/rtl/sha_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/sha_constrants.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/sha_constrants.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_k_constants " "Found entity 1: sha256_k_constants" {  } { { "src/rtl/sha_constrants.v" "" { Text "D:/ravan crypto/src/rtl/sha_constrants.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/sha.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/sha.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "src/rtl/sha.v" "" { Text "D:/ravan crypto/src/rtl/sha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ravanpipeline.v(51) " "Verilog HDL information at ravanpipeline.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "src/rtl/ravanpipeline.v" "" { Text "D:/ravan crypto/src/rtl/ravanpipeline.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748837154847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/ravanpipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/ravanpipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "src/rtl/ravanpipeline.v" "" { Text "D:/ravan crypto/src/rtl/ravanpipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/ravan_axi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/ravan_axi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ravan_axi_top " "Found entity 1: ravan_axi_top" {  } { { "src/rtl/ravan_axi_top.v" "" { Text "D:/ravan crypto/src/rtl/ravan_axi_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "src/rtl/memory.v" "" { Text "D:/ravan crypto/src/rtl/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/key_reduction.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/key_reduction.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_reduction " "Found entity 1: key_reduction" {  } { { "src/rtl/key_reduction.v" "" { Text "D:/ravan crypto/src/rtl/key_reduction.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "encryption.v(24) " "Verilog HDL information at encryption.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "src/rtl/encryption.v" "" { Text "D:/ravan crypto/src/rtl/encryption.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748837154852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/encryption.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/encryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAVAN_encryption " "Found entity 1: RAVAN_encryption" {  } { { "src/rtl/encryption.v" "" { Text "D:/ravan crypto/src/rtl/encryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/dynamickey.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/dynamickey.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicKeySlicer " "Found entity 1: DynamicKeySlicer" {  } { { "src/rtl/dynamickey.v" "" { Text "D:/ravan crypto/src/rtl/dynamickey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/design.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/design.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAVAN_TOP " "Found entity 1: RAVAN_TOP" {  } { { "src/rtl/design.sv" "" { Text "D:/ravan crypto/src/rtl/design.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154855 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryption.v(26) " "Verilog HDL information at decryption.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "src/rtl/decryption.v" "" { Text "D:/ravan crypto/src/rtl/decryption.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748837154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/decryption.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAVAN_decryption " "Found entity 1: RAVAN_decryption" {  } { { "src/rtl/decryption.v" "" { Text "D:/ravan crypto/src/rtl/decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/custom32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rtl/custom32.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom32 " "Found entity 1: custom32" {  } { { "src/rtl/custom32.v" "" { Text "D:/ravan crypto/src/rtl/custom32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748837154858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154858 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sha_error ravan_axi_top.v(28) " "Verilog HDL Implicit Net warning at ravan_axi_top.v(28): created implicit net for \"sha_error\"" {  } { { "src/rtl/ravan_axi_top.v" "" { Text "D:/ravan crypto/src/rtl/ravan_axi_top.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748837154858 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "sliced_key encryption.v(14) " "Verilog HDL error at encryption.v(14): values cannot be assigned directly to all or part of array \"sliced_key\" - assignments must be made to individual elements only" {  } { { "src/rtl/encryption.v" "" { Text "D:/ravan crypto/src/rtl/encryption.v" 14 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1748837154860 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "sliced_key decryption.v(16) " "Verilog HDL error at decryption.v(16): values cannot be assigned directly to all or part of array \"sliced_key\" - assignments must be made to individual elements only" {  } { { "src/rtl/decryption.v" "" { Text "D:/ravan crypto/src/rtl/decryption.v" 16 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1748837154861 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sha_error_out ravan_axi_top.v(91) " "Verilog HDL Procedural Assignment error at ravan_axi_top.v(91): object \"sha_error_out\" on left-hand side of assignment must have a variable data type" {  } { { "src/rtl/ravan_axi_top.v" "" { Text "D:/ravan crypto/src/rtl/ravan_axi_top.v" 91 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1748837154863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ravan crypto/output_files/ravan.map.smsg " "Generated suppressed messages file D:/ravan crypto/output_files/ravan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154886 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748837154917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  2 09:35:54 2025 " "Processing ended: Mon Jun  2 09:35:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748837154917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748837154917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748837154917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837154917 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748837155582 ""}
