
// Library name: final_project
// Cell name: zz_mux2
// View name: schematic
I0 (S\<0\> VDD VSS in0 in1 out) mux2
V4 (S\<0\> VSS) vsource dc=ctrl type=dc
V3 (in1 VSS) vsource dc=in1 type=dc
V2 (in0 VSS) vsource dc=in0 type=dc
V1 (VDD VSS) vsource dc=supply type=dc
V0 (VSS 0) vsource dc=0 type=dc
R0 (out VSS) resistor r=1K
