# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_time_synth.v" \
"../../../../../../ALU.v" \
"../../../../../../ImmGen.v" \
"../../../../../../InsCache.v" \
"../../../../../../decoder.v" \
"../../../../../../encoder.v" \
"../../../../../../register_32_32.v" \
"../../../../../../saturatingCounter.v" \
"../../../../../project_1.srcs/sim_1/new/test.v" \

# Do not sort compile order
nosort
