# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.001024 1024 2.8 1930 18944 0.956416 1.04979 46.0148 32.8476 80.9548 81.0414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.001024 1024 2.8 1930 18864 0.956416 1.05286 55.5495 32.8783 90.5244 90.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.001024 1024 2.8 1930 18880 0.951264 1.05254 58.368 32.869 93.3257 93.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.001024 1024 2.8 1930 18816 0.946176 1.04448 53.6549 32.7195 88.4478 88.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.001024 1024 2.8 1930 18800 0.961888 1.05062 54.2804 32.7582 89.1329 89.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.001024 1024 2.8 1930 18816 0.946336 1.04358 55.5627 32.7719 90.4065 90.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.001024 1024 2.8 1930 18720 0.956416 1.0529 56.1234 32.8405 91.0546 91.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.001024 1024 2.8 1930 18688 0.948416 1.0439 54.6367 32.5898 89.3013 89.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.001024 1024 2.8 1930 18816 0.956768 1.04944 54.5871 32.874 89.5501 89.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.001024 1024 2.8 1930 18400 0.95216 1.04451 58.3681 32.6037 93.0544 93.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.001024 1024 2.8 1930 18432 0.95232 1.04752 65.7031 32.7866 100.575 100.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 0.001024 1024 2.8 1935 18880 0.951136 1.04931 46.2082 32.8051 81.0975 81.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.001024 1024 2.8 1935 18880 0.960064 1.05347 46.7772 32.8147 81.6886 81.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.001024 1024 2.8 1935 18816 0.952352 1.05024 46.85 32.7766 81.7147 81.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.001024 1024 2.8 1935 18816 0.955456 1.05456 47.1581 32.8371 82.0888 82.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.001024 1024 2.8 1935 18816 0.95424 1.04902 48.7387 32.8801 83.7044 83.7947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.001024 1024 2.8 1935 18864 0.958464 1.05267 56.1149 32.8819 91.0909 91.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.001024 1024 2.8 1935 18880 0.950496 1.0504 55.3363 32.8748 90.2956 90.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.001024 1024 2.8 1935 18624 0.94704 1.04477 57.983 32.721 92.7771 92.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.001024 1024 2.8 1935 18800 0.957952 1.04922 59.4227 32.7684 94.2821 94.3719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.001024 1024 2.8 1935 18592 0.94976 1.04454 57.8427 32.7737 92.6925 92.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.001024 1024 2.8 1935 18720 0.958464 1.05126 58.1178 32.8446 93.0587 93.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.001024 1024 2.8 1935 18432 0.949664 1.04125 54.4366 32.6196 89.1316 89.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.001024 1024 2.8 1935 18432 0.956 1.04998 59.7339 32.8476 94.6709 94.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.001024 1024 2.8 1935 18400 0.954272 1.04362 64.0717 32.5971 98.7512 98.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.001024 1024 2.8 1935 18432 0.95232 1.04858 58.665 32.7695 93.5186 93.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 0.001024 1024 2.8 1940 18880 0.95168 1.05085 43.8954 32.8068 78.7888 78.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.001024 1024 2.8 1940 18880 0.9608 1.05318 49.3708 32.8458 84.3123 84.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.001024 1024 2.8 1940 18816 0.94864 1.05229 46.5628 32.784 81.4302 81.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.001024 1024 2.8 1940 18816 0.958944 1.05267 47.3216 32.8404 82.2558 82.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.001024 1024 2.8 1940 18816 0.957728 1.05123 46.6459 32.8432 81.5849 81.6737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.001024 1024 2.8 1940 18864 0.957216 1.05558 59.7536 32.884 94.7372 94.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.001024 1024 2.8 1940 18720 0.951296 1.05062 42.1764 32.8092 77.0699 77.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.001024 1024 2.8 1940 18880 0.95232 1.05267 59.5364 32.8997 94.52 94.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.001024 1024 2.8 1940 18560 0.946208 1.04419 40.6401 32.581 75.2971 75.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.001024 1024 2.8 1940 18624 0.946016 1.04346 54.0852 32.7529 88.9117 88.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.001024 1024 2.8 1940 18432 0.954368 1.05062 38.1961 32.8749 73.16 73.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.001024 1024 2.8 1940 18800 0.958464 1.05062 55.9166 32.7671 90.774 90.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.001024 1024 2.8 1940 18400 0.950624 1.04448 39.3243 32.6037 74.0049 74.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.001024 1024 2.8 1940 18592 0.948224 1.04298 68.9764 32.766 103.817 103.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.001024 1024 2.8 1940 17920 0.93824 1.03395 43.4006 32.3124 77.7679 77.8568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.001024 1024 2.8 1940 18720 0.959392 1.05267 67.6077 32.8435 102.545 102.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.001024 1024 2.8 1940 18240 0.946176 1.04448 45.0715 32.6553 79.8021 79.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.001024 1024 2.8 1940 18432 0.946176 1.0425 65.1904 32.6106 99.8729 99.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.001024 1024 2.8 1940 18432 0.956416 1.04787 44.2721 32.7899 79.1515 79.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.001024 1024 2.8 1940 18432 0.956864 1.05062 57.763 32.8787 92.7323 92.8209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.001024 1024 2.8 1940 17664 0.946528 1.04653 38.2423 32.5913 72.9077 72.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.001024 1024 2.8 1940 18400 0.95072 1.04448 60.7669 32.6081 95.4551 95.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.001024 1024 2.8 1940 18400 0.95232 1.05062 44.3843 32.8759 79.3436 79.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.001024 1024 2.8 1944 18816 0.949856 1.05184 44.1358 32.8072 79.0279 79.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.001024 1024 2.8 1944 18800 0.956416 1.05472 46.6188 32.8055 81.5198 81.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.001024 1024 2.8 1944 18720 0.951648 1.05034 45.8869 32.8144 80.788 80.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.001024 1024 2.8 1944 18624 0.947584 1.04426 30.6409 32.7145 65.4288 65.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.001024 1024 2.8 1944 18816 0.95856 1.05472 52.9772 32.8476 87.9202 88.0087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.001024 1024 2.8 1944 18592 0.9464 1.04771 34.4187 32.7328 69.2274 69.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.001024 1024 2.8 1944 18816 0.956736 1.04877 50.7564 32.8468 85.6919 85.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.001024 1024 2.8 1944 18432 0.946816 1.04038 32.9936 32.5985 67.6666 67.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.001024 1024 2.8 1944 18720 0.954784 1.05472 57.0565 32.8948 92.0431 92.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.001024 1024 2.8 1944 18432 0.950016 1.05091 40.7022 32.8121 75.5957 75.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.001024 1024 2.8 1944 18720 0.950336 1.05274 55.0295 32.903 90.0195 90.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.001024 1024 2.8 1944 18240 0.946272 1.04179 38.2156 32.5568 72.8414 72.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.001024 1024 2.8 1944 18624 0.947168 1.04653 67.005 32.7487 101.833 101.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.001024 1024 2.8 1944 18432 0.954112 1.05267 43.1243 32.879 78.0962 78.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.001024 1024 2.8 1944 18600 0.957952 1.04912 67.0545 32.7382 101.882 101.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.001024 1024 2.8 1944 18400 0.95104 1.05062 45.4995 32.6422 80.2245 80.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.001024 1024 2.8 1944 18592 0.945664 1.04483 64.2667 32.7504 99.0925 99.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.001024 1024 2.8 1944 17920 0.936064 1.03341 41.6217 32.293 75.9668 76.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.001024 1024 2.8 1944 18720 0.95856 1.05062 61.0775 32.8475 96.0184 96.1061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.001024 1024 2.8 1944 18240 0.946272 1.05286 41.8914 32.6875 76.6589 76.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.001024 1024 2.8 1944 18432 0.948224 1.04582 58.5523 32.5909 93.2227 93.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.001024 1024 2.8 1944 18432 0.956192 1.04662 41.5293 32.7579 76.371 76.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.001024 1024 2.8 1925 18944 0.952384 1.04893 48.9045 32.8339 83.8245 83.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.001024 1024 2.8 1925 18960 0.957248 1.05379 44.5583 32.8458 79.4969 79.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.001024 1024 2.8 1925 18880 0.954624 1.0551 29.2901 32.8988 64.2812 64.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.001024 1024 2.8 1925 18912 0.950272 1.05082 47.6529 32.8109 82.5498 82.6386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.001024 1024 2.8 1925 18816 0.948128 1.05216 31.7282 32.7428 66.5549 66.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.001024 1024 2.8 1925 18928 0.956448 1.05062 50.2388 32.8498 85.1771 85.2693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.001024 1024 2.8 1925 18816 0.952224 1.04576 33.0344 32.7668 67.883 67.9711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.001024 1024 2.8 1925 18944 0.956416 1.05104 51.2014 32.8474 86.1393 86.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.001024 1024 2.8 1925 18688 0.949504 1.04272 34.077 32.5964 68.7491 68.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.001024 1024 2.8 1925 19008 0.956416 1.0545 58.406 32.9141 93.4141 93.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.001024 1024 2.8 1925 18720 0.952448 1.05085 40.8009 32.7811 75.6686 75.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.001024 1024 2.8 1925 18880 0.95232 1.05472 55.1199 32.9 90.1103 90.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.001024 1024 2.8 1925 18560 0.943008 1.04138 38.5633 32.5698 73.2028 73.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.001024 1024 2.8 1925 18816 0.946592 1.04448 66.0544 32.7213 100.846 100.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.001024 1024 2.8 1925 18816 0.954368 1.05312 44.0787 32.8396 79.0122 79.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.001024 1024 2.8 1925 18800 0.957536 1.04947 66.5648 32.7429 101.398 101.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.001024 1024 2.8 1925 18400 0.95296 1.04525 44.7898 32.6127 79.4867 79.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.001024 1024 2.8 1925 18816 0.950528 1.04525 61.8761 32.7622 96.7147 96.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.001024 1024 2.8 1925 18368 0.94096 1.03549 41.3143 32.3157 75.694 75.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.001024 1024 2.8 1925 18720 0.956416 1.04912 59.7502 32.8441 94.683 94.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.001024 1024 2.8 1925 18240 0.945536 1.04448 40.8861 32.658 75.6182 75.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.001024 1024 2.8 1925 18688 0.946816 1.04202 60.1484 32.5858 94.8102 94.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.001024 1024 2.8 1925 18432 0.954368 1.04672 41.0348 32.7536 75.8741 75.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.001024 1024 2.8 1952 18816 0.950048 1.05062 43.7678 32.8028 78.6521 78.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 0.001024 1024 2.8 1952 18816 0.951712 1.04858 28.8345 32.8769 63.7928 63.8799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.001024 1024 2.8 1952 18800 0.956416 1.05466 45.107 32.8182 80.0185 80.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.001024 1024 2.8 1952 18720 0.950624 1.05677 30.0927 32.9065 65.0879 65.1758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.001024 1024 2.8 1952 18720 0.950048 1.05181 49.8623 32.8491 84.7935 84.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.001024 1024 2.8 1952 18624 0.94768 1.04448 31.298 32.7489 66.1229 66.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.001024 1024 2.8 1952 18704 0.958016 1.05296 46.9357 32.822 81.8513 81.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.001024 1024 2.8 1952 18592 0.945216 1.04464 30.7328 32.7775 65.5803 65.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.001024 1024 2.8 1952 18480 0.959008 1.05267 25.7888 32.8451 60.7279 60.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.001024 1024 2.8 1952 18816 0.954368 1.05187 48.1008 32.8725 83.0618 83.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.001024 1024 2.8 1952 18432 0.948224 1.04371 31.6425 32.6152 66.3333 66.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.001024 1024 2.8 1952 18432 0.958144 1.05034 26.7802 32.8516 61.7228 61.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.001024 1024 2.8 1952 18720 0.957152 1.05507 67.6501 32.8823 102.632 102.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.001024 1024 2.8 1952 18432 0.95232 1.05517 43.1735 32.791 78.0556 78.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.001024 1024 2.8 1952 18576 0.958048 1.05165 36.8637 32.9057 71.8645 71.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.001024 1024 2.8 1952 18720 0.95232 1.05296 64.2087 32.9055 99.2059 99.2977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.001024 1024 2.8 1952 18240 0.944608 1.04448 43.8007 32.5744 78.45 78.5392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.001024 1024 2.8 1952 18240 0.946176 1.04134 35.3129 32.6585 70.0429 70.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.001024 1024 2.8 1952 18624 0.947808 1.04614 57.9198 32.7487 92.7455 92.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.001024 1024 2.8 1952 18432 0.958464 1.05267 40.661 32.8766 75.6306 75.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.001024 1024 2.8 1952 17856 0.935936 1.03389 35.2317 32.2281 69.5134 69.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.001024 1024 2.8 1952 18600 0.95824 1.04851 60.824 32.7491 95.6612 95.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.001024 1024 2.8 1952 18400 0.9544 1.04858 41.6371 32.6018 76.3243 76.4129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.001024 1024 2.8 1952 18000 0.959872 1.04915 35.3428 32.743 70.1761 70.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.001024 1024 2.8 1952 18592 0.9496 1.04637 57.6412 32.7384 92.4533 92.5417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.001024 1024 2.8 1952 17920 0.935968 1.03834 39.6648 32.2954 74.0175 74.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.001024 1024 2.8 1952 17472 0.935936 1.03014 33.3049 32.1715 67.5256 67.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.001024 1024 2.8 1952 18720 0.954688 1.05094 59.5947 32.8231 94.5044 94.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.001024 1024 2.8 1952 18240 0.946176 1.04269 40.8451 32.66 75.5745 75.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.001024 1024 2.8 1952 18000 0.951968 1.04282 34.9003 32.5143 69.4944 69.5828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.001024 1024 2.8 1952 18432 0.947104 1.04448 56.5368 32.6409 91.252 91.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.001024 1024 2.8 1952 18432 0.952032 1.04653 42.2465 32.7965 77.1227 77.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.001024 1024 2.8 1952 17664 0.949728 1.04314 34.1518 32.6174 68.8472 68.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.001024 1024 2.8 1960 18752 0.951008 1.05078 45.0806 32.8126 79.9768 80.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 0.001024 1024 2.8 1960 18688 0.957056 1.05133 29.9828 32.8477 64.9272 65.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.001024 1024 2.8 1960 18720 0.957376 1.05478 49.8647 32.8421 84.8025 84.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.001024 1024 2.8 1960 18720 0.95232 1.05245 33.3145 32.9001 68.3042 68.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.001024 1024 2.8 1960 18480 0.958464 1.0521 27.5461 32.8155 62.4537 62.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.001024 1024 2.8 1960 18720 0.953664 1.04957 47.4182 32.8111 82.3189 82.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.001024 1024 2.8 1960 18624 0.947328 1.04448 31.0592 32.718 65.8542 65.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.001024 1024 2.8 1960 18432 0.951328 1.05379 25.6918 32.7913 60.5713 60.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.001024 1024 2.8 1960 18704 0.956512 1.05258 63.3551 32.8176 98.2643 98.3531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.001024 1024 2.8 1960 18592 0.949952 1.04448 40.8086 32.7383 75.6272 75.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.001024 1024 2.8 1960 18480 0.958048 1.05318 34.7801 32.8477 69.7207 69.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.001024 1024 2.8 1960 18688 0.958368 1.05261 60.3624 32.8741 95.3307 95.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.001024 1024 2.8 1960 18432 0.949152 1.04256 38.996 32.6119 73.6845 73.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.001024 1024 2.8 1960 18432 0.957792 1.05197 31.6772 32.8511 66.6223 66.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.001024 1024 2.8 1960 18720 0.959264 1.05674 61.3272 32.9087 96.3328 96.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.001024 1024 2.8 1960 18432 0.951552 1.05334 42.3089 32.8171 77.212 77.3059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.001024 1024 2.8 1960 18576 0.956448 1.05424 38.2163 32.8864 73.1963 73.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.001024 1024 2.8 1960 17856 0.93792 1.03488 32.9332 32.2306 67.2195 67.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.001024 1024 2.8 1960 18720 0.956352 1.0568 60.6039 32.8637 95.5631 95.6523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.001024 1024 2.8 1960 18240 0.94624 1.0464 41.096 32.5517 75.7243 75.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.001024 1024 2.8 1960 18240 0.94816 1.04243 35.9404 32.6868 70.7029 70.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.001024 1024 2.8 1960 17920 0.943072 1.0416 32.5891 32.3629 67.0194 67.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.001024 1024 2.8 1960 18624 0.946432 1.04467 58.3969 32.7505 93.2191 93.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.001024 1024 2.8 1960 18432 0.954368 1.05059 40.3891 32.8729 75.35 75.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.001024 1024 2.8 1960 17856 0.935936 1.03338 33.6875 32.1996 67.9376 68.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.001024 1024 2.8 1960 17664 0.950912 1.04259 30.8462 32.5928 65.5142 65.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.001024 1024 2.8 1960 18600 0.958304 1.04979 58.4996 32.7395 93.3275 93.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.001024 1024 2.8 1960 18400 0.950272 1.04563 43.3575 32.6314 78.066 78.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.001024 1024 2.8 1960 18000 0.960032 1.05062 35.5298 32.7694 70.3911 70.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.001024 1024 2.8 1960 18400 0.951584 1.05075 33.8456 32.867 68.798 68.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.001024 1024 2.8 1968 18752 0.95232 1.05062 49.9049 32.814 84.8051 84.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 0.001024 1024 2.8 1968 18688 0.954848 1.05088 31.4225 32.8419 66.3566 66.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 0.001024 1024 2.8 1968 18624 0.946176 1.0448 26.1458 32.7455 60.964 61.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.001024 1024 2.8 1968 18720 0.956928 1.05472 47.2807 32.8441 82.2179 82.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.001024 1024 2.8 1968 18720 0.954368 1.05398 31.0626 32.8666 66.0232 66.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.001024 1024 2.8 1968 18480 0.958912 1.05395 25.8016 32.8141 60.7114 60.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.001024 1024 2.8 1968 18720 0.951936 1.04954 61.7612 32.7911 96.6379 96.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.001024 1024 2.8 1968 18624 0.946016 1.04218 39.5577 32.7225 74.3581 74.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.001024 1024 2.8 1968 18432 0.952096 1.05062 33.5478 32.8131 68.4445 68.5363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.001024 1024 2.8 1968 18432 0.956416 1.05091 28.59 32.8714 63.5529 63.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.001024 1024 2.8 1968 18704 0.95728 1.05232 59.7851 32.8438 94.7199 94.8075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.001024 1024 2.8 1968 18592 0.948288 1.04448 38.4225 32.7318 73.2333 73.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.001024 1024 2.8 1968 18480 0.956128 1.05267 32.1381 32.817 67.0465 67.1334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.001024 1024 2.8 1968 17920 0.937664 1.0344 27.79 32.326 62.1716 62.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.001024 1024 2.8 1968 18688 0.956416 1.05133 57.2068 32.8683 92.1657 92.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.001024 1024 2.8 1968 18432 0.948672 1.04416 37.5308 32.6161 72.2206 72.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.001024 1024 2.8 1968 18432 0.9544 1.05242 31.3245 32.8458 66.2578 66.3469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.001024 1024 2.8 1968 18432 0.955552 1.04864 28.4634 32.7932 63.3439 63.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.001024 1024 2.8 1968 18720 0.961856 1.05472 58.6894 32.9059 93.6969 93.7839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.001024 1024 2.8 1968 18432 0.951872 1.05146 40.9988 32.8139 75.9003 75.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.001024 1024 2.8 1968 18576 0.957376 1.05306 35.7426 32.8754 70.7127 70.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.001024 1024 2.8 1968 17856 0.935936 1.03203 32.3974 32.2286 66.6797 66.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.001024 1024 2.8 1968 18720 0.950496 1.05267 58.7701 32.8961 93.7521 93.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.001024 1024 2.8 1968 18240 0.943008 1.04339 40.5932 32.5526 75.2161 75.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.001024 1024 2.8 1968 18240 0.944448 1.04246 35.0574 32.6782 69.8075 69.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.001024 1024 2.8 1968 17920 0.944128 1.03834 31.5562 32.36 65.9795 66.0665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.001024 1024 2.8 1950 18752 0.952064 1.04874 49.499 32.8326 84.4162 84.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 0.001024 1024 2.8 1950 18688 0.956416 1.05062 33.0211 32.8801 67.9876 68.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 0.001024 1024 2.8 1950 18624 0.946112 1.04451 27.4166 32.7468 62.2365 62.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.001024 1024 2.8 1950 18720 0.957344 1.05168 46.5873 32.8476 81.5299 81.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.001024 1024 2.8 1950 18720 0.948928 1.05267 30.7946 32.9006 65.7787 65.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.001024 1024 2.8 1950 18480 0.958464 1.0527 25.7364 32.8126 60.6418 60.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.001024 1024 2.8 1950 18240 0.949664 1.04416 22.4604 32.5525 57.0874 57.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.001024 1024 2.8 1950 18720 0.95232 1.05062 60.7603 32.8103 95.6579 95.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.001024 1024 2.8 1950 18624 0.947168 1.04653 38.7254 32.7444 73.5454 73.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.001024 1024 2.8 1950 18432 0.952064 1.05181 32.2068 32.8151 67.1066 67.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.001024 1024 2.8 1950 18432 0.954368 1.05267 28.0661 32.8832 63.0384 63.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.001024 1024 2.8 1950 18704 0.958464 1.05267 58.6706 32.8149 93.5838 93.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.001024 1024 2.8 1950 18592 0.946592 1.04634 37.6464 32.7739 72.4962 72.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.001024 1024 2.8 1950 18480 0.956928 1.05267 31.4716 32.8469 66.4111 66.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.001024 1024 2.8 1950 17920 0.938912 1.03507 26.8649 32.2948 61.2173 61.3043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.001024 1024 2.8 1950 18688 0.956416 1.04902 55.5807 32.8743 90.5415 90.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.001024 1024 2.8 1950 18432 0.949568 1.0416 37.3123 32.6173 72.0028 72.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.001024 1024 2.8 1950 18432 0.95488 1.05363 31.8013 32.8489 66.7438 66.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.001024 1024 2.8 1950 18432 0.951328 1.04714 28.8273 32.7581 63.6697 63.7543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.001024 1024 2.8 1950 18720 0.956896 1.05472 60.7038 32.9128 95.7107 95.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.001024 1024 2.8 1950 18432 0.950272 1.05264 41.943 32.8188 76.8471 76.9358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.001024 1024 2.8 1950 18576 0.958016 1.05386 36.566 32.8843 71.5449 71.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.001024 1024 2.8 1950 17856 0.938176 1.03219 32.213 32.2223 66.4889 66.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.001024 1024 2.8 1950 18000 0.956416 1.04442 31.5711 32.5243 66.1788 66.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.001024 1024 2.8 1950 18720 0.954368 1.05472 58.3782 32.8807 93.354 93.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.001024 1024 2.8 1950 18240 0.94672 1.04262 41.3722 32.5774 76.019 76.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.001024 1024 2.8 1950 18240 0.948096 1.04243 35.0274 32.6891 69.7875 69.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.001024 1024 2.8 1950 17920 0.944128 1.03667 32.2277 32.3637 66.6556 66.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.001024 1024 2.8 1950 18400 0.951168 1.05072 33.1765 32.8692 68.133 68.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.001024 1024 2.8 1980 18816 0.951904 1.04845 47.1928 32.8054 82.0807 82.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.001024 1024 2.8 1980 18816 0.956416 1.0529 31.1826 32.8737 66.1519 66.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 0.001024 1024 2.8 1980 18624 0.947744 1.04077 25.8418 32.749 60.6628 60.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 0.001024 1024 2.8 1980 18432 0.95152 1.04211 22.7373 32.6142 57.4266 57.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.001024 1024 2.8 1980 18800 0.956064 1.0519 62.857 32.8092 97.7594 97.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.001024 1024 2.8 1980 18720 0.950688 1.05267 39.3892 32.8986 74.3727 74.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.001024 1024 2.8 1980 18720 0.959712 1.05158 33.06 32.8214 67.9767 68.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.001024 1024 2.8 1980 18240 0.946176 1.04038 28.0419 32.555 62.666 62.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.001024 1024 2.8 1980 18720 0.950272 1.0503 59.6914 32.786 94.5634 94.6503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.001024 1024 2.8 1980 18624 0.9496 1.04653 37.8945 32.7236 72.6982 72.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.001024 1024 2.8 1980 18432 0.951584 1.05114 31.2023 32.8104 66.0981 66.1888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.001024 1024 2.8 1980 18432 0.95808 1.04858 27.8875 32.8781 62.8587 62.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.001024 1024 2.8 1980 18240 0.950272 1.0431 24.3607 32.6788 59.1173 59.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.001024 1024 2.8 1980 18816 0.956416 1.05267 55.088 32.8437 90.025 90.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.001024 1024 2.8 1980 18592 0.946464 1.04675 36.4181 32.7695 71.2654 71.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.001024 1024 2.8 1980 18480 0.960224 1.05267 30.7736 32.8434 65.7149 65.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.001024 1024 2.8 1980 17920 0.940032 1.03443 25.9888 32.2796 60.3259 60.4121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 0.001024 1024 2.8 1980 18480 0.959488 1.05267 24.6272 32.8191 59.5429 59.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.001024 1024 2.8 1980 18816 0.956832 1.0512 53.8194 32.8478 88.7589 88.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.001024 1024 2.8 1980 18432 0.946848 1.04448 36.6484 32.5954 71.316 71.4103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.001024 1024 2.8 1980 18432 0.954816 1.05085 30.9566 32.8481 65.8949 65.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.001024 1024 2.8 1980 18432 0.954176 1.0481 27.8614 32.7923 62.7361 62.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.001024 1024 2.8 1980 17920 0.944608 1.03437 25.1225 32.3571 59.5425 59.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.001024 1024 2.8 1984 18752 0.954912 1.05318 46.2114 32.8181 81.12 81.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.001024 1024 2.8 1984 18688 0.958464 1.0512 30.4455 32.8804 65.4197 65.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 0.001024 1024 2.8 1984 18624 0.94832 1.04243 25.5418 32.745 60.3602 60.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 0.001024 1024 2.8 1984 18432 0.949152 1.04579 22.425 32.622 57.1263 57.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.001024 1024 2.8 1984 18720 0.956416 1.05472 61.1246 32.815 96.0327 96.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.001024 1024 2.8 1984 18720 0.95232 1.0536 38.324 32.9017 73.3142 73.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.001024 1024 2.8 1984 18480 0.957024 1.05405 31.1502 32.8427 66.0881 66.1746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.001024 1024 2.8 1984 18240 0.9472 1.04243 27.362 32.5746 62.0088 62.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.001024 1024 2.8 1984 18400 0.951296 1.04406 25.0513 32.7468 59.8769 59.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.001024 1024 2.8 1984 18720 0.950528 1.0505 57.5899 32.8148 92.488 92.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.001024 1024 2.8 1984 18624 0.946816 1.04858 36.7677 32.7515 71.5995 71.6882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.001024 1024 2.8 1984 18432 0.95232 1.05062 30.1396 32.7898 65.0129 65.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.001024 1024 2.8 1984 18432 0.960512 1.05062 27.1514 32.8732 62.1176 62.2049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.001024 1024 2.8 1984 18240 0.94752 1.0463 23.182 32.658 57.9159 58.0078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.001024 1024 2.8 1984 18704 0.957728 1.05075 53.4639 32.845 88.401 88.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.001024 1024 2.8 1984 18592 0.952192 1.04595 35.0206 32.7456 69.8442 69.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.001024 1024 2.8 1984 18480 0.958464 1.05267 29.8207 32.8165 64.7305 64.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.001024 1024 2.8 1984 17920 0.938016 1.03312 25.2482 32.2922 59.5938 59.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.001024 1024 2.8 1984 18480 0.958912 1.05315 23.6667 32.8089 58.5702 58.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.001024 1024 2.8 1984 18688 0.956352 1.05078 52.8905 32.8783 87.8612 87.9512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.001024 1024 2.8 1984 18432 0.948192 1.0433 35.658 32.6242 70.3561 70.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.001024 1024 2.8 1984 18432 0.955584 1.05526 30.1297 32.8827 65.1036 65.1935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.001024 1024 2.8 1984 18432 0.959584 1.04835 26.9844 32.7533 61.8287 61.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.001024 1024 2.8 1984 17920 0.946176 1.03818 24.5877 32.3246 58.9817 59.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.001024 1024 2.8 1984 17664 0.950272 1.04355 22.9745 32.6154 57.6692 57.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 0.001024 1024 2.8 2048 18272 0.95232 1.05062 46.698 32.872 81.6562 81.7427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.001024 1024 2.8 2048 18176 0.948448 1.0496 52.6489 32.8365 87.5715 87.6606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.001024 1024 2.8 2048 18176 0.957536 1.05123 35.1486 32.8733 70.1149 70.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.001024 1024 2.8 2048 18048 0.946208 1.04509 29.2087 32.7251 64.012 64.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.001024 1024 2.8 2048 17920 0.950784 1.04445 25.8483 32.6127 60.5396 60.6274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 0.001024 1024 2.8 2048 17600 0.946176 1.04266 22.9443 32.5532 57.5713 57.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 0.001024 1024 2.8 2048 18048 0.956032 1.04893 23.0412 32.8814 58.009 58.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 0.001024 1024 2.8 2048 17472 0.942368 1.03309 20.9464 32.3171 55.32 55.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 0.001024 1024 2.8 2048 17920 0.956704 1.04675 20.6438 32.7943 55.5252 55.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 0.001024 1024 2.8 1980 17920 0.940032 1.03411 18.4489 32.3165 52.8237 52.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 0.001024 1024 2.8 1984 17920 0.94016 1.0353 18.2833 32.3149 52.656 52.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 0.001024 1024 2.8 1950 18480 0.96144 1.05078 19.224 32.8155 54.1356 54.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 0.001024 1024 2.8 1968 18480 0.958656 1.05213 18.915 32.8114 53.8179 53.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 0.001024 1024 2.8 1952 18432 0.948736 1.04221 21.2776 32.5981 55.9469 56.0353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 0.001024 1024 2.8 1952 17280 0.923392 1.01581 28.8544 31.7206 62.5978 62.6855
