

================================================================
== Vitis HLS Report for 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s'
================================================================
* Date:           Mon Nov  2 13:48:29 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.634 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082003|  2082003| 20.820 ms | 20.820 ms |  2082003|  2082003|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop        |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + Col_Loop       |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 6 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_4364, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gray_img_src_4362, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_0_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 14 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_1_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 15 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_2_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 16 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189]   --->   Operation 17 'specmemcore' 'specmemcore_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%br_ln197 = br void %bb1451" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:197]   --->   Operation 18 'br' 'br_ln197' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph1340, i11 %add_ln695, void %bb1451.split"   --->   Operation 19 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln882 = icmp_eq  i11 %empty, i11"   --->   Operation 20 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 21 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln882, void %bb1451.split, void %.lr.ph1081.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:197]   --->   Operation 22 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 23 'zext' 'zext_ln538' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538"   --->   Operation 24 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr"   --->   Operation 25 'store' 'store_ln324' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 26 'specpipeline' 'specpipeline_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21"   --->   Operation 28 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %gray_img_src_4362" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln882)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 30 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 31 'store' 'store_ln324' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1451"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32"   --->   Operation 33 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32"   --->   Operation 34 'alloca' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32"   --->   Operation 35 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.75ns)   --->   "%br_ln209 = br void %.lr.ph1081" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:209]   --->   Operation 36 'br' 'br_ln209' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 3.03>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_60 = phi i11 %add_ln695_10, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1352, i11, void %.lr.ph1081.preheader"   --->   Operation 37 'phi' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_61 = phi i13 %select_ln255, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1352, i13, void %.lr.ph1081.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:255]   --->   Operation 38 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln209 = icmp_eq  i11 %empty_60, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:209]   --->   Operation 39 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %.split3, void %._crit_edge" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:209]   --->   Operation 40 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 42 'specloopname' 'specloopname_ln1620' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.69ns)   --->   "%switch_ln213 = switch i13 %empty_61, void, i13, void %.split3..lr.ph802_crit_edge, i13, void %.fold.split" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 43 'switch' 'switch_ln213' <Predicate = (!icmp_ln209)> <Delay = 0.69>
ST_5 : Operation 44 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_59"   --->   Operation 44 'store' 'store_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 1.18>
ST_5 : Operation 45 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_58"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 1.18>
ST_5 : Operation 46 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_57"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 1.18>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph802"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln209 & empty_61 == 0)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.18ns)   --->   "%store_ln213 = store i2, i2 %empty_59" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 48 'store' 'store_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 1.18>
ST_5 : Operation 49 [1/1] (1.18ns)   --->   "%store_ln213 = store i2, i2 %empty_58" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 49 'store' 'store_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 1.18>
ST_5 : Operation 50 [1/1] (1.18ns)   --->   "%store_ln213 = store i2, i2 %empty_57" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 50 'store' 'store_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 1.18>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln213 = br void %.lr.ph802" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:213]   --->   Operation 51 'br' 'br_ln213' <Predicate = (!icmp_ln209 & empty_61 == 2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_load68 = load i2 %empty_57" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 52 'load' 'p_load68' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_load66 = load i2 %empty_58" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 53 'load' 'p_load66' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty_59" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 54 'load' 'p_load' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln874 = icmp_eq  i13 %empty_61, i13"   --->   Operation 55 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.26ns)   --->   "%select_ln221 = select i1 %icmp_ln874, i2, i2 %p_load68" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 56 'select' 'select_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.26ns)   --->   "%select_ln221_1 = select i1 %icmp_ln874, i2, i2 %p_load66" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 57 'select' 'select_ln221_1' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.26ns)   --->   "%select_ln221_2 = select i1 %icmp_ln874, i2, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 58 'select' 'select_ln221_2' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.18ns)   --->   "%store_ln221 = store i2 %select_ln221_2, i2 %empty_59, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 59 'store' 'store_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 1.18>
ST_5 : Operation 60 [1/1] (1.18ns)   --->   "%store_ln221 = store i2 %select_ln221_1, i2 %empty_58, i2 %p_load66" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 60 'store' 'store_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 1.18>
ST_5 : Operation 61 [1/1] (1.18ns)   --->   "%store_ln221 = store i2 %select_ln221, i2 %empty_57, i2 %p_load68" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221]   --->   Operation 61 'store' 'store_ln221' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 1.18>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph802"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln209 & empty_61 != 2 & empty_61 != 0)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.85ns)   --->   "%cmp_i_i362_i = icmp_ult  i11 %empty_60, i11"   --->   Operation 63 'icmp' 'cmp_i_i362_i' <Predicate = (!icmp_ln209)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.75ns)   --->   "%br_ln107 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 64 'br' 'br_ln107' <Predicate = (!icmp_ln209)> <Delay = 0.75>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:259]   --->   Operation 65 'ret' 'ret_ln259' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.19>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_62 = phi i11, void %.lr.ph802, i11 %add_ln695_11, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 66 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.85ns)   --->   "%icmp_ln882_7 = icmp_eq  i11 %empty_62, i11"   --->   Operation 67 'icmp' 'icmp_ln882_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.94ns)   --->   "%add_ln695_11 = add i11 %empty_62, i11"   --->   Operation 68 'add' 'add_ln695_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln882_7, void %.split, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1352" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 69 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:168]   --->   Operation 70 'specpipeline' 'specpipeline_ln168' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:168]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln168' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:168]   --->   Operation 72 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_load70 = load i2 %empty_57, void %store_ln0, void %store_ln213, void %store_ln221"   --->   Operation 73 'load' 'p_load70' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %cmp_i_i362_i, void %bb1450, void %bb" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:112]   --->   Operation 74 'br' 'br_ln112' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %p_load70, void %branch5, i2, void %branch3, i2, void %branch4"   --->   Operation 75 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.69>
ST_6 : Operation 76 [1/1] (0.75ns)   --->   "%br_ln0 = br void %_Z20xFAverageGaussian3x3ILi1ELi0EEvPN9PixelTypeIXT0_EE4nameES3_S3_S3_.exit.i1348"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.75>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %p_load70, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 77 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.69>

State 7 <SV = 5> <Delay = 3.29>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln538_6 = zext i11 %empty_62"   --->   Operation 78 'zext' 'zext_ln538_6' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%buf_0_V_addr_4 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_6"   --->   Operation 79 'getelementptr' 'buf_0_V_addr_4' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_6"   --->   Operation 80 'getelementptr' 'buf_1_V_addr_3' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_6"   --->   Operation 81 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_1_V_addr_3"   --->   Operation 82 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb145045"   --->   Operation 83 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr_4"   --->   Operation 84 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb145045"   --->   Operation 85 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 == 0)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_2_V_addr_2"   --->   Operation 86 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb145045"   --->   Operation 87 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & !cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.94ns)   --->   "%tmp_V_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %gray_img_src_4362" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'tmp_V_7' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln538_5 = zext i11 %empty_62"   --->   Operation 89 'zext' 'zext_ln538_5' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_5"   --->   Operation 90 'getelementptr' 'buf_0_V_addr_3' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_5"   --->   Operation 91 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_5"   --->   Operation 92 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_7, i11 %buf_1_V_addr_2"   --->   Operation 93 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb41"   --->   Operation 94 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_7, i11 %buf_0_V_addr_3"   --->   Operation 95 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb41"   --->   Operation 96 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 == 0)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_7, i11 %buf_2_V_addr"   --->   Operation 97 'store' 'store_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb41"   --->   Operation 98 'br' 'br_ln324' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i & p_load70 != 0 & p_load70 != 1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.75ns)   --->   "%br_ln113 = br void %_Z20xFAverageGaussian3x3ILi1ELi0EEvPN9PixelTypeIXT0_EE4nameES3_S3_S3_.exit.i1348" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 99 'br' 'br_ln113' <Predicate = (!icmp_ln882_7 & cmp_i_i362_i)> <Delay = 0.75>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i11 %empty_62"   --->   Operation 100 'zext' 'zext_ln324' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%buf_0_V_addr_5 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln324"   --->   Operation 101 'getelementptr' 'buf_0_V_addr_5' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_5, void %store_ln324, void %store_ln324"   --->   Operation 102 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%buf_1_V_addr_4 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln324"   --->   Operation 103 'getelementptr' 'buf_1_V_addr_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 104 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%buf_2_V_addr_4 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln324"   --->   Operation 105 'getelementptr' 'buf_2_V_addr_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 106 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln874_9 = icmp_eq  i11 %empty_62, i11"   --->   Operation 107 'icmp' 'icmp_ln874_9' <Predicate = (!icmp_ln882_7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln874_9, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit225.i1349, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:127]   --->   Operation 108 'br' 'br_ln127' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.63>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%arrayidx25_i_i494_load_01405 = phi i8, void %.lr.ph802, i8 %call_ret, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 109 'phi' 'arrayidx25_i_i494_load_01405' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%A01 = phi i8, void %.lr.ph802, i8 %arrayidx25_i_i494_load_01405, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 110 'phi' 'A01' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%arrayidx14_i_i538_load_01401 = phi i8, void %.lr.ph802, i8 %src_buf2_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 111 'phi' 'arrayidx14_i_i538_load_01401' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%arrayidx10_i_i539_load_01399 = phi i8, void %.lr.ph802, i8 %arrayidx14_i_i538_load_01401, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 112 'phi' 'arrayidx10_i_i539_load_01399' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%i_op_assign = phi i8, void %.lr.ph802, i8 %src_buf1_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 113 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%A00 = phi i8, void %.lr.ph802, i8 %i_op_assign, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:121]   --->   Operation 114 'phi' 'A00' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%A2 = phi i10, void %.lr.ph802, i10 %phitmp4, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:51]   --->   Operation 115 'phi' 'A2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%buf2_V = phi i8 %tmp_V_7, void %bb41, i8, void %bb145045"   --->   Operation 116 'phi' 'buf2_V' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%p_load67 = load i2 %empty_58, void %store_ln0, void %store_ln213, void %store_ln221"   --->   Operation 117 'load' 'p_load67' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%p_load65 = load i2 %empty_59, void %store_ln0, void %store_ln213, void %store_ln221"   --->   Operation 118 'load' 'p_load65' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 119 [1/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_5, void %store_ln324, void %store_ln324"   --->   Operation 119 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 120 [1/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 120 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 121 [1/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_4, void %store_ln324, void %store_ln324"   --->   Operation 121 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_7)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 122 [1/1] (0.57ns)   --->   "%buf0_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load65"   --->   Operation 122 'mux' 'buf0_V' <Predicate = (!icmp_ln882_7)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.57ns)   --->   "%buf1_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load67"   --->   Operation 123 'mux' 'buf1_V' <Predicate = (!icmp_ln882_7)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%src_buf1_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf0_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:121]   --->   Operation 124 'call' 'src_buf1_V_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%src_buf2_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf1_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 125 'call' 'src_buf2_V_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%call_ret = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf2_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 126 'call' 'call_ret' <Predicate = (!icmp_ln882_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %A00" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 127 'zext' 'zext_ln45' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i8 %src_buf1_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 128 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %A01" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 129 'zext' 'zext_ln46' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1464_1 = zext i8 %call_ret"   --->   Operation 130 'zext' 'zext_ln1464_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1464_2 = zext i8 %src_buf2_V_2"   --->   Operation 131 'zext' 'zext_ln1464_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.90ns)   --->   "%A00_2 = add i9 %zext_ln46, i9 %zext_ln45" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 132 'add' 'A00_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %A00_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 133 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.90ns)   --->   "%add_ln49 = add i9 %zext_ln1464_1, i9 %zext_ln45_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 134 'add' 'add_ln49' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i9 %add_ln49" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 135 'zext' 'zext_ln49' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.92ns)   --->   "%A0_1 = add i10 %zext_ln46_1, i10 %zext_ln49" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 136 'add' 'A0_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %arrayidx10_i_i539_load_01399" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:47]   --->   Operation 137 'zext' 'zext_ln47' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %arrayidx25_i_i494_load_01405" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 138 'zext' 'zext_ln48' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i8 %i_op_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 139 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.90ns)   --->   "%add_ln48 = add i9 %zext_ln47, i9 %zext_ln48" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 140 'add' 'add_ln48' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %add_ln48" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 141 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.90ns)   --->   "%add_ln50_2 = add i9 %zext_ln1464_2, i9 %zext_ln48_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 142 'add' 'add_ln50_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i9 %add_ln50_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 143 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.92ns)   --->   "%add_ln50_3 = add i10 %zext_ln50_3, i10 %zext_ln50_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 144 'add' 'add_ln50_3' <Predicate = (!icmp_ln882_7)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%A1_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln50_3, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 145 'bitconcatenate' 'A1_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%A2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %arrayidx14_i_i538_load_01401, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:51]   --->   Operation 146 'bitconcatenate' 'A2_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i10 %A0_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 147 'zext' 'zext_ln52_4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i11 %A1_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 148 'zext' 'zext_ln52_5' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i10 %A2_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 149 'zext' 'zext_ln52_6' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.93ns)   --->   "%add_ln52_2 = add i11 %zext_ln52_4, i11 %zext_ln52_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 150 'add' 'add_ln52_2' <Predicate = (!icmp_ln882_7)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i11 %add_ln52_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 151 'zext' 'zext_ln52_7' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.94ns)   --->   "%add_ln52_3 = add i12 %zext_ln52_5, i12 %zext_ln52_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 152 'add' 'add_ln52_3' <Predicate = (!icmp_ln882_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln304_1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln52_3, i32, i32"   --->   Operation 153 'partselect' 'trunc_ln304_1' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%phitmp4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %src_buf2_V_2, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 154 'bitconcatenate' 'phitmp4' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln882_7)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.94>
ST_10 : Operation 156 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %gaussian_mat_4364, i8 %trunc_ln304_1" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 156 'write' 'write_ln167' <Predicate = (!icmp_ln874_9)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit300.i"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln874_9)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 4.73>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i8 %arrayidx25_i_i494_load_01405"   --->   Operation 158 'zext' 'zext_ln882' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i8 %A00"   --->   Operation 159 'zext' 'zext_ln882_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1464 = zext i8 %A01"   --->   Operation 160 'zext' 'zext_ln1464' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.90ns)   --->   "%A0 = add i9 %zext_ln1464, i9 %zext_ln882_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 161 'add' 'A0' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %i_op_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 162 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.90ns)   --->   "%add_ln50 = add i9 %zext_ln882, i9 %zext_ln50" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 163 'add' 'add_ln50' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %add_ln50" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 164 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i8 %arrayidx10_i_i539_load_01399" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 165 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.92ns)   --->   "%add_ln50_1 = add i10 %zext_ln50_2, i10 %zext_ln50_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 166 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%A1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln50_1, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 167 'bitconcatenate' 'A1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %A0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 168 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i11 %A1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 169 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i10 %A2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 170 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.93ns)   --->   "%add_ln52 = add i11 %zext_ln52, i11 %zext_ln52_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 171 'add' 'add_ln52' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i11 %add_ln52" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 172 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.94ns)   --->   "%add_ln52_1 = add i12 %zext_ln52_3, i12 %zext_ln52_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 173 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln52_1, i32, i32"   --->   Operation 174 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %gaussian_mat_4364, i8 %trunc_ln" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 175 'write' 'write_ln167' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_11 : Operation 176 [1/1] (0.97ns)   --->   "%add_ln695_9 = add i13 %empty_61, i13"   --->   Operation 176 'add' 'add_ln695_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.86ns)   --->   "%icmp_ln874_8 = icmp_eq  i13 %add_ln695_9, i13"   --->   Operation 177 'icmp' 'icmp_ln874_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.48ns)   --->   "%select_ln255 = select i1 %icmp_ln874_8, i13, i13 %add_ln695_9" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:255]   --->   Operation 178 'select' 'select_ln255' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.94ns)   --->   "%add_ln695_10 = add i11 %empty_60, i11"   --->   Operation 179 'add' 'add_ln695_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1081"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('add_ln695') [11]  (0.755 ns)

 <State 2>: 2.54ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [11]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr') [20]  (0 ns)
	'store' operation ('store_ln324') of constant 0 on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189 [21]  (1.35 ns)
	blocking operation 1.19 ns on control path)

 <State 3>: 3.3ns
The critical path consists of the following:
	fifo read on port 'gray_img_src_4362' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [22]  (1.95 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[1].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189 [24]  (1.35 ns)

 <State 4>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_60') with incoming values : ('add_ln695_10') [32]  (0.755 ns)

 <State 5>: 3.04ns
The critical path consists of the following:
	'phi' operation ('empty_61', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:255) with incoming values : ('select_ln255', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:255) [33]  (0 ns)
	'icmp' operation ('icmp_ln874') [54]  (0.862 ns)
	'select' operation ('select_ln221_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221) [57]  (0.264 ns)
	'store' operation ('store_ln221', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221) of variable 'select_ln221_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:221 on local variable 'empty_59' [58]  (1.18 ns)
	blocking operation 0.727 ns on control path)

 <State 6>: 1.19ns
The critical path consists of the following:
	'phi' operation ('empty_62') with incoming values : ('add_ln695_11') [72]  (0 ns)
	'add' operation ('add_ln695_11') [75]  (0.948 ns)
	blocking operation 0.243 ns on control path)

 <State 7>: 3.3ns
The critical path consists of the following:
	fifo read on port 'gray_img_src_4362' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [101]  (1.95 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[1].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189 [108]  (1.35 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('buf_0_V_addr_5') [123]  (0 ns)
	'load' operation ('buf_0_V_load') on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189 [124]  (1.35 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load') on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:189 [124]  (1.35 ns)
	'mux' operation ('buf0.V') [129]  (0.573 ns)
	'call' operation ('src_buf1.V[2]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:121) to 'xfExtractPixels<1, 1, 0>' [131]  (0 ns)
	'add' operation ('add_ln49', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49) [141]  (0.907 ns)
	'add' operation ('A0', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49) [143]  (0.921 ns)
	'add' operation ('add_ln52_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52) [157]  (0.934 ns)
	'add' operation ('add_ln52_3', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52) [159]  (0.948 ns)

 <State 10>: 1.95ns
The critical path consists of the following:
	fifo write on port 'gaussian_mat_4364' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [164]  (1.95 ns)

 <State 11>: 4.74ns
The critical path consists of the following:
	'add' operation ('A0', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:49) [173]  (0.907 ns)
	'add' operation ('add_ln52', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52) [183]  (0.934 ns)
	'add' operation ('add_ln52_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_averagegaussianmask.hpp:52) [185]  (0.948 ns)
	fifo write on port 'gaussian_mat_4364' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [187]  (1.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
