    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; CC_ISR
CC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CC_ISR__INTC_MASK EQU 0x10000
CC_ISR__INTC_NUMBER EQU 16
CC_ISR__INTC_PRIOR_MASK EQU 0xC0
CC_ISR__INTC_PRIOR_NUM EQU 3
CC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; QuadDec_cy_m0s8_tcpwm_1
QuadDec_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; phiA_In
phiA_In__0__DM__MASK EQU 0x38
phiA_In__0__DM__SHIFT EQU 3
phiA_In__0__DR EQU CYREG_PRT0_DR
phiA_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiA_In__0__HSIOM_MASK EQU 0x000000F0
phiA_In__0__HSIOM_SHIFT EQU 4
phiA_In__0__INTCFG EQU CYREG_PRT0_INTCFG
phiA_In__0__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA_In__0__MASK EQU 0x02
phiA_In__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA_In__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA_In__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA_In__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA_In__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA_In__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA_In__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA_In__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA_In__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA_In__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA_In__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA_In__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA_In__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA_In__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA_In__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA_In__0__PC EQU CYREG_PRT0_PC
phiA_In__0__PC2 EQU CYREG_PRT0_PC2
phiA_In__0__PORT EQU 0
phiA_In__0__PS EQU CYREG_PRT0_PS
phiA_In__0__SHIFT EQU 1
phiA_In__DR EQU CYREG_PRT0_DR
phiA_In__INTCFG EQU CYREG_PRT0_INTCFG
phiA_In__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA_In__MASK EQU 0x02
phiA_In__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA_In__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA_In__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA_In__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA_In__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA_In__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA_In__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA_In__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA_In__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA_In__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA_In__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA_In__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA_In__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA_In__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA_In__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA_In__PC EQU CYREG_PRT0_PC
phiA_In__PC2 EQU CYREG_PRT0_PC2
phiA_In__PORT EQU 0
phiA_In__PS EQU CYREG_PRT0_PS
phiA_In__SHIFT EQU 1

; phiB_In
phiB_In__0__DM__MASK EQU 0x07
phiB_In__0__DM__SHIFT EQU 0
phiB_In__0__DR EQU CYREG_PRT0_DR
phiB_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiB_In__0__HSIOM_MASK EQU 0x0000000F
phiB_In__0__HSIOM_SHIFT EQU 0
phiB_In__0__INTCFG EQU CYREG_PRT0_INTCFG
phiB_In__0__INTSTAT EQU CYREG_PRT0_INTSTAT
phiB_In__0__MASK EQU 0x01
phiB_In__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiB_In__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiB_In__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiB_In__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiB_In__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiB_In__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiB_In__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiB_In__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiB_In__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiB_In__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiB_In__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiB_In__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiB_In__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiB_In__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiB_In__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiB_In__0__PC EQU CYREG_PRT0_PC
phiB_In__0__PC2 EQU CYREG_PRT0_PC2
phiB_In__0__PORT EQU 0
phiB_In__0__PS EQU CYREG_PRT0_PS
phiB_In__0__SHIFT EQU 0
phiB_In__DR EQU CYREG_PRT0_DR
phiB_In__INTCFG EQU CYREG_PRT0_INTCFG
phiB_In__INTSTAT EQU CYREG_PRT0_INTSTAT
phiB_In__MASK EQU 0x01
phiB_In__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiB_In__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiB_In__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiB_In__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiB_In__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiB_In__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiB_In__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiB_In__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiB_In__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiB_In__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiB_In__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiB_In__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiB_In__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiB_In__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiB_In__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiB_In__PC EQU CYREG_PRT0_PC
phiB_In__PC2 EQU CYREG_PRT0_PC2
phiB_In__PORT EQU 0
phiB_In__PS EQU CYREG_PRT0_PS
phiB_In__SHIFT EQU 0

; phiA_Out
phiA_Out__0__DM__MASK EQU 0x07
phiA_Out__0__DM__SHIFT EQU 0
phiA_Out__0__DR EQU CYREG_PRT2_DR
phiA_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
phiA_Out__0__HSIOM_MASK EQU 0x0000000F
phiA_Out__0__HSIOM_SHIFT EQU 0
phiA_Out__0__INTCFG EQU CYREG_PRT2_INTCFG
phiA_Out__0__INTSTAT EQU CYREG_PRT2_INTSTAT
phiA_Out__0__MASK EQU 0x01
phiA_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiA_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiA_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiA_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiA_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiA_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiA_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiA_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiA_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiA_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiA_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiA_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiA_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiA_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiA_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiA_Out__0__PC EQU CYREG_PRT2_PC
phiA_Out__0__PC2 EQU CYREG_PRT2_PC2
phiA_Out__0__PORT EQU 2
phiA_Out__0__PS EQU CYREG_PRT2_PS
phiA_Out__0__SHIFT EQU 0
phiA_Out__DR EQU CYREG_PRT2_DR
phiA_Out__INTCFG EQU CYREG_PRT2_INTCFG
phiA_Out__INTSTAT EQU CYREG_PRT2_INTSTAT
phiA_Out__MASK EQU 0x01
phiA_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiA_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiA_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiA_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiA_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiA_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiA_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiA_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiA_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiA_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiA_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiA_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiA_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiA_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiA_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiA_Out__PC EQU CYREG_PRT2_PC
phiA_Out__PC2 EQU CYREG_PRT2_PC2
phiA_Out__PORT EQU 2
phiA_Out__PS EQU CYREG_PRT2_PS
phiA_Out__SHIFT EQU 0

; LED_GREEN
LED_GREEN__0__DM__MASK EQU 0x1C0
LED_GREEN__0__DM__SHIFT EQU 6
LED_GREEN__0__DR EQU CYREG_PRT0_DR
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_GREEN__0__HSIOM_MASK EQU 0x00000F00
LED_GREEN__0__HSIOM_SHIFT EQU 8
LED_GREEN__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_GREEN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_GREEN__0__MASK EQU 0x04
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__0__PC EQU CYREG_PRT0_PC
LED_GREEN__0__PC2 EQU CYREG_PRT0_PC2
LED_GREEN__0__PORT EQU 0
LED_GREEN__0__PS EQU CYREG_PRT0_PS
LED_GREEN__0__SHIFT EQU 2
LED_GREEN__DR EQU CYREG_PRT0_DR
LED_GREEN__INTCFG EQU CYREG_PRT0_INTCFG
LED_GREEN__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_GREEN__MASK EQU 0x04
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__PC EQU CYREG_PRT0_PC
LED_GREEN__PC2 EQU CYREG_PRT0_PC2
LED_GREEN__PORT EQU 0
LED_GREEN__PS EQU CYREG_PRT0_PS
LED_GREEN__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
