<dec f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.h' l='203' type='bool (*)(struct drm_i915_private *, struct intel_shared_dpll *, struct intel_dpll_hw_state *)'/>
<offset>192</offset>
<doc f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.h' l='196'>/**
	 * @get_hw_state:
	 *
	 * Hook for reading the values currently programmed to the DPLL
	 * registers. This is used for initial hw state readout and state
	 * verification after a mode set.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='8660' u='r' c='ironlake_get_pipe_config'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='9135' u='r' c='haswell_get_ddi_port_state'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='11623' u='r' c='verify_single_dpll_state'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='14958' u='r' c='intel_modeset_readout_hw_state'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='121' u='r' c='assert_shared_dpll'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='463' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='855' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='861' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='884' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1420' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1426' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1872' u='w'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='2394' u='w'/>
