Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 30 09:18:37 2016
| Host         : Turtle-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file clock_timing_summary_routed.rpt -rpx clock_timing_summary_routed.rpx
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: refTimer/freq_reg/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: secTimer/clk_div_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.873        0.000                      0                  307        0.117        0.000                      0                  307        4.500        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.873        0.000                      0                  307        0.117        0.000                      0                  307        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.018ns (22.313%)  route 3.544ns (77.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.982     9.641    ledpwm/JA[7]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  ledpwm/JA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.449    14.790    ledpwm/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  ledpwm/JA_reg[1]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y49         FDRE (Setup_fdre_C_R)       -0.429    14.514    ledpwm/JA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.018ns (23.102%)  route 3.389ns (76.898%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.826     9.485    ledpwm/JA[7]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  ledpwm/JA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    14.789    ledpwm/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  ledpwm/JA_reg[6]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.513    ledpwm/JA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.018ns (23.743%)  route 3.270ns (76.257%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.707     9.366    ledpwm/JA[7]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  ledpwm/JA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.449    14.790    ledpwm/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  ledpwm/JA_reg[2]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    14.419    ledpwm/JA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.018ns (23.743%)  route 3.270ns (76.257%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.707     9.366    ledpwm/JA[7]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  ledpwm/JA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.449    14.790    ledpwm/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  ledpwm/JA_reg[3]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    14.419    ledpwm/JA_reg[3]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.018ns (23.553%)  route 3.304ns (76.447%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.742     9.400    ledpwm/JA[7]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  ledpwm/JA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    14.789    ledpwm/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  ledpwm/JA_reg[4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.429    14.513    ledpwm/JA_reg[4]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.018ns (23.553%)  route 3.304ns (76.447%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.742     9.400    ledpwm/JA[7]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  ledpwm/JA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    14.789    ledpwm/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  ledpwm/JA_reg[5]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.429    14.513    ledpwm/JA_reg[5]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JA_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.018ns (24.678%)  route 3.107ns (75.322%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.545     9.203    ledpwm/JA[7]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  ledpwm/JA_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.447    14.788    ledpwm/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  ledpwm/JA_reg[7]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.512    ledpwm/JA_reg[7]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 ledpwm/width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/JB_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.018ns (24.678%)  route 3.107ns (75.322%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ledpwm/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  ledpwm/width_reg[0]/Q
                         net (fo=5, routed)           0.882     6.478    ledpwm/width_reg_n_0_[0]
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.152     6.630 f  ledpwm/JA[0]_i_2/O
                         net (fo=2, routed)           0.680     7.310    ledpwm/JA[0]_i_2_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.348     7.658 r  ledpwm/JA[7]_i_1/O
                         net (fo=20, routed)          1.545     9.203    ledpwm/JA[7]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  ledpwm/JB_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.447    14.788    ledpwm/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  ledpwm/JB_reg[4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.512    ledpwm/JB_reg[4]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 refTimer/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.828ns (21.849%)  route 2.962ns (78.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.565     5.086    refTimer/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  refTimer/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  refTimer/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    refTimer/count_reg_n_0_[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  refTimer/count[31]_i_11__0/O
                         net (fo=1, routed)           0.401     6.880    refTimer/count[31]_i_11__0_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  refTimer/count[31]_i_4__0/O
                         net (fo=2, routed)           0.935     7.938    refTimer/count[31]_i_4__0_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.062 r  refTimer/count[31]_i_1__0/O
                         net (fo=31, routed)          0.814     8.876    refTimer/freq
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    refTimer/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    refTimer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 refTimer/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.828ns (21.849%)  route 2.962ns (78.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.565     5.086    refTimer/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  refTimer/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  refTimer/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    refTimer/count_reg_n_0_[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  refTimer/count[31]_i_11__0/O
                         net (fo=1, routed)           0.401     6.880    refTimer/count[31]_i_11__0_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  refTimer/count[31]_i_4__0/O
                         net (fo=2, routed)           0.935     7.938    refTimer/count[31]_i_4__0_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.062 r  refTimer/count[31]_i_1__0/O
                         net (fo=31, routed)          0.814     8.876    refTimer/freq
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    refTimer/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    refTimer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 refTimer/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  refTimer/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    refTimer/count_reg_n_0_[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  refTimer/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    refTimer/count_reg[28]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  refTimer/count_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.936    refTimer/count_reg[31]_i_2__0_n_7
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 refTimer/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  refTimer/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    refTimer/count_reg_n_0_[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  refTimer/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    refTimer/count_reg[28]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  refTimer/count_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.947    refTimer/count_reg[31]_i_2__0_n_5
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 refTimer/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  refTimer/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    refTimer/count_reg_n_0_[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  refTimer/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    refTimer/count_reg[28]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  refTimer/count_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     1.972    refTimer/count_reg[31]_i_2__0_n_6
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  refTimer/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dbbtnU/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/last_btnU_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.131%)  route 0.354ns (62.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.555     1.438    dbbtnU/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  dbbtnU/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  dbbtnU/btnOut_reg/Q
                         net (fo=4, routed)           0.354     1.956    ledpwm/db_btnU
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.001 r  ledpwm/last_btnU_i_1/O
                         net (fo=1, routed)           0.000     2.001    ledpwm/last_btnU_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  ledpwm/last_btnU_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.824     1.951    ledpwm/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  ledpwm/last_btnU_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     1.823    ledpwm/last_btnU_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbbtnR/btnFilter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnR/btnFilter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.433%)  route 0.144ns (50.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.562     1.445    dbbtnR/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  dbbtnR/btnFilter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dbbtnR/btnFilter_reg[0]/Q
                         net (fo=3, routed)           0.144     1.730    dbbtnR/p_0_in[1]
    SLICE_X48Y34         FDRE                                         r  dbbtnR/btnFilter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.957    dbbtnR/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  dbbtnR/btnFilter_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.075     1.533    dbbtnR/btnFilter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbbtnR/btnFilter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnR/btnFilter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.368%)  route 0.145ns (50.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.562     1.445    dbbtnR/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  dbbtnR/btnFilter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dbbtnR/btnFilter_reg[5]/Q
                         net (fo=3, routed)           0.145     1.731    dbbtnR/p_0_in[6]
    SLICE_X48Y35         FDRE                                         r  dbbtnR/btnFilter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.831     1.958    dbbtnR/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  dbbtnR/btnFilter_reg[6]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.070     1.528    dbbtnR/btnFilter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbbtnD/btnFilter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnD/btnFilter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.368%)  route 0.145ns (50.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.554     1.437    dbbtnD/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  dbbtnD/btnFilter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dbbtnD/btnFilter_reg[11]/Q
                         net (fo=3, routed)           0.145     1.723    dbbtnD/p_0_in[12]
    SLICE_X36Y29         FDRE                                         r  dbbtnD/btnFilter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.821     1.948    dbbtnD/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  dbbtnD/btnFilter_reg[12]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.070     1.520    dbbtnD/btnFilter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbbtnR/btnFilter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnR/btnFilter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.303%)  route 0.145ns (50.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.561     1.444    dbbtnR/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  dbbtnR/btnFilter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dbbtnR/btnFilter_reg[11]/Q
                         net (fo=3, routed)           0.145     1.730    dbbtnR/p_0_in[12]
    SLICE_X48Y33         FDRE                                         r  dbbtnR/btnFilter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.829     1.956    dbbtnR/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  dbbtnR/btnFilter_reg[12]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     1.527    dbbtnR/btnFilter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbbtnU/btnFilter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbbtnU/btnFilter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.554     1.437    dbbtnU/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  dbbtnU/btnFilter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dbbtnU/btnFilter_reg[11]/Q
                         net (fo=3, routed)           0.139     1.717    dbbtnU/p_0_in[12]
    SLICE_X38Y29         FDRE                                         r  dbbtnU/btnFilter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.821     1.948    dbbtnU/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  dbbtnU/btnFilter_reg[12]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.059     1.509    dbbtnU/btnFilter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ledpwm/last_btnD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledpwm/last_btnD_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.558     1.441    ledpwm/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ledpwm/last_btnD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ledpwm/last_btnD_reg/Q
                         net (fo=2, routed)           0.116     1.698    ledpwm/last_btnD_reg_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.743 r  ledpwm/last_btnD_i_1/O
                         net (fo=1, routed)           0.000     1.743    ledpwm/last_btnD_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  ledpwm/last_btnD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.825     1.952    ledpwm/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ledpwm/last_btnD_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.091     1.532    ledpwm/last_btnD_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y33   dbbtnR/btnFilter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y33   dbbtnR/btnFilter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y34   dbbtnR/btnFilter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y34   dbbtnR/btnFilter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y34   dbbtnR/btnFilter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y35   dbbtnR/btnFilter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y35   dbbtnR/btnFilter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y35   dbbtnR/btnFilter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y35   dbbtnR/btnFilter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   dbbtnR/btnFilter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   dbbtnR/btnFilter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   dbbtnR/btnFilter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   dbbtnR/btnFilter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   dbbtnR/btnFilter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   dbbtnR/btnFilter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   refTimer/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   refTimer/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   refTimer/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   refTimer/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y33   dbbtnR/btnFilter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y33   dbbtnR/btnFilter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   ledpwm/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   ledpwm/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   ledpwm/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   ledpwm/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   ledpwm/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   ledpwm/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   ledpwm/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   ledpwm/count_reg[16]/C



