#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 20 22:42:01 2019
# Process ID: 18968
# Current directory: C:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.runs/design_1_positionCtrl_0_0_synth_1
# Command line: vivado.exe -log design_1_positionCtrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_positionCtrl_0_0.tcl
# Log file: C:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.runs/design_1_positionCtrl_0_0_synth_1/design_1_positionCtrl_0_0.vds
# Journal file: C:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.runs/design_1_positionCtrl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_positionCtrl_0_0.tcl -notrace
Command: synth_design -top design_1_positionCtrl_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.547 ; gain = 95.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_positionCtrl_0_0' [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ip/design_1_positionCtrl_0_0/synth/design_1_positionCtrl_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'positionCtrl' [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:12]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:171]
INFO: [Synth 8-6157] synthesizing module 'positionCtrl_CTRL_s_axi' [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 14'b00000000000000 
	Parameter ADDR_GIE bound to: 14'b00000000000100 
	Parameter ADDR_IER bound to: 14'b00000000001000 
	Parameter ADDR_ISR bound to: 14'b00000000001100 
	Parameter ADDR_PMOD_DATA_BASE bound to: 14'b10000000000000 
	Parameter ADDR_PMOD_DATA_HIGH bound to: 14'b11111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'positionCtrl_CTRL_s_axi_ram' [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl_CTRL_s_axi.v:411]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'positionCtrl_CTRL_s_axi_ram' (1#1) [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl_CTRL_s_axi.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl_CTRL_s_axi.v:235]
WARNING: [Synth 8-6014] Unused sequential element int_pmod_data_shift_reg was removed.  [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl_CTRL_s_axi.v:401]
INFO: [Synth 8-6155] done synthesizing module 'positionCtrl_CTRL_s_axi' (2#1) [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl_CTRL_s_axi.v:9]
WARNING: [Synth 8-350] instance 'positionCtrl_CTRL_s_axi_U' of module 'positionCtrl_CTRL_s_axi' requires 29 connections, but only 25 given [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
INFO: [Synth 8-6155] done synthesizing module 'positionCtrl' (3#1) [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_positionCtrl_0_0' (4#1) [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ip/design_1_positionCtrl_0_0/synth/design_1_positionCtrl_0_0.v:59]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_AWREADY
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_WREADY
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_ARREADY
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RVALID
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[31]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[30]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[29]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[28]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[27]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[26]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[25]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[24]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[23]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[22]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[21]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[20]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[19]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[18]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[17]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[16]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[15]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[14]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[13]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[12]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[11]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[10]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[9]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[8]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[7]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[6]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[5]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[4]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[3]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[2]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[1]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RDATA[0]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RLAST
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RID[0]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RUSER[0]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RRESP[1]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_RRESP[0]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_BVALID
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_BRESP[1]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_BRESP[0]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_BID[0]
WARNING: [Synth 8-3331] design positionCtrl has unconnected port m_axi_CTRL_BUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 501.902 ; gain = 145.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[11] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[10] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[9] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[8] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[7] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[6] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[5] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[4] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[3] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[2] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[1] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_address0[0] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_ce0 to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_we0 to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[15] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[14] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[13] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[12] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[11] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[10] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[9] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[8] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[7] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[6] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[5] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[4] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[3] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[2] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[1] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
WARNING: [Synth 8-3295] tying undriven pin positionCtrl_CTRL_s_axi_U:pmod_data_d0[0] to constant 0 [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ipshared/3894/hdl/verilog/positionCtrl.v:184]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 501.902 ; gain = 145.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 501.902 ; gain = 145.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ip/design_1_positionCtrl_0_0/constraints/positionCtrl_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.srcs/sources_1/bd/design_1/ip/design_1_positionCtrl_0_0/constraints/positionCtrl_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.runs/design_1_positionCtrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.runs/design_1_positionCtrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 856.906 ; gain = 1.500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 856.906 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 856.906 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/c7jeff/Desktop/Software/multi-rotor-on-FPGA/temp/Pmod_NAV/SPI_TEST/SPI_TEST.runs/design_1_positionCtrl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 856.906 ; gain = 500.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'positionCtrl_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'positionCtrl_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'positionCtrl_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'positionCtrl_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 856.906 ; gain = 500.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module positionCtrl_CTRL_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module positionCtrl_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module positionCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
