TimeQuest Timing Analyzer report for DSP
Wed May 23 10:32:53 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DSP                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DSP.sdc       ; OK     ; Wed May 23 10:32:51 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 488.281 ; 2.05 MHz  ; 0.000 ; 244.140 ; 50.00      ; 3125      ; 128         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 77.48 MHz ; 77.48 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 475.375 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; CLOCK_50                                         ; 9.747   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 243.801 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 475.375 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 12.841     ;
; 475.498 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 12.718     ;
; 475.527 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.045     ; 12.704     ;
; 475.650 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.045     ; 12.581     ;
; 475.787 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst7|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 12.448     ;
; 475.862 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst10|test     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.074     ; 12.340     ;
; 475.910 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst7|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 12.325     ;
; 475.985 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst10|test     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.074     ; 12.217     ;
; 476.143 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.056     ; 12.077     ;
; 476.164 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.057     ; 12.055     ;
; 476.266 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.056     ; 11.954     ;
; 476.275 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst7|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.063     ; 11.938     ;
; 476.287 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.057     ; 11.932     ;
; 476.398 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst7|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.063     ; 11.815     ;
; 476.418 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 11.792     ;
; 476.434 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.074     ; 11.768     ;
; 476.434 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|enable12  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.074     ; 11.768     ;
; 476.480 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 11.738     ;
; 476.529 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 11.681     ;
; 476.541 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 11.669     ;
; 476.557 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.074     ; 11.645     ;
; 476.557 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|enable12  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.074     ; 11.645     ;
; 476.589 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.056     ; 11.631     ;
; 476.603 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 11.615     ;
; 476.639 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 11.578     ;
; 476.646 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 11.572     ;
; 476.652 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 11.558     ;
; 476.675 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 11.535     ;
; 476.686 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.063     ; 11.527     ;
; 476.712 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.056     ; 11.508     ;
; 476.762 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 11.455     ;
; 476.769 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 11.449     ;
; 476.790 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 11.427     ;
; 476.798 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 11.412     ;
; 476.809 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.063     ; 11.404     ;
; 476.857 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.358     ;
; 476.866 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.349     ;
; 476.879 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.336     ;
; 476.895 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.329     ;
; 476.913 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 11.304     ;
; 476.929 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.295     ;
; 476.980 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.235     ;
; 476.989 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.226     ;
; 477.002 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.213     ;
; 477.018 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.206     ;
; 477.027 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.197     ;
; 477.032 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.192     ;
; 477.033 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.191     ;
; 477.044 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.171     ;
; 477.052 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.172     ;
; 477.066 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 11.162     ;
; 477.067 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 11.161     ;
; 477.099 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.116     ;
; 477.104 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.111     ;
; 477.150 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.074     ;
; 477.155 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.069     ;
; 477.156 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 11.068     ;
; 477.159 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 11.058     ;
; 477.167 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 11.048     ;
; 477.180 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 11.045     ;
; 477.183 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 11.042     ;
; 477.189 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 11.039     ;
; 477.190 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 11.038     ;
; 477.222 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.993     ;
; 477.227 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.065     ; 10.984     ;
; 477.227 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.988     ;
; 477.233 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.982     ;
; 477.235 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.980     ;
; 477.245 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.057     ; 10.974     ;
; 477.249 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.068     ; 10.959     ;
; 477.250 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.965     ;
; 477.282 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 10.935     ;
; 477.284 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 10.933     ;
; 477.285 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 10.932     ;
; 477.286 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 10.924     ;
; 477.301 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 10.924     ;
; 477.303 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 10.922     ;
; 477.306 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 10.919     ;
; 477.350 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.065     ; 10.861     ;
; 477.356 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.859     ;
; 477.358 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.857     ;
; 477.368 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.057     ; 10.851     ;
; 477.371 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.068     ; 10.837     ;
; 477.372 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.068     ; 10.836     ;
; 477.373 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.068     ; 10.835     ;
; 477.373 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.061     ; 10.842     ;
; 477.379 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.068     ; 10.829     ;
; 477.391 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.827     ;
; 477.392 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.826     ;
; 477.394 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst10|n[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.069     ; 10.813     ;
; 477.395 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.065     ; 10.816     ;
; 477.407 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 10.810     ;
; 477.408 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 10.809     ;
; 477.409 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 10.801     ;
; 477.424 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 10.801     ;
; 477.427 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.051     ; 10.798     ;
; 477.431 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.065     ; 10.780     ;
; 477.431 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 10.779     ;
; 477.433 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.066     ; 10.777     ;
; 477.437 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.055     ; 10.784     ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.357 ; BP_v1:inst5|el1[1]~_Duplicate_1  ; BP_v1:inst5|el1[1]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst5|el1[9]~_Duplicate_1  ; BP_v1:inst5|el1[9]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst5|el1[10]~_Duplicate_1 ; BP_v1:inst5|el1[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst5|el2[9]~_Duplicate_1  ; BP_v1:inst5|el2[9]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst5|el2[10]~_Duplicate_1 ; BP_v1:inst5|el2[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst5|s2_16[9]             ; BP_v1:inst5|s2_16[9]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst5|s2_16[10]            ; BP_v1:inst5|s2_16[10]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[31]             ; BP_v1:inst7|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[19]             ; BP_v1:inst7|X_32[19]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[18]             ; BP_v1:inst7|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[17]             ; BP_v1:inst7|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[16]             ; BP_v1:inst7|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[15]             ; BP_v1:inst7|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[14]             ; BP_v1:inst7|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[13]             ; BP_v1:inst7|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[12]             ; BP_v1:inst7|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[11]             ; BP_v1:inst7|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|X_32[10]             ; BP_v1:inst7|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst7|el2[15]~_Duplicate_1 ; BP_v1:inst7|el2[15]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[31]             ; BP_v1:inst9|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[30]             ; BP_v1:inst9|X_32[30]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[29]             ; BP_v1:inst9|X_32[29]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[28]             ; BP_v1:inst9|X_32[28]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[27]             ; BP_v1:inst9|X_32[27]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[26]             ; BP_v1:inst9|X_32[26]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[25]             ; BP_v1:inst9|X_32[25]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[24]             ; BP_v1:inst9|X_32[24]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[23]             ; BP_v1:inst9|X_32[23]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[22]             ; BP_v1:inst9|X_32[22]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[21]             ; BP_v1:inst9|X_32[21]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[20]             ; BP_v1:inst9|X_32[20]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[14]             ; BP_v1:inst9|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[13]             ; BP_v1:inst9|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[12]             ; BP_v1:inst9|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[11]             ; BP_v1:inst9|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[10]             ; BP_v1:inst9|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[8]              ; BP_v1:inst9|X_32[8]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[6]              ; BP_v1:inst9|X_32[6]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[5]              ; BP_v1:inst9|X_32[5]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[4]              ; BP_v1:inst9|X_32[4]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[3]              ; BP_v1:inst9|X_32[3]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[2]              ; BP_v1:inst9|X_32[2]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[1]              ; BP_v1:inst9|X_32[1]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|X_32[0]              ; BP_v1:inst9|X_32[0]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|el1[11]~_Duplicate_1 ; BP_v1:inst9|el1[11]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|el1[12]~_Duplicate_1 ; BP_v1:inst9|el1[12]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|el1[13]~_Duplicate_1 ; BP_v1:inst9|el1[13]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|el2[15]~_Duplicate_1 ; BP_v1:inst9|el2[15]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|s2_16[15]            ; BP_v1:inst9|s2_16[15]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|s2_16[13]            ; BP_v1:inst9|s2_16[13]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst9|s2_16[11]            ; BP_v1:inst9|s2_16[11]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el1[0]~_Duplicate_1  ; BP_v1:inst3|el1[0]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el1[1]~_Duplicate_1  ; BP_v1:inst3|el1[1]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el1[4]~_Duplicate_1  ; BP_v1:inst3|el1[4]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el1[12]~_Duplicate_1 ; BP_v1:inst3|el1[12]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el1[14]~_Duplicate_1 ; BP_v1:inst3|el1[14]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el2[0]~_Duplicate_1  ; BP_v1:inst3|el2[0]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el2[1]~_Duplicate_1  ; BP_v1:inst3|el2[1]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el2[4]~_Duplicate_1  ; BP_v1:inst3|el2[4]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el2[6]~_Duplicate_1  ; BP_v1:inst3|el2[6]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el2[12]~_Duplicate_1 ; BP_v1:inst3|el2[12]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|el2[14]~_Duplicate_1 ; BP_v1:inst3|el2[14]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|s2_16[4]             ; BP_v1:inst3|s2_16[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|s2_16[1]             ; BP_v1:inst3|s2_16[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|s2_16[0]             ; BP_v1:inst3|s2_16[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|s2_16[12]            ; BP_v1:inst3|s2_16[12]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|s2_16[6]             ; BP_v1:inst3|s2_16[6]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst3|s2_16[14]            ; BP_v1:inst3|s2_16[14]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[31]             ; BP_v1:inst6|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[30]             ; BP_v1:inst6|X_32[30]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[29]             ; BP_v1:inst6|X_32[29]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[28]             ; BP_v1:inst6|X_32[28]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[27]             ; BP_v1:inst6|X_32[27]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[26]             ; BP_v1:inst6|X_32[26]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[25]             ; BP_v1:inst6|X_32[25]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[24]             ; BP_v1:inst6|X_32[24]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[23]             ; BP_v1:inst6|X_32[23]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[22]             ; BP_v1:inst6|X_32[22]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[21]             ; BP_v1:inst6|X_32[21]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[20]             ; BP_v1:inst6|X_32[20]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[19]             ; BP_v1:inst6|X_32[19]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[18]             ; BP_v1:inst6|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[17]             ; BP_v1:inst6|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[16]             ; BP_v1:inst6|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[15]             ; BP_v1:inst6|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[14]             ; BP_v1:inst6|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[13]             ; BP_v1:inst6|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[12]             ; BP_v1:inst6|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[11]             ; BP_v1:inst6|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[10]             ; BP_v1:inst6|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|X_32[8]              ; BP_v1:inst6|X_32[8]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|el1[0]~_Duplicate_1  ; BP_v1:inst6|el1[0]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|el2[0]~_Duplicate_1  ; BP_v1:inst6|el2[0]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|el2[7]~_Duplicate_1  ; BP_v1:inst6|el2[7]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|el2[8]~_Duplicate_1  ; BP_v1:inst6|el2[8]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|s2_16[7]             ; BP_v1:inst6|s2_16[7]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|s2_16[0]             ; BP_v1:inst6|s2_16[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|s2_16[5]             ; BP_v1:inst6|s2_16[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst6|s2_16[8]             ; BP_v1:inst6|s2_16[8]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BP_v1:inst8|X_32[31]             ; BP_v1:inst8|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 84.69 MHz ; 84.69 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 476.473 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; CLOCK_50                                         ; 9.709   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 243.827 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 476.473 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 11.750     ;
; 476.611 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 11.625     ;
; 476.635 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 11.588     ;
; 476.773 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 11.463     ;
; 476.853 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst7|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.035     ; 11.388     ;
; 476.925 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst10|test     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.064     ; 11.287     ;
; 477.015 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst7|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.035     ; 11.226     ;
; 477.087 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst10|test     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.064     ; 11.125     ;
; 477.184 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 11.046     ;
; 477.201 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.049     ; 11.026     ;
; 477.346 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.884     ;
; 477.363 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.049     ; 10.864     ;
; 477.367 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst7|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.855     ;
; 477.449 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.064     ; 10.763     ;
; 477.449 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|enable12  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.064     ; 10.763     ;
; 477.470 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.748     ;
; 477.519 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 10.707     ;
; 477.529 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst7|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.693     ;
; 477.562 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.656     ;
; 477.611 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.064     ; 10.601     ;
; 477.611 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|enable12  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.064     ; 10.601     ;
; 477.622 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 10.606     ;
; 477.632 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.586     ;
; 477.646 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 10.580     ;
; 477.667 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 10.559     ;
; 477.681 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 10.545     ;
; 477.686 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.056     ; 10.534     ;
; 477.697 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.521     ;
; 477.724 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.494     ;
; 477.784 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 10.444     ;
; 477.796 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 10.428     ;
; 477.808 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 10.418     ;
; 477.829 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 10.397     ;
; 477.848 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.056     ; 10.372     ;
; 477.859 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.363     ;
; 477.859 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 10.359     ;
; 477.888 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.334     ;
; 477.893 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.329     ;
; 477.895 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.335     ;
; 477.929 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.301     ;
; 477.958 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 10.266     ;
; 478.001 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.221     ;
; 478.008 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.222     ;
; 478.014 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.216     ;
; 478.015 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.215     ;
; 478.021 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.201     ;
; 478.048 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.043     ; 10.185     ;
; 478.050 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.172     ;
; 478.053 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.043     ; 10.180     ;
; 478.055 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.167     ;
; 478.057 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.173     ;
; 478.081 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 10.142     ;
; 478.088 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 10.135     ;
; 478.091 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.139     ;
; 478.156 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 10.068     ;
; 478.157 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 10.078     ;
; 478.161 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 10.074     ;
; 478.163 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.059     ;
; 478.170 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.060     ;
; 478.176 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.054     ;
; 478.177 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.046     ; 10.053     ;
; 478.191 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.031     ;
; 478.197 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 10.026     ;
; 478.197 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 10.025     ;
; 478.200 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 10.023     ;
; 478.210 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.043     ; 10.023     ;
; 478.214 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 10.002     ;
; 478.215 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.043     ; 10.018     ;
; 478.224 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.049     ; 10.003     ;
; 478.243 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 9.980      ;
; 478.250 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 9.973      ;
; 478.256 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.057     ; 9.963      ;
; 478.264 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 9.960      ;
; 478.265 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 9.959      ;
; 478.269 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 9.966      ;
; 478.318 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.052     ; 9.906      ;
; 478.319 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 9.916      ;
; 478.320 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 9.896      ;
; 478.323 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 9.893      ;
; 478.323 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 9.912      ;
; 478.329 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 9.893      ;
; 478.329 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 9.887      ;
; 478.353 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 9.869      ;
; 478.358 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 9.868      ;
; 478.359 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.050     ; 9.867      ;
; 478.359 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 9.864      ;
; 478.359 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 9.863      ;
; 478.362 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.053     ; 9.861      ;
; 478.364 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst10|n[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.059     ; 9.853      ;
; 478.371 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 9.847      ;
; 478.374 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.058     ; 9.844      ;
; 478.376 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.054     ; 9.846      ;
; 478.376 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.060     ; 9.840      ;
; 478.377 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 9.858      ;
; 478.386 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 9.842      ;
; 478.386 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 9.842      ;
; 478.386 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.049     ; 9.841      ;
; 478.390 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 9.838      ;
; 478.391 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 9.837      ;
; 478.392 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.048     ; 9.836      ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.311 ; BP_v1:inst7|X_32[31]             ; BP_v1:inst7|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[19]             ; BP_v1:inst7|X_32[19]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[18]             ; BP_v1:inst7|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[17]             ; BP_v1:inst7|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[16]             ; BP_v1:inst7|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[15]             ; BP_v1:inst7|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[14]             ; BP_v1:inst7|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[13]             ; BP_v1:inst7|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[12]             ; BP_v1:inst7|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[11]             ; BP_v1:inst7|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst7|X_32[10]             ; BP_v1:inst7|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[31]             ; BP_v1:inst9|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[30]             ; BP_v1:inst9|X_32[30]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[29]             ; BP_v1:inst9|X_32[29]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[28]             ; BP_v1:inst9|X_32[28]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[27]             ; BP_v1:inst9|X_32[27]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[26]             ; BP_v1:inst9|X_32[26]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[25]             ; BP_v1:inst9|X_32[25]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[24]             ; BP_v1:inst9|X_32[24]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[23]             ; BP_v1:inst9|X_32[23]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[22]             ; BP_v1:inst9|X_32[22]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[21]             ; BP_v1:inst9|X_32[21]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[20]             ; BP_v1:inst9|X_32[20]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[14]             ; BP_v1:inst9|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[13]             ; BP_v1:inst9|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[12]             ; BP_v1:inst9|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[11]             ; BP_v1:inst9|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[10]             ; BP_v1:inst9|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[8]              ; BP_v1:inst9|X_32[8]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[6]              ; BP_v1:inst9|X_32[6]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[5]              ; BP_v1:inst9|X_32[5]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[4]              ; BP_v1:inst9|X_32[4]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[3]              ; BP_v1:inst9|X_32[3]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[2]              ; BP_v1:inst9|X_32[2]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[1]              ; BP_v1:inst9|X_32[1]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|X_32[0]              ; BP_v1:inst9|X_32[0]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst9|el2[13]~_Duplicate_1 ; BP_v1:inst9|el2[13]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|X_32[19]             ; BP_v1:inst3|X_32[19]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|X_32[18]             ; BP_v1:inst3|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|X_32[17]             ; BP_v1:inst3|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|X_32[16]             ; BP_v1:inst3|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|X_32[15]             ; BP_v1:inst3|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|X_32[14]             ; BP_v1:inst3|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|el1[3]~_Duplicate_1  ; BP_v1:inst3|el1[3]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|el1[5]~_Duplicate_1  ; BP_v1:inst3|el1[5]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|el1[8]~_Duplicate_1  ; BP_v1:inst3|el1[8]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|el2[1]~_Duplicate_1  ; BP_v1:inst3|el2[1]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|s2_16[8]             ; BP_v1:inst3|s2_16[8]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|s2_16[3]             ; BP_v1:inst3|s2_16[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst3|s2_16[5]             ; BP_v1:inst3|s2_16[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[31]             ; BP_v1:inst4|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[30]             ; BP_v1:inst4|X_32[30]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[29]             ; BP_v1:inst4|X_32[29]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[28]             ; BP_v1:inst4|X_32[28]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[27]             ; BP_v1:inst4|X_32[27]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[26]             ; BP_v1:inst4|X_32[26]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[25]             ; BP_v1:inst4|X_32[25]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[24]             ; BP_v1:inst4|X_32[24]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[23]             ; BP_v1:inst4|X_32[23]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[22]             ; BP_v1:inst4|X_32[22]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[21]             ; BP_v1:inst4|X_32[21]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|X_32[20]             ; BP_v1:inst4|X_32[20]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el1[6]~_Duplicate_1  ; BP_v1:inst4|el1[6]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el1[7]~_Duplicate_1  ; BP_v1:inst4|el1[7]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el1[10]~_Duplicate_1 ; BP_v1:inst4|el1[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el1[11]~_Duplicate_1 ; BP_v1:inst4|el1[11]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el1[14]~_Duplicate_1 ; BP_v1:inst4|el1[14]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el2[6]~_Duplicate_1  ; BP_v1:inst4|el2[6]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el2[8]~_Duplicate_1  ; BP_v1:inst4|el2[8]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el2[10]~_Duplicate_1 ; BP_v1:inst4|el2[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el2[11]~_Duplicate_1 ; BP_v1:inst4|el2[11]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|el2[14]~_Duplicate_1 ; BP_v1:inst4|el2[14]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|s2_16[8]             ; BP_v1:inst4|s2_16[8]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|s2_16[10]            ; BP_v1:inst4|s2_16[10]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|s2_16[11]            ; BP_v1:inst4|s2_16[11]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|s2_16[14]            ; BP_v1:inst4|s2_16[14]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst4|s2_16[6]             ; BP_v1:inst4|s2_16[6]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[31]             ; BP_v1:inst6|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[18]             ; BP_v1:inst6|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[17]             ; BP_v1:inst6|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[16]             ; BP_v1:inst6|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[15]             ; BP_v1:inst6|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[14]             ; BP_v1:inst6|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[13]             ; BP_v1:inst6|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[12]             ; BP_v1:inst6|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[11]             ; BP_v1:inst6|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[10]             ; BP_v1:inst6|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|X_32[8]              ; BP_v1:inst6|X_32[8]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el1[0]~_Duplicate_1  ; BP_v1:inst6|el1[0]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el1[2]~_Duplicate_1  ; BP_v1:inst6|el1[2]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el1[5]~_Duplicate_1  ; BP_v1:inst6|el1[5]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el1[7]~_Duplicate_1  ; BP_v1:inst6|el1[7]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el1[9]~_Duplicate_1  ; BP_v1:inst6|el1[9]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[0]~_Duplicate_1  ; BP_v1:inst6|el2[0]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[2]~_Duplicate_1  ; BP_v1:inst6|el2[2]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[5]~_Duplicate_1  ; BP_v1:inst6|el2[5]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[7]~_Duplicate_1  ; BP_v1:inst6|el2[7]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[9]~_Duplicate_1  ; BP_v1:inst6|el2[9]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[14]~_Duplicate_1 ; BP_v1:inst6|el2[14]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BP_v1:inst6|el2[15]~_Duplicate_1 ; BP_v1:inst6|el2[15]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 480.524 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; CLOCK_50                                         ; 9.416   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 243.921 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 480.524 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.035     ; 7.709      ;
; 480.579 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.035     ; 7.654      ;
; 480.605 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.024     ; 7.639      ;
; 480.660 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.024     ; 7.584      ;
; 480.776 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst7|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.021     ; 7.471      ;
; 480.831 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst10|test     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 7.396      ;
; 480.831 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst7|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.021     ; 7.416      ;
; 480.886 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst10|test     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 7.341      ;
; 480.992 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.027     ; 7.249      ;
; 481.010 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 7.228      ;
; 481.040 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst7|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 7.194      ;
; 481.047 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.027     ; 7.194      ;
; 481.065 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 7.173      ;
; 481.076 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.039     ; 7.153      ;
; 481.095 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst7|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 7.139      ;
; 481.131 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.039     ; 7.098      ;
; 481.133 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 7.104      ;
; 481.145 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.039     ; 7.084      ;
; 481.157 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 7.070      ;
; 481.157 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|enable12  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 7.070      ;
; 481.188 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 7.049      ;
; 481.200 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.039     ; 7.029      ;
; 481.212 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 7.015      ;
; 481.212 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|enable12  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.041     ; 7.015      ;
; 481.221 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 7.017      ;
; 481.235 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 7.002      ;
; 481.256 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.036     ; 6.976      ;
; 481.258 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst4|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.039     ; 6.971      ;
; 481.274 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 6.963      ;
; 481.276 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.962      ;
; 481.290 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 6.947      ;
; 481.311 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.036     ; 6.921      ;
; 481.313 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst4|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.039     ; 6.916      ;
; 481.329 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|test      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 6.908      ;
; 481.337 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.898      ;
; 481.384 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.850      ;
; 481.392 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.843      ;
; 481.393 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.841      ;
; 481.402 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.832      ;
; 481.417 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.823      ;
; 481.435 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.805      ;
; 481.439 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.795      ;
; 481.448 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.786      ;
; 481.457 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.777      ;
; 481.468 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.025     ; 6.775      ;
; 481.471 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.763      ;
; 481.472 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.768      ;
; 481.474 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.025     ; 6.769      ;
; 481.490 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.750      ;
; 481.495 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.745      ;
; 481.501 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.739      ;
; 481.502 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst5|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.738      ;
; 481.523 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.025     ; 6.720      ;
; 481.526 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.708      ;
; 481.529 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.025     ; 6.714      ;
; 481.549 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.687      ;
; 481.550 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.690      ;
; 481.551 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.685      ;
; 481.556 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.684      ;
; 481.557 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst5|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.028     ; 6.683      ;
; 481.583 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.652      ;
; 481.585 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst8|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.649      ;
; 481.588 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.657      ;
; 481.591 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.654      ;
; 481.604 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.632      ;
; 481.606 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.630      ;
; 481.608 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 6.629      ;
; 481.617 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 6.611      ;
; 481.623 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.029     ; 6.616      ;
; 481.627 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.609      ;
; 481.628 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.035     ; 6.605      ;
; 481.629 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.607      ;
; 481.638 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.597      ;
; 481.640 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst8|s1_16[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.034     ; 6.594      ;
; 481.643 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.602      ;
; 481.646 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.599      ;
; 481.652 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.593      ;
; 481.655 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.580      ;
; 481.657 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.578      ;
; 481.663 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.031     ; 6.574      ;
; 481.672 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 6.556      ;
; 481.678 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst9|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.029     ; 6.561      ;
; 481.682 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.554      ;
; 481.683 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.035     ; 6.550      ;
; 481.684 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst6|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.552      ;
; 481.685 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 6.543      ;
; 481.690 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 6.538      ;
; 481.696 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.040     ; 6.532      ;
; 481.700 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.538      ;
; 481.702 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.536      ;
; 481.707 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.531      ;
; 481.707 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.538      ;
; 481.708 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.530      ;
; 481.708 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.530      ;
; 481.708 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst9|s1_16[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.032     ; 6.528      ;
; 481.709 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.529      ;
; 481.709 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst6|s2_16[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.030     ; 6.529      ;
; 481.710 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.525      ;
; 481.712 ; BP_v1:inst10|n_sub[1] ; BP_v1:inst3|s1_16[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.033     ; 6.523      ;
; 481.726 ; BP_v1:inst10|n_sub[0] ; BP_v1:inst3|s1_16[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 488.281      ; -0.023     ; 6.519      ;
+---------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; BP_v1:inst5|X_32[15]             ; BP_v1:inst5|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[14]             ; BP_v1:inst5|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[13]             ; BP_v1:inst5|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[12]             ; BP_v1:inst5|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[11]             ; BP_v1:inst5|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[10]             ; BP_v1:inst5|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[9]              ; BP_v1:inst5|X_32[9]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[8]              ; BP_v1:inst5|X_32[8]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[7]              ; BP_v1:inst5|X_32[7]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[6]              ; BP_v1:inst5|X_32[6]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[5]              ; BP_v1:inst5|X_32[5]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|X_32[4]              ; BP_v1:inst5|X_32[4]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el1[1]~_Duplicate_1  ; BP_v1:inst5|el1[1]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el1[5]~_Duplicate_1  ; BP_v1:inst5|el1[5]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el1[7]~_Duplicate_1  ; BP_v1:inst5|el1[7]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el1[9]~_Duplicate_1  ; BP_v1:inst5|el1[9]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el1[10]~_Duplicate_1 ; BP_v1:inst5|el1[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el2[3]~_Duplicate_1  ; BP_v1:inst5|el2[3]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el2[4]~_Duplicate_1  ; BP_v1:inst5|el2[4]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el2[5]~_Duplicate_1  ; BP_v1:inst5|el2[5]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el2[7]~_Duplicate_1  ; BP_v1:inst5|el2[7]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el2[9]~_Duplicate_1  ; BP_v1:inst5|el2[9]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|el2[10]~_Duplicate_1 ; BP_v1:inst5|el2[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|s2_16[4]             ; BP_v1:inst5|s2_16[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|s2_16[3]             ; BP_v1:inst5|s2_16[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|s2_16[7]             ; BP_v1:inst5|s2_16[7]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|s2_16[5]             ; BP_v1:inst5|s2_16[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|s2_16[9]             ; BP_v1:inst5|s2_16[9]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst5|s2_16[10]            ; BP_v1:inst5|s2_16[10]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[31]             ; BP_v1:inst7|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[30]             ; BP_v1:inst7|X_32[30]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[29]             ; BP_v1:inst7|X_32[29]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[28]             ; BP_v1:inst7|X_32[28]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[27]             ; BP_v1:inst7|X_32[27]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[26]             ; BP_v1:inst7|X_32[26]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[25]             ; BP_v1:inst7|X_32[25]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[24]             ; BP_v1:inst7|X_32[24]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[23]             ; BP_v1:inst7|X_32[23]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[22]             ; BP_v1:inst7|X_32[22]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[21]             ; BP_v1:inst7|X_32[21]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[20]             ; BP_v1:inst7|X_32[20]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[19]             ; BP_v1:inst7|X_32[19]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[18]             ; BP_v1:inst7|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[17]             ; BP_v1:inst7|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[16]             ; BP_v1:inst7|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[15]             ; BP_v1:inst7|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[14]             ; BP_v1:inst7|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[13]             ; BP_v1:inst7|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[12]             ; BP_v1:inst7|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[11]             ; BP_v1:inst7|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|X_32[10]             ; BP_v1:inst7|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el1[3]~_Duplicate_1  ; BP_v1:inst7|el1[3]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el1[6]~_Duplicate_1  ; BP_v1:inst7|el1[6]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el1[8]~_Duplicate_1  ; BP_v1:inst7|el1[8]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el1[10]~_Duplicate_1 ; BP_v1:inst7|el1[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el2[1]~_Duplicate_1  ; BP_v1:inst7|el2[1]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el2[3]~_Duplicate_1  ; BP_v1:inst7|el2[3]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el2[6]~_Duplicate_1  ; BP_v1:inst7|el2[6]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el2[8]~_Duplicate_1  ; BP_v1:inst7|el2[8]~_Duplicate_1  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|el2[10]~_Duplicate_1 ; BP_v1:inst7|el2[10]~_Duplicate_1 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[15]            ; BP_v1:inst7|s2_16[15]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[1]             ; BP_v1:inst7|s2_16[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[8]             ; BP_v1:inst7|s2_16[8]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[3]             ; BP_v1:inst7|s2_16[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[10]            ; BP_v1:inst7|s2_16[10]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[6]             ; BP_v1:inst7|s2_16[6]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[4]             ; BP_v1:inst7|s2_16[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst7|s2_16[14]            ; BP_v1:inst7|s2_16[14]            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[31]             ; BP_v1:inst9|X_32[31]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[30]             ; BP_v1:inst9|X_32[30]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[29]             ; BP_v1:inst9|X_32[29]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[28]             ; BP_v1:inst9|X_32[28]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[27]             ; BP_v1:inst9|X_32[27]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[26]             ; BP_v1:inst9|X_32[26]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[25]             ; BP_v1:inst9|X_32[25]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[24]             ; BP_v1:inst9|X_32[24]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[23]             ; BP_v1:inst9|X_32[23]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[22]             ; BP_v1:inst9|X_32[22]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[21]             ; BP_v1:inst9|X_32[21]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[20]             ; BP_v1:inst9|X_32[20]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[19]             ; BP_v1:inst9|X_32[19]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[18]             ; BP_v1:inst9|X_32[18]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[17]             ; BP_v1:inst9|X_32[17]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[16]             ; BP_v1:inst9|X_32[16]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[15]             ; BP_v1:inst9|X_32[15]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[14]             ; BP_v1:inst9|X_32[14]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[13]             ; BP_v1:inst9|X_32[13]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[12]             ; BP_v1:inst9|X_32[12]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[11]             ; BP_v1:inst9|X_32[11]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[10]             ; BP_v1:inst9|X_32[10]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[9]              ; BP_v1:inst9|X_32[9]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[8]              ; BP_v1:inst9|X_32[8]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[7]              ; BP_v1:inst9|X_32[7]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[6]              ; BP_v1:inst9|X_32[6]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[5]              ; BP_v1:inst9|X_32[5]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[4]              ; BP_v1:inst9|X_32[4]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[3]              ; BP_v1:inst9|X_32[3]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[2]              ; BP_v1:inst9|X_32[2]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[1]              ; BP_v1:inst9|X_32[1]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BP_v1:inst9|X_32[0]              ; BP_v1:inst9|X_32[0]              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 475.375 ; 0.186 ; N/A      ; N/A     ; 9.416               ;
;  CLOCK_50                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 475.375 ; 0.186 ; N/A      ; N/A     ; 243.801             ;
; Design-wide TNS                                   ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SADDR ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_23   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_25   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_27   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_29   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_21   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_23   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_25   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_27   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_29   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_21   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_23   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_25   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_27   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_29   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_21   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_23   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_25   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_27   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_29   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_21   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2318693  ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2318693  ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_21     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_23     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_25     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_27     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_29     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_21     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_23     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_25     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_27     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_29     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 23 10:32:50 2018
Info: Command: quartus_sta DTMF -c DSP
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DSP.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3125 -multiply_by 128 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 475.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   475.375               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 CLOCK_50 
    Info (332119):   243.801               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 476.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   476.473               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 CLOCK_50 
    Info (332119):   243.827               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 480.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   480.524               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 CLOCK_50 
    Info (332119):   243.921               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 860 megabytes
    Info: Processing ended: Wed May 23 10:32:53 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


