-- VHDL test case input
all: OR_GATE 
