$date
	Mon Oct 28 18:43:55 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ rst $end
$var reg 11 % seq [10:0] $end
$var integer 32 & i [31:0] $end
$scope module mealy $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ rst $end
$var reg 1 ! out $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
b10110110101 %
0$
x#
0"
0!
$end
#1
1$
#3
0$
#5
b1 '
1#
b0 &
1"
#10
0"
#15
b10 '
1"
0#
b1 &
#20
0"
#25
b11 '
1"
1#
b10 &
#30
0"
#35
b10 '
1"
0#
b11 &
#40
0"
#45
b11 '
1#
b100 &
1"
#50
0"
#55
b100 '
1"
b101 &
#60
0"
#65
1!
b10 '
1"
0#
b110 &
#70
0"
#75
0!
b11 '
1"
1#
b111 &
#80
0"
#85
b100 '
1"
b1000 &
#90
0"
#95
1!
b10 '
1"
0#
b1001 &
#100
0"
#105
0!
b11 '
1"
1#
b1010 &
#110
0"
#115
b100 '
1"
b1011 &
