
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
14       /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05)

*******************************************************************
Modules that may have changed as a result of file changes: 29
MID:  lib.cell.view
0        work.Cross.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
1        work.accumulate.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
2        work.add.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
3        work.add_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
4        work.cross_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
5        work.divide_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
6        work.divide_top.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
7        work.dot.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
8        work.dot_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
28       work.dummy_memory.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
9        work.fifo.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
10       work.fifo_array.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
11       work.hit_bool.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
12       work.p_hit.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
13       work.p_hit_1.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
14       work.p_hit_dot_add_pt1.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
15       work.p_hit_dot_pt2.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
16       work.p_hit_fifo_in_pt1.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
17       work.p_hit_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
18       work.p_hit_mult.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
19       work.ray_tracer_top.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (module definition)
20       work.scale.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
21       work.scale_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
29       work.shader.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
23       work.streamer.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
24       work.sub.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
25       work.sub_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
26       work.sub_single.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)
27       work.sub_single_module.verilog may have changed because the following files changed:
                        /home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv (2023-05-31 01:59:15, 2023-05-31 03:11:05) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 30
FID:  path (timestamp)
0        /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv (2023-05-24 23:57:42)
1        /home/jco1147/ray_tracer/github/RayTracer/sv/divide/divide.sv (2023-05-05 11:59:52)
2        /home/jco1147/ray_tracer/github/RayTracer/sv/divide/divide_top.sv (2023-05-05 11:59:52)
3        /home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv (2023-05-05 11:59:52)
4        /home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv (2023-05-05 11:59:52)
5        /home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv (2023-05-24 23:43:53)
6        /home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_1.sv (2023-05-05 11:59:53)
7        /home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv (2023-05-31 02:34:17)
30       /home/jco1147/ray_tracer/github/RayTracer/sv/shader/shader.sv (2023-05-31 01:51:00)
9        /home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv (2023-05-22 16:11:11)
32       /home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv (2023-05-31 01:21:33)
10       /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (2023-05-25 00:57:18)
11       /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp1/distcomp1.xmr (2023-05-25 00:57:18)
12       /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp2/distcomp2.xmr (2023-05-25 00:57:18)
13       /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp3/distcomp3.xmr (2023-05-25 00:57:18)
15       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
16       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v (2018-11-27 23:10:11)
17       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
18       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
19       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
20       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v (2018-11-27 23:10:40)
21       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v (2018-11-27 23:10:40)
22       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv (2018-11-27 23:10:40)
23       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v (2018-11-27 23:10:40)
24       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v (2018-11-27 23:10:40)
25       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
26       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
27       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
28       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
29       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
