
BongZhu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9cc  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800eca0  0800eca0  0001eca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f0c4  0800f0c4  0001f0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f0cc  0800f0cc  0001f0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f0d0  0800f0d0  0001f0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  24000000  0800f0d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000878  240001e0  0800f2b4  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000a58  0800f2b4  00020a58  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00033558  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b49  00000000  00000000  00053766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000018d0  00000000  00000000  000582b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001748  00000000  00000000  00059b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005c06  00000000  00000000  0005b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00022990  00000000  00000000  00060ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016ca35  00000000  00000000  0008385e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001f0293  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007798  00000000  00000000  001f02e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800ec84 	.word	0x0800ec84

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e4 	.word	0x240001e4
 800030c:	0800ec84 	.word	0x0800ec84

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96e 	b.w	80006b4 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	4604      	mov	r4, r0
 80003f8:	468c      	mov	ip, r1
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8083 	bne.w	8000506 <__udivmoddi4+0x116>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d947      	bls.n	8000496 <__udivmoddi4+0xa6>
 8000406:	fab2 f282 	clz	r2, r2
 800040a:	b142      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040c:	f1c2 0020 	rsb	r0, r2, #32
 8000410:	fa24 f000 	lsr.w	r0, r4, r0
 8000414:	4091      	lsls	r1, r2
 8000416:	4097      	lsls	r7, r2
 8000418:	ea40 0c01 	orr.w	ip, r0, r1
 800041c:	4094      	lsls	r4, r2
 800041e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fbbc f6f8 	udiv	r6, ip, r8
 8000428:	fa1f fe87 	uxth.w	lr, r7
 800042c:	fb08 c116 	mls	r1, r8, r6, ip
 8000430:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000434:	fb06 f10e 	mul.w	r1, r6, lr
 8000438:	4299      	cmp	r1, r3
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x60>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000442:	f080 8119 	bcs.w	8000678 <__udivmoddi4+0x288>
 8000446:	4299      	cmp	r1, r3
 8000448:	f240 8116 	bls.w	8000678 <__udivmoddi4+0x288>
 800044c:	3e02      	subs	r6, #2
 800044e:	443b      	add	r3, r7
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	b2a4      	uxth	r4, r4
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000460:	fb00 fe0e 	mul.w	lr, r0, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x8c>
 8000468:	193c      	adds	r4, r7, r4
 800046a:	f100 33ff 	add.w	r3, r0, #4294967295
 800046e:	f080 8105 	bcs.w	800067c <__udivmoddi4+0x28c>
 8000472:	45a6      	cmp	lr, r4
 8000474:	f240 8102 	bls.w	800067c <__udivmoddi4+0x28c>
 8000478:	3802      	subs	r0, #2
 800047a:	443c      	add	r4, r7
 800047c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	2600      	movs	r6, #0
 8000486:	b11d      	cbz	r5, 8000490 <__udivmoddi4+0xa0>
 8000488:	40d4      	lsrs	r4, r2
 800048a:	2300      	movs	r3, #0
 800048c:	e9c5 4300 	strd	r4, r3, [r5]
 8000490:	4631      	mov	r1, r6
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	b902      	cbnz	r2, 800049a <__udivmoddi4+0xaa>
 8000498:	deff      	udf	#255	; 0xff
 800049a:	fab2 f282 	clz	r2, r2
 800049e:	2a00      	cmp	r2, #0
 80004a0:	d150      	bne.n	8000544 <__udivmoddi4+0x154>
 80004a2:	1bcb      	subs	r3, r1, r7
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	fa1f f887 	uxth.w	r8, r7
 80004ac:	2601      	movs	r6, #1
 80004ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80004b2:	0c21      	lsrs	r1, r4, #16
 80004b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb08 f30c 	mul.w	r3, r8, ip
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0xe4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ca:	d202      	bcs.n	80004d2 <__udivmoddi4+0xe2>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	f200 80e9 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 80004d2:	4684      	mov	ip, r0
 80004d4:	1ac9      	subs	r1, r1, r3
 80004d6:	b2a3      	uxth	r3, r4
 80004d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80004e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004e4:	fb08 f800 	mul.w	r8, r8, r0
 80004e8:	45a0      	cmp	r8, r4
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x10c>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x10a>
 80004f4:	45a0      	cmp	r8, r4
 80004f6:	f200 80d9 	bhi.w	80006ac <__udivmoddi4+0x2bc>
 80004fa:	4618      	mov	r0, r3
 80004fc:	eba4 0408 	sub.w	r4, r4, r8
 8000500:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000504:	e7bf      	b.n	8000486 <__udivmoddi4+0x96>
 8000506:	428b      	cmp	r3, r1
 8000508:	d909      	bls.n	800051e <__udivmoddi4+0x12e>
 800050a:	2d00      	cmp	r5, #0
 800050c:	f000 80b1 	beq.w	8000672 <__udivmoddi4+0x282>
 8000510:	2600      	movs	r6, #0
 8000512:	e9c5 0100 	strd	r0, r1, [r5]
 8000516:	4630      	mov	r0, r6
 8000518:	4631      	mov	r1, r6
 800051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051e:	fab3 f683 	clz	r6, r3
 8000522:	2e00      	cmp	r6, #0
 8000524:	d14a      	bne.n	80005bc <__udivmoddi4+0x1cc>
 8000526:	428b      	cmp	r3, r1
 8000528:	d302      	bcc.n	8000530 <__udivmoddi4+0x140>
 800052a:	4282      	cmp	r2, r0
 800052c:	f200 80b8 	bhi.w	80006a0 <__udivmoddi4+0x2b0>
 8000530:	1a84      	subs	r4, r0, r2
 8000532:	eb61 0103 	sbc.w	r1, r1, r3
 8000536:	2001      	movs	r0, #1
 8000538:	468c      	mov	ip, r1
 800053a:	2d00      	cmp	r5, #0
 800053c:	d0a8      	beq.n	8000490 <__udivmoddi4+0xa0>
 800053e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000542:	e7a5      	b.n	8000490 <__udivmoddi4+0xa0>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f603 	lsr.w	r6, r0, r3
 800054c:	4097      	lsls	r7, r2
 800054e:	fa01 f002 	lsl.w	r0, r1, r2
 8000552:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000556:	40d9      	lsrs	r1, r3
 8000558:	4330      	orrs	r0, r6
 800055a:	0c03      	lsrs	r3, r0, #16
 800055c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000560:	fa1f f887 	uxth.w	r8, r7
 8000564:	fb0e 1116 	mls	r1, lr, r6, r1
 8000568:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056c:	fb06 f108 	mul.w	r1, r6, r8
 8000570:	4299      	cmp	r1, r3
 8000572:	fa04 f402 	lsl.w	r4, r4, r2
 8000576:	d909      	bls.n	800058c <__udivmoddi4+0x19c>
 8000578:	18fb      	adds	r3, r7, r3
 800057a:	f106 3cff 	add.w	ip, r6, #4294967295
 800057e:	f080 808d 	bcs.w	800069c <__udivmoddi4+0x2ac>
 8000582:	4299      	cmp	r1, r3
 8000584:	f240 808a 	bls.w	800069c <__udivmoddi4+0x2ac>
 8000588:	3e02      	subs	r6, #2
 800058a:	443b      	add	r3, r7
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b281      	uxth	r1, r0
 8000590:	fbb3 f0fe 	udiv	r0, r3, lr
 8000594:	fb0e 3310 	mls	r3, lr, r0, r3
 8000598:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059c:	fb00 f308 	mul.w	r3, r0, r8
 80005a0:	428b      	cmp	r3, r1
 80005a2:	d907      	bls.n	80005b4 <__udivmoddi4+0x1c4>
 80005a4:	1879      	adds	r1, r7, r1
 80005a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80005aa:	d273      	bcs.n	8000694 <__udivmoddi4+0x2a4>
 80005ac:	428b      	cmp	r3, r1
 80005ae:	d971      	bls.n	8000694 <__udivmoddi4+0x2a4>
 80005b0:	3802      	subs	r0, #2
 80005b2:	4439      	add	r1, r7
 80005b4:	1acb      	subs	r3, r1, r3
 80005b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005ba:	e778      	b.n	80004ae <__udivmoddi4+0xbe>
 80005bc:	f1c6 0c20 	rsb	ip, r6, #32
 80005c0:	fa03 f406 	lsl.w	r4, r3, r6
 80005c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80005c8:	431c      	orrs	r4, r3
 80005ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80005ce:	fa01 f306 	lsl.w	r3, r1, r6
 80005d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005da:	431f      	orrs	r7, r3
 80005dc:	0c3b      	lsrs	r3, r7, #16
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fa1f f884 	uxth.w	r8, r4
 80005e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005ee:	fb09 fa08 	mul.w	sl, r9, r8
 80005f2:	458a      	cmp	sl, r1
 80005f4:	fa02 f206 	lsl.w	r2, r2, r6
 80005f8:	fa00 f306 	lsl.w	r3, r0, r6
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x220>
 80005fe:	1861      	adds	r1, r4, r1
 8000600:	f109 30ff 	add.w	r0, r9, #4294967295
 8000604:	d248      	bcs.n	8000698 <__udivmoddi4+0x2a8>
 8000606:	458a      	cmp	sl, r1
 8000608:	d946      	bls.n	8000698 <__udivmoddi4+0x2a8>
 800060a:	f1a9 0902 	sub.w	r9, r9, #2
 800060e:	4421      	add	r1, r4
 8000610:	eba1 010a 	sub.w	r1, r1, sl
 8000614:	b2bf      	uxth	r7, r7
 8000616:	fbb1 f0fe 	udiv	r0, r1, lr
 800061a:	fb0e 1110 	mls	r1, lr, r0, r1
 800061e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000622:	fb00 f808 	mul.w	r8, r0, r8
 8000626:	45b8      	cmp	r8, r7
 8000628:	d907      	bls.n	800063a <__udivmoddi4+0x24a>
 800062a:	19e7      	adds	r7, r4, r7
 800062c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000630:	d22e      	bcs.n	8000690 <__udivmoddi4+0x2a0>
 8000632:	45b8      	cmp	r8, r7
 8000634:	d92c      	bls.n	8000690 <__udivmoddi4+0x2a0>
 8000636:	3802      	subs	r0, #2
 8000638:	4427      	add	r7, r4
 800063a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800063e:	eba7 0708 	sub.w	r7, r7, r8
 8000642:	fba0 8902 	umull	r8, r9, r0, r2
 8000646:	454f      	cmp	r7, r9
 8000648:	46c6      	mov	lr, r8
 800064a:	4649      	mov	r1, r9
 800064c:	d31a      	bcc.n	8000684 <__udivmoddi4+0x294>
 800064e:	d017      	beq.n	8000680 <__udivmoddi4+0x290>
 8000650:	b15d      	cbz	r5, 800066a <__udivmoddi4+0x27a>
 8000652:	ebb3 020e 	subs.w	r2, r3, lr
 8000656:	eb67 0701 	sbc.w	r7, r7, r1
 800065a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800065e:	40f2      	lsrs	r2, r6
 8000660:	ea4c 0202 	orr.w	r2, ip, r2
 8000664:	40f7      	lsrs	r7, r6
 8000666:	e9c5 2700 	strd	r2, r7, [r5]
 800066a:	2600      	movs	r6, #0
 800066c:	4631      	mov	r1, r6
 800066e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000672:	462e      	mov	r6, r5
 8000674:	4628      	mov	r0, r5
 8000676:	e70b      	b.n	8000490 <__udivmoddi4+0xa0>
 8000678:	4606      	mov	r6, r0
 800067a:	e6e9      	b.n	8000450 <__udivmoddi4+0x60>
 800067c:	4618      	mov	r0, r3
 800067e:	e6fd      	b.n	800047c <__udivmoddi4+0x8c>
 8000680:	4543      	cmp	r3, r8
 8000682:	d2e5      	bcs.n	8000650 <__udivmoddi4+0x260>
 8000684:	ebb8 0e02 	subs.w	lr, r8, r2
 8000688:	eb69 0104 	sbc.w	r1, r9, r4
 800068c:	3801      	subs	r0, #1
 800068e:	e7df      	b.n	8000650 <__udivmoddi4+0x260>
 8000690:	4608      	mov	r0, r1
 8000692:	e7d2      	b.n	800063a <__udivmoddi4+0x24a>
 8000694:	4660      	mov	r0, ip
 8000696:	e78d      	b.n	80005b4 <__udivmoddi4+0x1c4>
 8000698:	4681      	mov	r9, r0
 800069a:	e7b9      	b.n	8000610 <__udivmoddi4+0x220>
 800069c:	4666      	mov	r6, ip
 800069e:	e775      	b.n	800058c <__udivmoddi4+0x19c>
 80006a0:	4630      	mov	r0, r6
 80006a2:	e74a      	b.n	800053a <__udivmoddi4+0x14a>
 80006a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a8:	4439      	add	r1, r7
 80006aa:	e713      	b.n	80004d4 <__udivmoddi4+0xe4>
 80006ac:	3802      	subs	r0, #2
 80006ae:	443c      	add	r4, r7
 80006b0:	e724      	b.n	80004fc <__udivmoddi4+0x10c>
 80006b2:	bf00      	nop

080006b4 <__aeabi_idiv0>:
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b08c      	sub	sp, #48	; 0x30
 80006bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006ca:	463b      	mov	r3, r7
 80006cc:	2224      	movs	r2, #36	; 0x24
 80006ce:	2100      	movs	r1, #0
 80006d0:	4618      	mov	r0, r3
 80006d2:	f00b fe9d 	bl	800c410 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80006d6:	4b31      	ldr	r3, [pc, #196]	; (800079c <MX_ADC1_Init+0xe4>)
 80006d8:	4a31      	ldr	r2, [pc, #196]	; (80007a0 <MX_ADC1_Init+0xe8>)
 80006da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006dc:	4b2f      	ldr	r3, [pc, #188]	; (800079c <MX_ADC1_Init+0xe4>)
 80006de:	2200      	movs	r2, #0
 80006e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80006e2:	4b2e      	ldr	r3, [pc, #184]	; (800079c <MX_ADC1_Init+0xe4>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006e8:	4b2c      	ldr	r3, [pc, #176]	; (800079c <MX_ADC1_Init+0xe4>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006ee:	4b2b      	ldr	r3, [pc, #172]	; (800079c <MX_ADC1_Init+0xe4>)
 80006f0:	2204      	movs	r2, #4
 80006f2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006f4:	4b29      	ldr	r3, [pc, #164]	; (800079c <MX_ADC1_Init+0xe4>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006fa:	4b28      	ldr	r3, [pc, #160]	; (800079c <MX_ADC1_Init+0xe4>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000700:	4b26      	ldr	r3, [pc, #152]	; (800079c <MX_ADC1_Init+0xe4>)
 8000702:	2201      	movs	r2, #1
 8000704:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000706:	4b25      	ldr	r3, [pc, #148]	; (800079c <MX_ADC1_Init+0xe4>)
 8000708:	2200      	movs	r2, #0
 800070a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800070e:	4b23      	ldr	r3, [pc, #140]	; (800079c <MX_ADC1_Init+0xe4>)
 8000710:	2200      	movs	r2, #0
 8000712:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000714:	4b21      	ldr	r3, [pc, #132]	; (800079c <MX_ADC1_Init+0xe4>)
 8000716:	2200      	movs	r2, #0
 8000718:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800071a:	4b20      	ldr	r3, [pc, #128]	; (800079c <MX_ADC1_Init+0xe4>)
 800071c:	2200      	movs	r2, #0
 800071e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000720:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_ADC1_Init+0xe4>)
 8000722:	2200      	movs	r2, #0
 8000724:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_ADC1_Init+0xe4>)
 8000728:	2200      	movs	r2, #0
 800072a:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800072c:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_ADC1_Init+0xe4>)
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000734:	4819      	ldr	r0, [pc, #100]	; (800079c <MX_ADC1_Init+0xe4>)
 8000736:	f002 fc53 	bl	8002fe0 <HAL_ADC_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000740:	f000 fb56 	bl	8000df0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000744:	2300      	movs	r3, #0
 8000746:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000748:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800074c:	4619      	mov	r1, r3
 800074e:	4813      	ldr	r0, [pc, #76]	; (800079c <MX_ADC1_Init+0xe4>)
 8000750:	f003 ff16 	bl	8004580 <HAL_ADCEx_MultiModeConfigChannel>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800075a:	f000 fb49 	bl	8000df0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_ADC1_Init+0xec>)
 8000760:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000762:	2306      	movs	r3, #6
 8000764:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800076a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800076e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000770:	2304      	movs	r3, #4
 8000772:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000778:	2300      	movs	r3, #0
 800077a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4619      	mov	r1, r3
 8000782:	4806      	ldr	r0, [pc, #24]	; (800079c <MX_ADC1_Init+0xe4>)
 8000784:	f003 f88c 	bl	80038a0 <HAL_ADC_ConfigChannel>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800078e:	f000 fb2f 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	3730      	adds	r7, #48	; 0x30
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2400020c 	.word	0x2400020c
 80007a0:	40022000 	.word	0x40022000
 80007a4:	2a000400 	.word	0x2a000400

080007a8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08a      	sub	sp, #40	; 0x28
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2224      	movs	r2, #36	; 0x24
 80007b2:	2100      	movs	r1, #0
 80007b4:	4618      	mov	r0, r3
 80007b6:	f00b fe2b 	bl	800c410 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 80007ba:	4b30      	ldr	r3, [pc, #192]	; (800087c <MX_ADC3_Init+0xd4>)
 80007bc:	4a30      	ldr	r2, [pc, #192]	; (8000880 <MX_ADC3_Init+0xd8>)
 80007be:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007c0:	4b2e      	ldr	r3, [pc, #184]	; (800087c <MX_ADC3_Init+0xd4>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	605a      	str	r2, [r3, #4]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80007c6:	4b2d      	ldr	r3, [pc, #180]	; (800087c <MX_ADC3_Init+0xd4>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007cc:	4b2b      	ldr	r3, [pc, #172]	; (800087c <MX_ADC3_Init+0xd4>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007d2:	4b2a      	ldr	r3, [pc, #168]	; (800087c <MX_ADC3_Init+0xd4>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80007d8:	4b28      	ldr	r3, [pc, #160]	; (800087c <MX_ADC3_Init+0xd4>)
 80007da:	2200      	movs	r2, #0
 80007dc:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80007de:	4b27      	ldr	r3, [pc, #156]	; (800087c <MX_ADC3_Init+0xd4>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 80007e4:	4b25      	ldr	r3, [pc, #148]	; (800087c <MX_ADC3_Init+0xd4>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80007ea:	4b24      	ldr	r3, [pc, #144]	; (800087c <MX_ADC3_Init+0xd4>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f2:	4b22      	ldr	r3, [pc, #136]	; (800087c <MX_ADC3_Init+0xd4>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007f8:	4b20      	ldr	r3, [pc, #128]	; (800087c <MX_ADC3_Init+0xd4>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80007fe:	4b1f      	ldr	r3, [pc, #124]	; (800087c <MX_ADC3_Init+0xd4>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000806:	4b1d      	ldr	r3, [pc, #116]	; (800087c <MX_ADC3_Init+0xd4>)
 8000808:	2200      	movs	r2, #0
 800080a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800080c:	4b1b      	ldr	r3, [pc, #108]	; (800087c <MX_ADC3_Init+0xd4>)
 800080e:	2200      	movs	r2, #0
 8000810:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000812:	4b1a      	ldr	r3, [pc, #104]	; (800087c <MX_ADC3_Init+0xd4>)
 8000814:	2200      	movs	r2, #0
 8000816:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000818:	4b18      	ldr	r3, [pc, #96]	; (800087c <MX_ADC3_Init+0xd4>)
 800081a:	2200      	movs	r2, #0
 800081c:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800081e:	4b17      	ldr	r3, [pc, #92]	; (800087c <MX_ADC3_Init+0xd4>)
 8000820:	2200      	movs	r2, #0
 8000822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000826:	4815      	ldr	r0, [pc, #84]	; (800087c <MX_ADC3_Init+0xd4>)
 8000828:	f002 fbda 	bl	8002fe0 <HAL_ADC_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8000832:	f000 fadd 	bl	8000df0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000836:	4b13      	ldr	r3, [pc, #76]	; (8000884 <MX_ADC3_Init+0xdc>)
 8000838:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800083a:	2306      	movs	r3, #6
 800083c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_12CYCLES_5;
 800083e:	2302      	movs	r3, #2
 8000840:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000842:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000846:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000848:	2304      	movs	r3, #4
 800084a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000850:	2300      	movs	r3, #0
 8000852:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000856:	2300      	movs	r3, #0
 8000858:	623b      	str	r3, [r7, #32]
  sConfig.OffsetSaturation = DISABLE;
 800085a:	2300      	movs	r3, #0
 800085c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	4619      	mov	r1, r3
 8000864:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_ADC3_Init+0xd4>)
 8000866:	f003 f81b 	bl	80038a0 <HAL_ADC_ConfigChannel>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000870:	f000 fabe 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	3728      	adds	r7, #40	; 0x28
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	2400027c 	.word	0x2400027c
 8000880:	58026000 	.word	0x58026000
 8000884:	c7520000 	.word	0xc7520000

08000888 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08a      	sub	sp, #40	; 0x28
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	f107 0314 	add.w	r3, r7, #20
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a26      	ldr	r2, [pc, #152]	; (8000940 <HAL_ADC_MspInit+0xb8>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d12a      	bne.n	8000900 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80008aa:	4b26      	ldr	r3, [pc, #152]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 80008ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008b0:	4a24      	ldr	r2, [pc, #144]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 80008b2:	f043 0320 	orr.w	r3, r3, #32
 80008b6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008ba:	4b22      	ldr	r3, [pc, #136]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 80008bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008c0:	f003 0320 	and.w	r3, r3, #32
 80008c4:	613b      	str	r3, [r7, #16]
 80008c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c8:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 80008ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008ce:	4a1d      	ldr	r2, [pc, #116]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008d8:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 80008da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008de:	f003 0304 	and.w	r3, r3, #4
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008e6:	2301      	movs	r3, #1
 80008e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ea:	2303      	movs	r3, #3
 80008ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4813      	ldr	r0, [pc, #76]	; (8000948 <HAL_ADC_MspInit+0xc0>)
 80008fa:	f005 fcf3 	bl	80062e4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80008fe:	e01b      	b.n	8000938 <HAL_ADC_MspInit+0xb0>
  else if(adcHandle->Instance==ADC3)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a11      	ldr	r2, [pc, #68]	; (800094c <HAL_ADC_MspInit+0xc4>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d116      	bne.n	8000938 <HAL_ADC_MspInit+0xb0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 800090c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000910:	4a0c      	ldr	r2, [pc, #48]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 8000912:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000916:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <HAL_ADC_MspInit+0xbc>)
 800091c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000920:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000924:	60bb      	str	r3, [r7, #8]
 8000926:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000928:	2200      	movs	r2, #0
 800092a:	2100      	movs	r1, #0
 800092c:	207f      	movs	r0, #127	; 0x7f
 800092e:	f003 ffe4 	bl	80048fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000932:	207f      	movs	r0, #127	; 0x7f
 8000934:	f003 fffb 	bl	800492e <HAL_NVIC_EnableIRQ>
}
 8000938:	bf00      	nop
 800093a:	3728      	adds	r7, #40	; 0x28
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40022000 	.word	0x40022000
 8000944:	58024400 	.word	0x58024400
 8000948:	58020800 	.word	0x58020800
 800094c:	58026000 	.word	0x58026000

08000950 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000956:	4b0d      	ldr	r3, [pc, #52]	; (800098c <MX_DMA_Init+0x3c>)
 8000958:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800095c:	4a0b      	ldr	r2, [pc, #44]	; (800098c <MX_DMA_Init+0x3c>)
 800095e:	f043 0301 	orr.w	r3, r3, #1
 8000962:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_DMA_Init+0x3c>)
 8000968:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800096c:	f003 0301 	and.w	r3, r3, #1
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000974:	2200      	movs	r2, #0
 8000976:	2100      	movs	r1, #0
 8000978:	200b      	movs	r0, #11
 800097a:	f003 ffbe 	bl	80048fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800097e:	200b      	movs	r0, #11
 8000980:	f003 ffd5 	bl	800492e <HAL_NVIC_EnableIRQ>

}
 8000984:	bf00      	nop
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	58024400 	.word	0x58024400

08000990 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009a6:	4b69      	ldr	r3, [pc, #420]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ac:	4a67      	ldr	r2, [pc, #412]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009ae:	f043 0310 	orr.w	r3, r3, #16
 80009b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009b6:	4b65      	ldr	r3, [pc, #404]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009bc:	f003 0310 	and.w	r3, r3, #16
 80009c0:	61bb      	str	r3, [r7, #24]
 80009c2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c4:	4b61      	ldr	r3, [pc, #388]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ca:	4a60      	ldr	r2, [pc, #384]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009cc:	f043 0304 	orr.w	r3, r3, #4
 80009d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009d4:	4b5d      	ldr	r3, [pc, #372]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009da:	f003 0304 	and.w	r3, r3, #4
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009e2:	4b5a      	ldr	r3, [pc, #360]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e8:	4a58      	ldr	r2, [pc, #352]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009f2:	4b56      	ldr	r3, [pc, #344]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 80009f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a00:	4b52      	ldr	r3, [pc, #328]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a06:	4a51      	ldr	r2, [pc, #324]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a10:	4b4e      	ldr	r3, [pc, #312]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1e:	4b4b      	ldr	r3, [pc, #300]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a24:	4a49      	ldr	r2, [pc, #292]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a26:	f043 0302 	orr.w	r3, r3, #2
 8000a2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a2e:	4b47      	ldr	r3, [pc, #284]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a34:	f003 0302 	and.w	r3, r3, #2
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a3c:	4b43      	ldr	r3, [pc, #268]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a42:	4a42      	ldr	r2, [pc, #264]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a44:	f043 0308 	orr.w	r3, r3, #8
 8000a48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a4c:	4b3f      	ldr	r3, [pc, #252]	; (8000b4c <MX_GPIO_Init+0x1bc>)
 8000a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a52:	f003 0308 	and.w	r3, r3, #8
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPI4_SS1_Pin|SPI4_SS2_Pin|DIR5_Pin|OE_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8000a60:	483b      	ldr	r0, [pc, #236]	; (8000b50 <MX_GPIO_Init+0x1c0>)
 8000a62:	f005 fde7 	bl	8006634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI4_SS4_Pin|SPI4_SS5_Pin|DIR1_Pin|GPIO_PIN_8
 8000a66:	2200      	movs	r2, #0
 8000a68:	f24c 3120 	movw	r1, #49952	; 0xc320
 8000a6c:	4839      	ldr	r0, [pc, #228]	; (8000b54 <MX_GPIO_Init+0x1c4>)
 8000a6e:	f005 fde1 	bl	8006634 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|DIR3_Pin|DIR4_Pin|LED4_Pin
 8000a72:	2200      	movs	r2, #0
 8000a74:	21f7      	movs	r1, #247	; 0xf7
 8000a76:	4838      	ldr	r0, [pc, #224]	; (8000b58 <MX_GPIO_Init+0x1c8>)
 8000a78:	f005 fddc 	bl	8006634 <HAL_GPIO_WritePin>
                          |LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f640 7111 	movw	r1, #3857	; 0xf11
 8000a82:	4836      	ldr	r0, [pc, #216]	; (8000b5c <MX_GPIO_Init+0x1cc>)
 8000a84:	f005 fdd6 	bl	8006634 <HAL_GPIO_WritePin>
                          |SPI3_SS1_Pin|USART2_DE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|UART4_DE_Pin, GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f44f 4103 	mov.w	r1, #33536	; 0x8300
 8000a8e:	4834      	ldr	r0, [pc, #208]	; (8000b60 <MX_GPIO_Init+0x1d0>)
 8000a90:	f005 fdd0 	bl	8006634 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SPI4_SS1_Pin|SPI4_SS2_Pin|DIR5_Pin|OE_Pin;
 8000a94:	f44f 73cc 	mov.w	r3, #408	; 0x198
 8000a98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000aa6:	f107 031c 	add.w	r3, r7, #28
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4828      	ldr	r0, [pc, #160]	; (8000b50 <MX_GPIO_Init+0x1c0>)
 8000aae:	f005 fc19 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_SS3_Pin;
 8000ab2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(SPI4_SS3_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4823      	ldr	r0, [pc, #140]	; (8000b54 <MX_GPIO_Init+0x1c4>)
 8000ac8:	f005 fc0c 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PC8
                           PC9 */
  GPIO_InitStruct.Pin = SPI4_SS4_Pin|SPI4_SS5_Pin|DIR1_Pin|GPIO_PIN_8
 8000acc:	f24c 3320 	movw	r3, #49952	; 0xc320
 8000ad0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	481b      	ldr	r0, [pc, #108]	; (8000b54 <MX_GPIO_Init+0x1c4>)
 8000ae6:	f005 fbfd 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DIR2_Pin|DIR3_Pin|DIR4_Pin|LED4_Pin
 8000aea:	23f7      	movs	r3, #247	; 0xf7
 8000aec:	61fb      	str	r3, [r7, #28]
                          |LED3_Pin|LED2_Pin|LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aee:	2301      	movs	r3, #1
 8000af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afa:	f107 031c 	add.w	r3, r7, #28
 8000afe:	4619      	mov	r1, r3
 8000b00:	4815      	ldr	r0, [pc, #84]	; (8000b58 <MX_GPIO_Init+0x1c8>)
 8000b02:	f005 fbef 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000b06:	f640 7311 	movw	r3, #3857	; 0xf11
 8000b0a:	61fb      	str	r3, [r7, #28]
                          |SPI3_SS1_Pin|USART2_DE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b18:	f107 031c 	add.w	r3, r7, #28
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480f      	ldr	r0, [pc, #60]	; (8000b5c <MX_GPIO_Init+0x1cc>)
 8000b20:	f005 fbe0 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|UART4_DE_Pin;
 8000b24:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8000b28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b36:	f107 031c 	add.w	r3, r7, #28
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4808      	ldr	r0, [pc, #32]	; (8000b60 <MX_GPIO_Init+0x1d0>)
 8000b3e:	f005 fbd1 	bl	80062e4 <HAL_GPIO_Init>

}
 8000b42:	bf00      	nop
 8000b44:	3730      	adds	r7, #48	; 0x30
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	58024400 	.word	0x58024400
 8000b50:	58021000 	.word	0x58021000
 8000b54:	58020800 	.word	0x58020800
 8000b58:	58020400 	.word	0x58020400
 8000b5c:	58020c00 	.word	0x58020c00
 8000b60:	58020000 	.word	0x58020000

08000b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b090      	sub	sp, #64	; 0x40
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b6a:	f001 ff1f 	bl	80029ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b6e:	f000 f881 	bl	8000c74 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b72:	f000 f8f9 	bl	8000d68 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b76:	f7ff ff0b 	bl	8000990 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b7a:	f7ff fee9 	bl	8000950 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b7e:	f7ff fd9b 	bl	80006b8 <MX_ADC1_Init>
  MX_ADC3_Init();
 8000b82:	f7ff fe11 	bl	80007a8 <MX_ADC3_Init>
  MX_SPI3_Init();
 8000b86:	f000 f9f7 	bl	8000f78 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000b8a:	f000 fa4b 	bl	8001024 <MX_SPI4_Init>
  MX_TIM1_Init();
 8000b8e:	f000 fcf3 	bl	8001578 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b92:	f000 fd4b 	bl	800162c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b96:	f000 fd9d 	bl	80016d4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000b9a:	f000 fdf1 	bl	8001780 <MX_TIM4_Init>
  MX_TIM12_Init();
 8000b9e:	f000 fe45 	bl	800182c <MX_TIM12_Init>
  MX_TIM13_Init();
 8000ba2:	f000 fea7 	bl	80018f4 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000ba6:	f000 fef5 	bl	8001994 <MX_TIM14_Init>
  MX_TIM15_Init();
 8000baa:	f000 ff43 	bl	8001a34 <MX_TIM15_Init>
  MX_TIM16_Init();
 8000bae:	f000 ffc9 	bl	8001b44 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000bb2:	f001 f843 	bl	8001c3c <MX_TIM17_Init>
  MX_UART4_Init();
 8000bb6:	f001 fc25 	bl	8002404 <MX_UART4_Init>
  MX_UART5_Init();
 8000bba:	f001 fc6f 	bl	800249c <MX_UART5_Init>
  MX_USART2_UART_Init();
 8000bbe:	f001 fcb9 	bl	8002534 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000bc2:	f001 fd03 	bl	80025cc <MX_USART3_UART_Init>
  MX_TIM24_Init();
 8000bc6:	f001 f905 	bl	8001dd4 <MX_TIM24_Init>
  MX_TIM23_Init();
 8000bca:	f001 f8b3 	bl	8001d34 <MX_TIM23_Init>
  /* USER CODE BEGIN 2 */
  /*
   * Initialise Struct
   */
  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, 1); //Enable Level-Shifter IC
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd4:	481c      	ldr	r0, [pc, #112]	; (8000c48 <main+0xe4>)
 8000bd6:	f005 fd2d 	bl	8006634 <HAL_GPIO_WritePin>
  Stepper_Motor stepper_2;
  Stepper_Motor stepper_3;
  Stepper_Motor stepper_4;
  Stepper_Motor stepper_5;
  Servo_Motor servo_gripper;
  stepper_initialise(&stepper_1, &htim12, DIR1_GPIO_Port, DIR1_Pin);
 8000bda:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000bde:	2320      	movs	r3, #32
 8000be0:	4a1a      	ldr	r2, [pc, #104]	; (8000c4c <main+0xe8>)
 8000be2:	491b      	ldr	r1, [pc, #108]	; (8000c50 <main+0xec>)
 8000be4:	f000 f90a 	bl	8000dfc <stepper_initialise>
  stepper_initialise(&stepper_2, &htim13, DIR2_GPIO_Port, DIR2_Pin);
 8000be8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000bec:	2301      	movs	r3, #1
 8000bee:	4a19      	ldr	r2, [pc, #100]	; (8000c54 <main+0xf0>)
 8000bf0:	4919      	ldr	r1, [pc, #100]	; (8000c58 <main+0xf4>)
 8000bf2:	f000 f903 	bl	8000dfc <stepper_initialise>
  stepper_initialise(&stepper_3, &htim14, DIR3_GPIO_Port, DIR3_Pin);
 8000bf6:	f107 001c 	add.w	r0, r7, #28
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	4a15      	ldr	r2, [pc, #84]	; (8000c54 <main+0xf0>)
 8000bfe:	4917      	ldr	r1, [pc, #92]	; (8000c5c <main+0xf8>)
 8000c00:	f000 f8fc 	bl	8000dfc <stepper_initialise>
  stepper_initialise(&stepper_4, &htim15, DIR4_GPIO_Port, DIR4_Pin);
 8000c04:	f107 0010 	add.w	r0, r7, #16
 8000c08:	2304      	movs	r3, #4
 8000c0a:	4a12      	ldr	r2, [pc, #72]	; (8000c54 <main+0xf0>)
 8000c0c:	4914      	ldr	r1, [pc, #80]	; (8000c60 <main+0xfc>)
 8000c0e:	f000 f8f5 	bl	8000dfc <stepper_initialise>
  stepper_initialise(&stepper_5, &htim16, DIR5_GPIO_Port, DIR5_Pin);
 8000c12:	1d38      	adds	r0, r7, #4
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	4a0c      	ldr	r2, [pc, #48]	; (8000c48 <main+0xe4>)
 8000c18:	4912      	ldr	r1, [pc, #72]	; (8000c64 <main+0x100>)
 8000c1a:	f000 f8ef 	bl	8000dfc <stepper_initialise>
  servo_initialise(&servo_gripper, &htim17);
 8000c1e:	463b      	mov	r3, r7
 8000c20:	4911      	ldr	r1, [pc, #68]	; (8000c68 <main+0x104>)
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 f91a 	bl	8000e5c <servo_initialise>
  servo_set_degree(&servo_gripper, 90);
 8000c28:	463b      	mov	r3, r7
 8000c2a:	215a      	movs	r1, #90	; 0x5a
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f000 f96b 	bl	8000f08 <servo_set_degree>
  /*
   * HAL Start Timer
   */
  HAL_TIM_Base_Start_IT(&htim24);
 8000c32:	480e      	ldr	r0, [pc, #56]	; (8000c6c <main+0x108>)
 8000c34:	f008 fec0 	bl	80099b8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (control_en) {
 8000c38:	4b0d      	ldr	r3, [pc, #52]	; (8000c70 <main+0x10c>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0fb      	beq.n	8000c38 <main+0xd4>
		  control_en = 0;
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <main+0x10c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
	  if (control_en) {
 8000c46:	e7f7      	b.n	8000c38 <main+0xd4>
 8000c48:	58021000 	.word	0x58021000
 8000c4c:	58020800 	.word	0x58020800
 8000c50:	240006f4 	.word	0x240006f4
 8000c54:	58020400 	.word	0x58020400
 8000c58:	24000578 	.word	0x24000578
 8000c5c:	240006a8 	.word	0x240006a8
 8000c60:	24000494 	.word	0x24000494
 8000c64:	24000740 	.word	0x24000740
 8000c68:	240004e0 	.word	0x240004e0
 8000c6c:	240003fc 	.word	0x240003fc
 8000c70:	240001fc 	.word	0x240001fc

08000c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b09c      	sub	sp, #112	; 0x70
 8000c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7e:	224c      	movs	r2, #76	; 0x4c
 8000c80:	2100      	movs	r1, #0
 8000c82:	4618      	mov	r0, r3
 8000c84:	f00b fbc4 	bl	800c410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2220      	movs	r2, #32
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00b fbbe 	bl	800c410 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c94:	2002      	movs	r0, #2
 8000c96:	f005 fce7 	bl	8006668 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <SystemClock_Config+0xec>)
 8000ca0:	699b      	ldr	r3, [r3, #24]
 8000ca2:	4a2f      	ldr	r2, [pc, #188]	; (8000d60 <SystemClock_Config+0xec>)
 8000ca4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ca8:	6193      	str	r3, [r2, #24]
 8000caa:	4b2d      	ldr	r3, [pc, #180]	; (8000d60 <SystemClock_Config+0xec>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cb6:	bf00      	nop
 8000cb8:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <SystemClock_Config+0xec>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cc4:	d1f8      	bne.n	8000cb8 <SystemClock_Config+0x44>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000cc6:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <SystemClock_Config+0xf0>)
 8000cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cca:	f023 0303 	bic.w	r3, r3, #3
 8000cce:	4a25      	ldr	r2, [pc, #148]	; (8000d64 <SystemClock_Config+0xf0>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8000cec:	232c      	movs	r3, #44	; 0x2c
 8000cee:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f005 fce5 	bl	80066dc <HAL_RCC_OscConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000d18:	f000 f86a 	bl	8000df0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1c:	233f      	movs	r3, #63	; 0x3f
 8000d1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d20:	2303      	movs	r3, #3
 8000d22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d28:	2308      	movs	r3, #8
 8000d2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d2c:	2340      	movs	r3, #64	; 0x40
 8000d2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d30:	2340      	movs	r3, #64	; 0x40
 8000d32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d38:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d3a:	2340      	movs	r3, #64	; 0x40
 8000d3c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	2103      	movs	r1, #3
 8000d42:	4618      	mov	r0, r3
 8000d44:	f006 f876 	bl	8006e34 <HAL_RCC_ClockConfig>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8000d4e:	f000 f84f 	bl	8000df0 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000d52:	f006 fa25 	bl	80071a0 <HAL_RCC_EnableCSS>
}
 8000d56:	bf00      	nop
 8000d58:	3770      	adds	r7, #112	; 0x70
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	58024800 	.word	0x58024800
 8000d64:	58024400 	.word	0x58024400

08000d68 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b0ae      	sub	sp, #184	; 0xb8
 8000d6c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	22b4      	movs	r2, #180	; 0xb4
 8000d72:	2100      	movs	r1, #0
 8000d74:	4618      	mov	r0, r3
 8000d76:	f00b fb4b 	bl	800c410 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d7a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000d7e:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000d80:	2302      	movs	r3, #2
 8000d82:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 15;
 8000d84:	230f      	movs	r3, #15
 8000d86:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000d90:	2302      	movs	r3, #2
 8000d92:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000d94:	23c0      	movs	r3, #192	; 0xc0
 8000d96:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 2950;
 8000d9c:	f640 3386 	movw	r3, #2950	; 0xb86
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	4618      	mov	r0, r3
 8000dac:	f006 fbfa 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8000db6:	f000 f81b 	bl	8000df0 <Error_Handler>
  }
}
 8000dba:	bf00      	nop
 8000dbc:	37b8      	adds	r7, #184	; 0xb8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	if (htim == &htim24)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a06      	ldr	r2, [pc, #24]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d102      	bne.n	8000dda <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		control_en = 1;
 8000dd4:	4b05      	ldr	r3, [pc, #20]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
	}
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	240003fc 	.word	0x240003fc
 8000dec:	240001fc 	.word	0x240001fc

08000df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df4:	b672      	cpsid	i
}
 8000df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <Error_Handler+0x8>
	...

08000dfc <stepper_initialise>:
 */

#include "motor.h"

void stepper_initialise(Stepper_Motor *dev, TIM_HandleTypeDef *timHandle,
		GPIO_TypeDef *dir_port, uint16_t dir_pin) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
 8000e08:	807b      	strh	r3, [r7, #2]

	/* Set struct parameters */
	dev->timHandle = timHandle;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	68ba      	ldr	r2, [r7, #8]
 8000e0e:	601a      	str	r2, [r3, #0]
	dev->dir_port = dir_port;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	605a      	str	r2, [r3, #4]
	dev->dir_pin = dir_pin;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	887a      	ldrh	r2, [r7, #2]
 8000e1a:	811a      	strh	r2, [r3, #8]
	HAL_GPIO_WritePin(dev->dir_port, dev->dir_pin, 0);
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	6858      	ldr	r0, [r3, #4]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	891b      	ldrh	r3, [r3, #8]
 8000e24:	2200      	movs	r2, #0
 8000e26:	4619      	mov	r1, r3
 8000e28:	f005 fc04 	bl	8006634 <HAL_GPIO_WritePin>
	if (timHandle->Instance == TIM15) {
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a09      	ldr	r2, [pc, #36]	; (8000e58 <stepper_initialise+0x5c>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d106      	bne.n	8000e44 <stepper_initialise+0x48>
		HAL_TIM_PWM_Start(dev->timHandle, TIM_CHANNEL_2);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f008 fe99 	bl	8009b74 <HAL_TIM_PWM_Start>
	} else {
		HAL_TIM_PWM_Start(dev->timHandle, TIM_CHANNEL_1);
	}
}
 8000e42:	e005      	b.n	8000e50 <stepper_initialise+0x54>
		HAL_TIM_PWM_Start(dev->timHandle, TIM_CHANNEL_1);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f008 fe92 	bl	8009b74 <HAL_TIM_PWM_Start>
}
 8000e50:	bf00      	nop
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40014000 	.word	0x40014000

08000e5c <servo_initialise>:

void servo_initialise(Servo_Motor *dev, TIM_HandleTypeDef *timHandle) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
	/* Set struct parameters */
	dev->timHandle = timHandle;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(dev->timHandle, TIM_CHANNEL_1);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f008 fe7e 	bl	8009b74 <HAL_TIM_PWM_Start>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <set_pwm>:

void set_pwm(TIM_HandleTypeDef *TIM_pwm, double freq, float duty_cycle) {
 8000e80:	b480      	push	{r7}
 8000e82:	b087      	sub	sp, #28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	ed87 0b00 	vstr	d0, [r7]
 8000e8c:	ed87 1a02 	vstr	s2, [r7, #8]

	 :param freq = frequency of pwm
	 :param duty_cycle is % duty cycle 0.0 - 1.0
	 :return: None
	 */
	uint16_t ARR_value = 1000000 / freq; //1000000 come from 275MHz/275
 8000e90:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8000ef8 <set_pwm+0x78>
 8000e94:	ed97 6b00 	vldr	d6, [r7]
 8000e98:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000e9c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ea0:	ee17 3a90 	vmov	r3, s15
 8000ea4:	82fb      	strh	r3, [r7, #22]
	uint16_t CCRx_value = ARR_value * duty_cycle;
 8000ea6:	8afb      	ldrh	r3, [r7, #22]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ebc:	ee17 3a90 	vmov	r3, s15
 8000ec0:	82bb      	strh	r3, [r7, #20]
	TIM_pwm->Instance->ARR = ARR_value;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	8afa      	ldrh	r2, [r7, #22]
 8000ec8:	62da      	str	r2, [r3, #44]	; 0x2c
	if (TIM_pwm->Instance == TIM15) {
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a0c      	ldr	r2, [pc, #48]	; (8000f00 <set_pwm+0x80>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d104      	bne.n	8000ede <set_pwm+0x5e>
		TIM_pwm->Instance->CCR2 = CCRx_value;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	8aba      	ldrh	r2, [r7, #20]
 8000eda:	639a      	str	r2, [r3, #56]	; 0x38
	} else {
		TIM_pwm->Instance->CCR1 = CCRx_value;
	}
}
 8000edc:	e003      	b.n	8000ee6 <set_pwm+0x66>
		TIM_pwm->Instance->CCR1 = CCRx_value;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	8aba      	ldrh	r2, [r7, #20]
 8000ee4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000ee6:	bf00      	nop
 8000ee8:	371c      	adds	r7, #28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	f3af 8000 	nop.w
 8000ef8:	00000000 	.word	0x00000000
 8000efc:	412e8480 	.word	0x412e8480
 8000f00:	40014000 	.word	0x40014000
 8000f04:	00000000 	.word	0x00000000

08000f08 <servo_set_degree>:

void servo_set_degree(Servo_Motor *dev, uint8_t degree) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	70fb      	strb	r3, [r7, #3]
	 servo_set_degree does set your servo to your given value.

	 :param degree is degree of servo motor (0-180)
	 :return: None
	 */
	if (degree > 180) {
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	2bb4      	cmp	r3, #180	; 0xb4
 8000f18:	d901      	bls.n	8000f1e <servo_set_degree+0x16>
		degree = 180;
 8000f1a:	23b4      	movs	r3, #180	; 0xb4
 8000f1c:	70fb      	strb	r3, [r7, #3]
	}
	else if (degree < 0){
		degree = 0;
	}
	float cyc = (degree / 180.0) * 0.2;
 8000f1e:	78fb      	ldrb	r3, [r7, #3]
 8000f20:	ee07 3a90 	vmov	s15, r3
 8000f24:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000f28:	ed9f 5b0d 	vldr	d5, [pc, #52]	; 8000f60 <servo_set_degree+0x58>
 8000f2c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f30:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000f68 <servo_set_degree+0x60>
 8000f34:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f38:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f3c:	edc7 7a03 	vstr	s15, [r7, #12]
	set_pwm(dev->timHandle, 50, cyc);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	ed97 1a03 	vldr	s2, [r7, #12]
 8000f48:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8000f70 <servo_set_degree+0x68>
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff ff97 	bl	8000e80 <set_pwm>
}
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	f3af 8000 	nop.w
 8000f60:	00000000 	.word	0x00000000
 8000f64:	40668000 	.word	0x40668000
 8000f68:	9999999a 	.word	0x9999999a
 8000f6c:	3fc99999 	.word	0x3fc99999
 8000f70:	00000000 	.word	0x00000000
 8000f74:	40490000 	.word	0x40490000

08000f78 <MX_SPI3_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f7c:	4b27      	ldr	r3, [pc, #156]	; (800101c <MX_SPI3_Init+0xa4>)
 8000f7e:	4a28      	ldr	r2, [pc, #160]	; (8001020 <MX_SPI3_Init+0xa8>)
 8000f80:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f82:	4b26      	ldr	r3, [pc, #152]	; (800101c <MX_SPI3_Init+0xa4>)
 8000f84:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000f88:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f8a:	4b24      	ldr	r3, [pc, #144]	; (800101c <MX_SPI3_Init+0xa4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f90:	4b22      	ldr	r3, [pc, #136]	; (800101c <MX_SPI3_Init+0xa4>)
 8000f92:	2203      	movs	r2, #3
 8000f94:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f96:	4b21      	ldr	r3, [pc, #132]	; (800101c <MX_SPI3_Init+0xa4>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <MX_SPI3_Init+0xa4>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fa4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000fa8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fbc:	4b17      	ldr	r3, [pc, #92]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000fc2:	4b16      	ldr	r3, [pc, #88]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fc8:	4b14      	ldr	r3, [pc, #80]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fce:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000fd0:	4b12      	ldr	r3, [pc, #72]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000fd6:	4b11      	ldr	r3, [pc, #68]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <MX_SPI3_Init+0xa4>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <MX_SPI3_Init+0xa4>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <MX_SPI3_Init+0xa4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <MX_SPI3_Init+0xa4>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <MX_SPI3_Init+0xa4>)
 8001002:	2200      	movs	r2, #0
 8001004:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001006:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_SPI3_Init+0xa4>)
 8001008:	f008 fb5e 	bl	80096c8 <HAL_SPI_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 8001012:	f7ff feed 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	240002ec 	.word	0x240002ec
 8001020:	40003c00 	.word	0x40003c00

08001024 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001028:	4b27      	ldr	r3, [pc, #156]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800102a:	4a28      	ldr	r2, [pc, #160]	; (80010cc <MX_SPI4_Init+0xa8>)
 800102c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800102e:	4b26      	ldr	r3, [pc, #152]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001030:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001034:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001036:	4b24      	ldr	r3, [pc, #144]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 800103c:	4b22      	ldr	r3, [pc, #136]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800103e:	2203      	movs	r2, #3
 8001040:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001042:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001044:	2200      	movs	r2, #0
 8001046:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800104a:	2200      	movs	r2, #0
 800104c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001050:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001054:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001056:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001058:	2200      	movs	r2, #0
 800105a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800105c:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800105e:	2200      	movs	r2, #0
 8001060:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001062:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001064:	2200      	movs	r2, #0
 8001066:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001068:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800106a:	2200      	movs	r2, #0
 800106c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001070:	2200      	movs	r2, #0
 8001072:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001076:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800107a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800107e:	2200      	movs	r2, #0
 8001080:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001084:	2200      	movs	r2, #0
 8001086:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001088:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800108a:	2200      	movs	r2, #0
 800108c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001090:	2200      	movs	r2, #0
 8001092:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <MX_SPI4_Init+0xa4>)
 8001096:	2200      	movs	r2, #0
 8001098:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <MX_SPI4_Init+0xa4>)
 800109c:	2200      	movs	r2, #0
 800109e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <MX_SPI4_Init+0xa4>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <MX_SPI4_Init+0xa4>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <MX_SPI4_Init+0xa4>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80010b2:	4805      	ldr	r0, [pc, #20]	; (80010c8 <MX_SPI4_Init+0xa4>)
 80010b4:	f008 fb08 	bl	80096c8 <HAL_SPI_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 80010be:	f7ff fe97 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	24000374 	.word	0x24000374
 80010cc:	40013400 	.word	0x40013400

080010d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b0b8      	sub	sp, #224	; 0xe0
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e8:	f107 0318 	add.w	r3, r7, #24
 80010ec:	22b4      	movs	r2, #180	; 0xb4
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f00b f98d 	bl	800c410 <memset>
  if(spiHandle->Instance==SPI3)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a49      	ldr	r2, [pc, #292]	; (8001220 <HAL_SPI_MspInit+0x150>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d143      	bne.n	8001188 <HAL_SPI_MspInit+0xb8>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001104:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001106:	2300      	movs	r3, #0
 8001108:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800110a:	f107 0318 	add.w	r3, r7, #24
 800110e:	4618      	mov	r0, r3
 8001110:	f006 fa48 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 800111a:	f7ff fe69 	bl	8000df0 <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800111e:	4b41      	ldr	r3, [pc, #260]	; (8001224 <HAL_SPI_MspInit+0x154>)
 8001120:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001124:	4a3f      	ldr	r2, [pc, #252]	; (8001224 <HAL_SPI_MspInit+0x154>)
 8001126:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800112a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800112e:	4b3d      	ldr	r3, [pc, #244]	; (8001224 <HAL_SPI_MspInit+0x154>)
 8001130:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001134:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800113c:	4b39      	ldr	r3, [pc, #228]	; (8001224 <HAL_SPI_MspInit+0x154>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001142:	4a38      	ldr	r2, [pc, #224]	; (8001224 <HAL_SPI_MspInit+0x154>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800114c:	4b35      	ldr	r3, [pc, #212]	; (8001224 <HAL_SPI_MspInit+0x154>)
 800114e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800115a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800115e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001162:	2302      	movs	r3, #2
 8001164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116e:	2300      	movs	r3, #0
 8001170:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001174:	2306      	movs	r3, #6
 8001176:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800117a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800117e:	4619      	mov	r1, r3
 8001180:	4829      	ldr	r0, [pc, #164]	; (8001228 <HAL_SPI_MspInit+0x158>)
 8001182:	f005 f8af 	bl	80062e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001186:	e047      	b.n	8001218 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI4)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a27      	ldr	r2, [pc, #156]	; (800122c <HAL_SPI_MspInit+0x15c>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d142      	bne.n	8001218 <HAL_SPI_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001196:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001198:	2300      	movs	r3, #0
 800119a:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	4618      	mov	r0, r3
 80011a2:	f006 f9ff 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <HAL_SPI_MspInit+0xe0>
      Error_Handler();
 80011ac:	f7ff fe20 	bl	8000df0 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80011b0:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <HAL_SPI_MspInit+0x154>)
 80011b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80011b6:	4a1b      	ldr	r2, [pc, #108]	; (8001224 <HAL_SPI_MspInit+0x154>)
 80011b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011bc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80011c0:	4b18      	ldr	r3, [pc, #96]	; (8001224 <HAL_SPI_MspInit+0x154>)
 80011c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80011c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <HAL_SPI_MspInit+0x154>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011d4:	4a13      	ldr	r2, [pc, #76]	; (8001224 <HAL_SPI_MspInit+0x154>)
 80011d6:	f043 0310 	orr.w	r3, r3, #16
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <HAL_SPI_MspInit+0x154>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011e4:	f003 0310 	and.w	r3, r3, #16
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_14;
 80011ec:	f244 0324 	movw	r3, #16420	; 0x4024
 80011f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001200:	2300      	movs	r3, #0
 8001202:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001206:	2305      	movs	r3, #5
 8001208:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800120c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001210:	4619      	mov	r1, r3
 8001212:	4807      	ldr	r0, [pc, #28]	; (8001230 <HAL_SPI_MspInit+0x160>)
 8001214:	f005 f866 	bl	80062e4 <HAL_GPIO_Init>
}
 8001218:	bf00      	nop
 800121a:	37e0      	adds	r7, #224	; 0xe0
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40003c00 	.word	0x40003c00
 8001224:	58024400 	.word	0x58024400
 8001228:	58020800 	.word	0x58020800
 800122c:	40013400 	.word	0x40013400
 8001230:	58021000 	.word	0x58021000

08001234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	4b0a      	ldr	r3, [pc, #40]	; (8001264 <HAL_MspInit+0x30>)
 800123c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001240:	4a08      	ldr	r2, [pc, #32]	; (8001264 <HAL_MspInit+0x30>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <HAL_MspInit+0x30>)
 800124c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	58024400 	.word	0x58024400

08001268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800126c:	f006 f97e 	bl	800756c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001270:	e7fe      	b.n	8001270 <NMI_Handler+0x8>

08001272 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001276:	e7fe      	b.n	8001276 <HardFault_Handler+0x4>

08001278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800127c:	e7fe      	b.n	800127c <MemManage_Handler+0x4>

0800127e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001282:	e7fe      	b.n	8001282 <BusFault_Handler+0x4>

08001284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001288:	e7fe      	b.n	8001288 <UsageFault_Handler+0x4>

0800128a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b8:	f001 fbea 	bl	8002a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}

080012c0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80012c4:	4802      	ldr	r0, [pc, #8]	; (80012d0 <DMA1_Stream0_IRQHandler+0x10>)
 80012c6:	f003 fea7 	bl	8005018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	2400078c 	.word	0x2400078c

080012d4 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80012d8:	4802      	ldr	r0, [pc, #8]	; (80012e4 <ADC3_IRQHandler+0x10>)
 80012da:	f002 f889 	bl	80033f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2400027c 	.word	0x2400027c

080012e8 <TIM24_IRQHandler>:

/**
  * @brief This function handles TIM24 global interrupt.
  */
void TIM24_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM24_IRQn 0 */

  /* USER CODE END TIM24_IRQn 0 */
  HAL_TIM_IRQHandler(&htim24);
 80012ec:	4802      	ldr	r0, [pc, #8]	; (80012f8 <TIM24_IRQHandler+0x10>)
 80012ee:	f008 fe03 	bl	8009ef8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM24_IRQn 1 */

  /* USER CODE END TIM24_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	240003fc 	.word	0x240003fc

080012fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
	return 1;
 8001300:	2301      	movs	r3, #1
}
 8001302:	4618      	mov	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <_kill>:

int _kill(int pid, int sig)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001316:	f00b f843 	bl	800c3a0 <__errno>
 800131a:	4603      	mov	r3, r0
 800131c:	2216      	movs	r2, #22
 800131e:	601a      	str	r2, [r3, #0]
	return -1;
 8001320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <_exit>:

void _exit (int status)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001334:	f04f 31ff 	mov.w	r1, #4294967295
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ffe7 	bl	800130c <_kill>
	while (1) {}		/* Make sure we hang here */
 800133e:	e7fe      	b.n	800133e <_exit+0x12>

08001340 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	e00a      	b.n	8001368 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001352:	f3af 8000 	nop.w
 8001356:	4601      	mov	r1, r0
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	1c5a      	adds	r2, r3, #1
 800135c:	60ba      	str	r2, [r7, #8]
 800135e:	b2ca      	uxtb	r2, r1
 8001360:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	3301      	adds	r3, #1
 8001366:	617b      	str	r3, [r7, #20]
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	429a      	cmp	r2, r3
 800136e:	dbf0      	blt.n	8001352 <_read+0x12>
	}

return len;
 8001370:	687b      	ldr	r3, [r7, #4]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b086      	sub	sp, #24
 800137e:	af00      	add	r7, sp, #0
 8001380:	60f8      	str	r0, [r7, #12]
 8001382:	60b9      	str	r1, [r7, #8]
 8001384:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	e009      	b.n	80013a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	60ba      	str	r2, [r7, #8]
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	3301      	adds	r3, #1
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	697a      	ldr	r2, [r7, #20]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	dbf1      	blt.n	800138c <_write+0x12>
	}
	return len;
 80013a8:	687b      	ldr	r3, [r7, #4]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3718      	adds	r7, #24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <_close>:

int _close(int file)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
	return -1;
 80013ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013be:	4618      	mov	r0, r3
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
 80013d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013da:	605a      	str	r2, [r3, #4]
	return 0;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <_isatty>:

int _isatty(int file)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
	return 1;
 80013f2:	2301      	movs	r3, #1
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
	return 0;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
	...

0800141c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001424:	4a14      	ldr	r2, [pc, #80]	; (8001478 <_sbrk+0x5c>)
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <_sbrk+0x60>)
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001430:	4b13      	ldr	r3, [pc, #76]	; (8001480 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d102      	bne.n	800143e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <_sbrk+0x64>)
 800143a:	4a12      	ldr	r2, [pc, #72]	; (8001484 <_sbrk+0x68>)
 800143c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	429a      	cmp	r2, r3
 800144a:	d207      	bcs.n	800145c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800144c:	f00a ffa8 	bl	800c3a0 <__errno>
 8001450:	4603      	mov	r3, r0
 8001452:	220c      	movs	r2, #12
 8001454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295
 800145a:	e009      	b.n	8001470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800145c:	4b08      	ldr	r3, [pc, #32]	; (8001480 <_sbrk+0x64>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001462:	4b07      	ldr	r3, [pc, #28]	; (8001480 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	4a05      	ldr	r2, [pc, #20]	; (8001480 <_sbrk+0x64>)
 800146c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800146e:	68fb      	ldr	r3, [r7, #12]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	24050000 	.word	0x24050000
 800147c:	00000400 	.word	0x00000400
 8001480:	24000200 	.word	0x24000200
 8001484:	24000a58 	.word	0x24000a58

08001488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800148c:	4b32      	ldr	r3, [pc, #200]	; (8001558 <SystemInit+0xd0>)
 800148e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001492:	4a31      	ldr	r2, [pc, #196]	; (8001558 <SystemInit+0xd0>)
 8001494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800149c:	4b2f      	ldr	r3, [pc, #188]	; (800155c <SystemInit+0xd4>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 030f 	and.w	r3, r3, #15
 80014a4:	2b06      	cmp	r3, #6
 80014a6:	d807      	bhi.n	80014b8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014a8:	4b2c      	ldr	r3, [pc, #176]	; (800155c <SystemInit+0xd4>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f023 030f 	bic.w	r3, r3, #15
 80014b0:	4a2a      	ldr	r2, [pc, #168]	; (800155c <SystemInit+0xd4>)
 80014b2:	f043 0307 	orr.w	r3, r3, #7
 80014b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80014b8:	4b29      	ldr	r3, [pc, #164]	; (8001560 <SystemInit+0xd8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a28      	ldr	r2, [pc, #160]	; (8001560 <SystemInit+0xd8>)
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014c4:	4b26      	ldr	r3, [pc, #152]	; (8001560 <SystemInit+0xd8>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80014ca:	4b25      	ldr	r3, [pc, #148]	; (8001560 <SystemInit+0xd8>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4924      	ldr	r1, [pc, #144]	; (8001560 <SystemInit+0xd8>)
 80014d0:	4b24      	ldr	r3, [pc, #144]	; (8001564 <SystemInit+0xdc>)
 80014d2:	4013      	ands	r3, r2
 80014d4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80014d6:	4b21      	ldr	r3, [pc, #132]	; (800155c <SystemInit+0xd4>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0308 	and.w	r3, r3, #8
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014e2:	4b1e      	ldr	r3, [pc, #120]	; (800155c <SystemInit+0xd4>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f023 030f 	bic.w	r3, r3, #15
 80014ea:	4a1c      	ldr	r2, [pc, #112]	; (800155c <SystemInit+0xd4>)
 80014ec:	f043 0307 	orr.w	r3, r3, #7
 80014f0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80014f2:	4b1b      	ldr	r3, [pc, #108]	; (8001560 <SystemInit+0xd8>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80014f8:	4b19      	ldr	r3, [pc, #100]	; (8001560 <SystemInit+0xd8>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80014fe:	4b18      	ldr	r3, [pc, #96]	; (8001560 <SystemInit+0xd8>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001504:	4b16      	ldr	r3, [pc, #88]	; (8001560 <SystemInit+0xd8>)
 8001506:	4a18      	ldr	r2, [pc, #96]	; (8001568 <SystemInit+0xe0>)
 8001508:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800150a:	4b15      	ldr	r3, [pc, #84]	; (8001560 <SystemInit+0xd8>)
 800150c:	4a17      	ldr	r2, [pc, #92]	; (800156c <SystemInit+0xe4>)
 800150e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001510:	4b13      	ldr	r3, [pc, #76]	; (8001560 <SystemInit+0xd8>)
 8001512:	4a17      	ldr	r2, [pc, #92]	; (8001570 <SystemInit+0xe8>)
 8001514:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001516:	4b12      	ldr	r3, [pc, #72]	; (8001560 <SystemInit+0xd8>)
 8001518:	2200      	movs	r2, #0
 800151a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800151c:	4b10      	ldr	r3, [pc, #64]	; (8001560 <SystemInit+0xd8>)
 800151e:	4a14      	ldr	r2, [pc, #80]	; (8001570 <SystemInit+0xe8>)
 8001520:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001522:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <SystemInit+0xd8>)
 8001524:	2200      	movs	r2, #0
 8001526:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <SystemInit+0xd8>)
 800152a:	4a11      	ldr	r2, [pc, #68]	; (8001570 <SystemInit+0xe8>)
 800152c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800152e:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <SystemInit+0xd8>)
 8001530:	2200      	movs	r2, #0
 8001532:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <SystemInit+0xd8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a09      	ldr	r2, [pc, #36]	; (8001560 <SystemInit+0xd8>)
 800153a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800153e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <SystemInit+0xd8>)
 8001542:	2200      	movs	r2, #0
 8001544:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001546:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <SystemInit+0xec>)
 8001548:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800154c:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800154e:	bf00      	nop
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000ed00 	.word	0xe000ed00
 800155c:	52002000 	.word	0x52002000
 8001560:	58024400 	.word	0x58024400
 8001564:	eaf6ed7f 	.word	0xeaf6ed7f
 8001568:	02020200 	.word	0x02020200
 800156c:	01ff0000 	.word	0x01ff0000
 8001570:	01010280 	.word	0x01010280
 8001574:	52004000 	.word	0x52004000

08001578 <MX_TIM1_Init>:
TIM_HandleTypeDef htim23;
TIM_HandleTypeDef htim24;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08c      	sub	sp, #48	; 0x30
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2224      	movs	r2, #36	; 0x24
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f00a ff42 	bl	800c410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158c:	463b      	mov	r3, r7
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001596:	4b23      	ldr	r3, [pc, #140]	; (8001624 <MX_TIM1_Init+0xac>)
 8001598:	4a23      	ldr	r2, [pc, #140]	; (8001628 <MX_TIM1_Init+0xb0>)
 800159a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800159c:	4b21      	ldr	r3, [pc, #132]	; (8001624 <MX_TIM1_Init+0xac>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b20      	ldr	r3, [pc, #128]	; (8001624 <MX_TIM1_Init+0xac>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80015a8:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <MX_TIM1_Init+0xac>)
 80015aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <MX_TIM1_Init+0xac>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015b6:	4b1b      	ldr	r3, [pc, #108]	; (8001624 <MX_TIM1_Init+0xac>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b19      	ldr	r3, [pc, #100]	; (8001624 <MX_TIM1_Init+0xac>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80015c2:	2301      	movs	r3, #1
 80015c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015ca:	2301      	movs	r3, #1
 80015cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015da:	2301      	movs	r3, #1
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	4619      	mov	r1, r3
 80015ec:	480d      	ldr	r0, [pc, #52]	; (8001624 <MX_TIM1_Init+0xac>)
 80015ee:	f008 fbdd 	bl	8009dac <HAL_TIM_Encoder_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80015f8:	f7ff fbfa 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fc:	2300      	movs	r3, #0
 80015fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001600:	2300      	movs	r3, #0
 8001602:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001608:	463b      	mov	r3, r7
 800160a:	4619      	mov	r1, r3
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <MX_TIM1_Init+0xac>)
 800160e:	f009 fc07 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001618:	f7ff fbea 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800161c:	bf00      	nop
 800161e:	3730      	adds	r7, #48	; 0x30
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	240005c4 	.word	0x240005c4
 8001628:	40010000 	.word	0x40010000

0800162c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	; 0x30
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	2224      	movs	r2, #36	; 0x24
 8001638:	2100      	movs	r1, #0
 800163a:	4618      	mov	r0, r3
 800163c:	f00a fee8 	bl	800c410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001640:	463b      	mov	r3, r7
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <MX_TIM2_Init+0xa4>)
 800164c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001650:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001652:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <MX_TIM2_Init+0xa4>)
 8001654:	2200      	movs	r2, #0
 8001656:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001658:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <MX_TIM2_Init+0xa4>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800165e:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <MX_TIM2_Init+0xa4>)
 8001660:	f04f 32ff 	mov.w	r2, #4294967295
 8001664:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001666:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_TIM2_Init+0xa4>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166c:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <MX_TIM2_Init+0xa4>)
 800166e:	2200      	movs	r2, #0
 8001670:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001672:	2301      	movs	r3, #1
 8001674:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800167a:	2301      	movs	r3, #1
 800167c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800167e:	2300      	movs	r3, #0
 8001680:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001686:	2300      	movs	r3, #0
 8001688:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800168a:	2301      	movs	r3, #1
 800168c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	4619      	mov	r1, r3
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <MX_TIM2_Init+0xa4>)
 800169e:	f008 fb85 	bl	8009dac <HAL_TIM_Encoder_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80016a8:	f7ff fba2 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016b4:	463b      	mov	r3, r7
 80016b6:	4619      	mov	r1, r3
 80016b8:	4805      	ldr	r0, [pc, #20]	; (80016d0 <MX_TIM2_Init+0xa4>)
 80016ba:	f009 fbb1 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80016c4:	f7ff fb94 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	3730      	adds	r7, #48	; 0x30
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	24000610 	.word	0x24000610

080016d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08c      	sub	sp, #48	; 0x30
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016da:	f107 030c 	add.w	r3, r7, #12
 80016de:	2224      	movs	r2, #36	; 0x24
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f00a fe94 	bl	800c410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	463b      	mov	r3, r7
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f2:	4b21      	ldr	r3, [pc, #132]	; (8001778 <MX_TIM3_Init+0xa4>)
 80016f4:	4a21      	ldr	r2, [pc, #132]	; (800177c <MX_TIM3_Init+0xa8>)
 80016f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016f8:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <MX_TIM3_Init+0xa4>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fe:	4b1e      	ldr	r3, [pc, #120]	; (8001778 <MX_TIM3_Init+0xa4>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001704:	4b1c      	ldr	r3, [pc, #112]	; (8001778 <MX_TIM3_Init+0xa4>)
 8001706:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800170a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170c:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <MX_TIM3_Init+0xa4>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001712:	4b19      	ldr	r3, [pc, #100]	; (8001778 <MX_TIM3_Init+0xa4>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001718:	2301      	movs	r3, #1
 800171a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001720:	2301      	movs	r3, #1
 8001722:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800172c:	2300      	movs	r3, #0
 800172e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001730:	2301      	movs	r3, #1
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800173c:	f107 030c 	add.w	r3, r7, #12
 8001740:	4619      	mov	r1, r3
 8001742:	480d      	ldr	r0, [pc, #52]	; (8001778 <MX_TIM3_Init+0xa4>)
 8001744:	f008 fb32 	bl	8009dac <HAL_TIM_Encoder_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800174e:	f7ff fb4f 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001752:	2300      	movs	r3, #0
 8001754:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800175a:	463b      	mov	r3, r7
 800175c:	4619      	mov	r1, r3
 800175e:	4806      	ldr	r0, [pc, #24]	; (8001778 <MX_TIM3_Init+0xa4>)
 8001760:	f009 fb5e 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800176a:	f7ff fb41 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	3730      	adds	r7, #48	; 0x30
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	2400052c 	.word	0x2400052c
 800177c:	40000400 	.word	0x40000400

08001780 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08c      	sub	sp, #48	; 0x30
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001786:	f107 030c 	add.w	r3, r7, #12
 800178a:	2224      	movs	r2, #36	; 0x24
 800178c:	2100      	movs	r1, #0
 800178e:	4618      	mov	r0, r3
 8001790:	f00a fe3e 	bl	800c410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001794:	463b      	mov	r3, r7
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800179e:	4b21      	ldr	r3, [pc, #132]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017a0:	4a21      	ldr	r2, [pc, #132]	; (8001828 <MX_TIM4_Init+0xa8>)
 80017a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80017a4:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017aa:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80017b0:	4b1c      	ldr	r3, [pc, #112]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017b6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b8:	4b1a      	ldr	r3, [pc, #104]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017be:	4b19      	ldr	r3, [pc, #100]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80017c4:	2301      	movs	r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017c8:	2300      	movs	r3, #0
 80017ca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017cc:	2301      	movs	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017dc:	2301      	movs	r3, #1
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	4619      	mov	r1, r3
 80017ee:	480d      	ldr	r0, [pc, #52]	; (8001824 <MX_TIM4_Init+0xa4>)
 80017f0:	f008 fadc 	bl	8009dac <HAL_TIM_Encoder_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80017fa:	f7ff faf9 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017fe:	2300      	movs	r3, #0
 8001800:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001806:	463b      	mov	r3, r7
 8001808:	4619      	mov	r1, r3
 800180a:	4806      	ldr	r0, [pc, #24]	; (8001824 <MX_TIM4_Init+0xa4>)
 800180c:	f009 fb08 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001816:	f7ff faeb 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800181a:	bf00      	nop
 800181c:	3730      	adds	r7, #48	; 0x30
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	24000448 	.word	0x24000448
 8001828:	40000800 	.word	0x40000800

0800182c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08c      	sub	sp, #48	; 0x30
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001832:	f107 0320 	add.w	r3, r7, #32
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001840:	1d3b      	adds	r3, r7, #4
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]
 800184e:	615a      	str	r2, [r3, #20]
 8001850:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001852:	4b26      	ldr	r3, [pc, #152]	; (80018ec <MX_TIM12_Init+0xc0>)
 8001854:	4a26      	ldr	r2, [pc, #152]	; (80018f0 <MX_TIM12_Init+0xc4>)
 8001856:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 275-1;
 8001858:	4b24      	ldr	r3, [pc, #144]	; (80018ec <MX_TIM12_Init+0xc0>)
 800185a:	f44f 7289 	mov.w	r2, #274	; 0x112
 800185e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001860:	4b22      	ldr	r3, [pc, #136]	; (80018ec <MX_TIM12_Init+0xc0>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 8001866:	4b21      	ldr	r3, [pc, #132]	; (80018ec <MX_TIM12_Init+0xc0>)
 8001868:	f240 32e7 	movw	r2, #999	; 0x3e7
 800186c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186e:	4b1f      	ldr	r3, [pc, #124]	; (80018ec <MX_TIM12_Init+0xc0>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001874:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <MX_TIM12_Init+0xc0>)
 8001876:	2200      	movs	r2, #0
 8001878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800187a:	481c      	ldr	r0, [pc, #112]	; (80018ec <MX_TIM12_Init+0xc0>)
 800187c:	f008 f845 	bl	800990a <HAL_TIM_Base_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM12_Init+0x5e>
  {
    Error_Handler();
 8001886:	f7ff fab3 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001890:	f107 0320 	add.w	r3, r7, #32
 8001894:	4619      	mov	r1, r3
 8001896:	4815      	ldr	r0, [pc, #84]	; (80018ec <MX_TIM12_Init+0xc0>)
 8001898:	f008 fd62 	bl	800a360 <HAL_TIM_ConfigClockSource>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM12_Init+0x7a>
  {
    Error_Handler();
 80018a2:	f7ff faa5 	bl	8000df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80018a6:	4811      	ldr	r0, [pc, #68]	; (80018ec <MX_TIM12_Init+0xc0>)
 80018a8:	f008 f90c 	bl	8009ac4 <HAL_TIM_PWM_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 80018b2:	f7ff fa9d 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b6:	2360      	movs	r3, #96	; 0x60
 80018b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500 - 1;
 80018ba:	f240 13f3 	movw	r3, #499	; 0x1f3
 80018be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	2200      	movs	r2, #0
 80018cc:	4619      	mov	r1, r3
 80018ce:	4807      	ldr	r0, [pc, #28]	; (80018ec <MX_TIM12_Init+0xc0>)
 80018d0:	f008 fc32 	bl	800a138 <HAL_TIM_PWM_ConfigChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM12_Init+0xb2>
  {
    Error_Handler();
 80018da:	f7ff fa89 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80018de:	4803      	ldr	r0, [pc, #12]	; (80018ec <MX_TIM12_Init+0xc0>)
 80018e0:	f000 fc8e 	bl	8002200 <HAL_TIM_MspPostInit>

}
 80018e4:	bf00      	nop
 80018e6:	3730      	adds	r7, #48	; 0x30
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	240006f4 	.word	0x240006f4
 80018f0:	40001800 	.word	0x40001800

080018f4 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
 8001908:	615a      	str	r2, [r3, #20]
 800190a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800190c:	4b1f      	ldr	r3, [pc, #124]	; (800198c <MX_TIM13_Init+0x98>)
 800190e:	4a20      	ldr	r2, [pc, #128]	; (8001990 <MX_TIM13_Init+0x9c>)
 8001910:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 275-1;
 8001912:	4b1e      	ldr	r3, [pc, #120]	; (800198c <MX_TIM13_Init+0x98>)
 8001914:	f44f 7289 	mov.w	r2, #274	; 0x112
 8001918:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191a:	4b1c      	ldr	r3, [pc, #112]	; (800198c <MX_TIM13_Init+0x98>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 1000-1;
 8001920:	4b1a      	ldr	r3, [pc, #104]	; (800198c <MX_TIM13_Init+0x98>)
 8001922:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001926:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001928:	4b18      	ldr	r3, [pc, #96]	; (800198c <MX_TIM13_Init+0x98>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192e:	4b17      	ldr	r3, [pc, #92]	; (800198c <MX_TIM13_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001934:	4815      	ldr	r0, [pc, #84]	; (800198c <MX_TIM13_Init+0x98>)
 8001936:	f007 ffe8 	bl	800990a <HAL_TIM_Base_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM13_Init+0x50>
  {
    Error_Handler();
 8001940:	f7ff fa56 	bl	8000df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001944:	4811      	ldr	r0, [pc, #68]	; (800198c <MX_TIM13_Init+0x98>)
 8001946:	f008 f8bd 	bl	8009ac4 <HAL_TIM_PWM_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM13_Init+0x60>
  {
    Error_Handler();
 8001950:	f7ff fa4e 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001954:	2360      	movs	r3, #96	; 0x60
 8001956:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 8001958:	f240 13f3 	movw	r3, #499	; 0x1f3
 800195c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	2200      	movs	r2, #0
 800196a:	4619      	mov	r1, r3
 800196c:	4807      	ldr	r0, [pc, #28]	; (800198c <MX_TIM13_Init+0x98>)
 800196e:	f008 fbe3 	bl	800a138 <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM13_Init+0x88>
  {
    Error_Handler();
 8001978:	f7ff fa3a 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 800197c:	4803      	ldr	r0, [pc, #12]	; (800198c <MX_TIM13_Init+0x98>)
 800197e:	f000 fc3f 	bl	8002200 <HAL_TIM_MspPostInit>

}
 8001982:	bf00      	nop
 8001984:	3720      	adds	r7, #32
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	24000578 	.word	0x24000578
 8001990:	40001c00 	.word	0x40001c00

08001994 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
 80019a8:	615a      	str	r2, [r3, #20]
 80019aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80019ac:	4b1f      	ldr	r3, [pc, #124]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019ae:	4a20      	ldr	r2, [pc, #128]	; (8001a30 <MX_TIM14_Init+0x9c>)
 80019b0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 275-1;
 80019b2:	4b1e      	ldr	r3, [pc, #120]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019b4:	f44f 7289 	mov.w	r2, #274	; 0x112
 80019b8:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ba:	4b1c      	ldr	r3, [pc, #112]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000-1;
 80019c0:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019c6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c8:	4b18      	ldr	r3, [pc, #96]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ce:	4b17      	ldr	r3, [pc, #92]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80019d4:	4815      	ldr	r0, [pc, #84]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019d6:	f007 ff98 	bl	800990a <HAL_TIM_Base_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM14_Init+0x50>
  {
    Error_Handler();
 80019e0:	f7ff fa06 	bl	8000df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80019e4:	4811      	ldr	r0, [pc, #68]	; (8001a2c <MX_TIM14_Init+0x98>)
 80019e6:	f008 f86d 	bl	8009ac4 <HAL_TIM_PWM_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_TIM14_Init+0x60>
  {
    Error_Handler();
 80019f0:	f7ff f9fe 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019f4:	2360      	movs	r3, #96	; 0x60
 80019f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 80019f8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80019fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4807      	ldr	r0, [pc, #28]	; (8001a2c <MX_TIM14_Init+0x98>)
 8001a0e:	f008 fb93 	bl	800a138 <HAL_TIM_PWM_ConfigChannel>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM14_Init+0x88>
  {
    Error_Handler();
 8001a18:	f7ff f9ea 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001a1c:	4803      	ldr	r0, [pc, #12]	; (8001a2c <MX_TIM14_Init+0x98>)
 8001a1e:	f000 fbef 	bl	8002200 <HAL_TIM_MspPostInit>

}
 8001a22:	bf00      	nop
 8001a24:	3720      	adds	r7, #32
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	240006a8 	.word	0x240006a8
 8001a30:	40002000 	.word	0x40002000

08001a34 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b098      	sub	sp, #96	; 0x60
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a46:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
 8001a54:	611a      	str	r2, [r3, #16]
 8001a56:	615a      	str	r2, [r3, #20]
 8001a58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a5a:	1d3b      	adds	r3, r7, #4
 8001a5c:	2234      	movs	r2, #52	; 0x34
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f00a fcd5 	bl	800c410 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001a66:	4b35      	ldr	r3, [pc, #212]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a68:	4a35      	ldr	r2, [pc, #212]	; (8001b40 <MX_TIM15_Init+0x10c>)
 8001a6a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 275-1;
 8001a6c:	4b33      	ldr	r3, [pc, #204]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a6e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8001a72:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a74:	4b31      	ldr	r3, [pc, #196]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 8001a7a:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a80:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a82:	4b2e      	ldr	r3, [pc, #184]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001a88:	4b2c      	ldr	r3, [pc, #176]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8e:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001a94:	4829      	ldr	r0, [pc, #164]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001a96:	f008 f815 	bl	8009ac4 <HAL_TIM_PWM_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM15_Init+0x70>
  {
    Error_Handler();
 8001aa0:	f7ff f9a6 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001aac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4822      	ldr	r0, [pc, #136]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001ab4:	f009 f9b4 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM15_Init+0x8e>
  {
    Error_Handler();
 8001abe:	f7ff f997 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ac2:	2360      	movs	r3, #96	; 0x60
 8001ac4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 500-1;
 8001ac6:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001aca:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001acc:	2300      	movs	r3, #0
 8001ace:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001adc:	2300      	movs	r3, #0
 8001ade:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ae0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ae4:	2204      	movs	r2, #4
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4814      	ldr	r0, [pc, #80]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001aea:	f008 fb25 	bl	800a138 <HAL_TIM_PWM_ConfigChannel>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM15_Init+0xc4>
  {
    Error_Handler();
 8001af4:	f7ff f97c 	bl	8000df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4807      	ldr	r0, [pc, #28]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001b20:	f009 fa1a 	bl	800af58 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8001b2a:	f7ff f961 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001b2e:	4803      	ldr	r0, [pc, #12]	; (8001b3c <MX_TIM15_Init+0x108>)
 8001b30:	f000 fb66 	bl	8002200 <HAL_TIM_MspPostInit>

}
 8001b34:	bf00      	nop
 8001b36:	3760      	adds	r7, #96	; 0x60
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	24000494 	.word	0x24000494
 8001b40:	40014000 	.word	0x40014000

08001b44 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b094      	sub	sp, #80	; 0x50
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b4a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
 8001b58:	611a      	str	r2, [r3, #16]
 8001b5a:	615a      	str	r2, [r3, #20]
 8001b5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b5e:	463b      	mov	r3, r7
 8001b60:	2234      	movs	r2, #52	; 0x34
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f00a fc53 	bl	800c410 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001b6a:	4b32      	ldr	r3, [pc, #200]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b6c:	4a32      	ldr	r2, [pc, #200]	; (8001c38 <MX_TIM16_Init+0xf4>)
 8001b6e:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 275-1;
 8001b70:	4b30      	ldr	r3, [pc, #192]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b72:	f44f 7289 	mov.w	r2, #274	; 0x112
 8001b76:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b78:	4b2e      	ldr	r3, [pc, #184]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 8001b7e:	4b2d      	ldr	r3, [pc, #180]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b84:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b86:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001b8c:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b92:	4b28      	ldr	r3, [pc, #160]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001b98:	4826      	ldr	r0, [pc, #152]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001b9a:	f007 feb6 	bl	800990a <HAL_TIM_Base_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM16_Init+0x64>
  {
    Error_Handler();
 8001ba4:	f7ff f924 	bl	8000df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001ba8:	4822      	ldr	r0, [pc, #136]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001baa:	f007 ff8b 	bl	8009ac4 <HAL_TIM_PWM_Init>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM16_Init+0x74>
  {
    Error_Handler();
 8001bb4:	f7ff f91c 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb8:	2360      	movs	r3, #96	; 0x60
 8001bba:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 500-1;
 8001bbc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001bc0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bd6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bda:	2200      	movs	r2, #0
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4815      	ldr	r0, [pc, #84]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001be0:	f008 faaa 	bl	800a138 <HAL_TIM_PWM_ConfigChannel>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM16_Init+0xaa>
  {
    Error_Handler();
 8001bea:	f7ff f901 	bl	8000df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001c10:	463b      	mov	r3, r7
 8001c12:	4619      	mov	r1, r3
 8001c14:	4807      	ldr	r0, [pc, #28]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001c16:	f009 f99f 	bl	800af58 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM16_Init+0xe0>
  {
    Error_Handler();
 8001c20:	f7ff f8e6 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001c24:	4803      	ldr	r0, [pc, #12]	; (8001c34 <MX_TIM16_Init+0xf0>)
 8001c26:	f000 faeb 	bl	8002200 <HAL_TIM_MspPostInit>

}
 8001c2a:	bf00      	nop
 8001c2c:	3750      	adds	r7, #80	; 0x50
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	24000740 	.word	0x24000740
 8001c38:	40014400 	.word	0x40014400

08001c3c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b094      	sub	sp, #80	; 0x50
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c42:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
 8001c50:	611a      	str	r2, [r3, #16]
 8001c52:	615a      	str	r2, [r3, #20]
 8001c54:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c56:	463b      	mov	r3, r7
 8001c58:	2234      	movs	r2, #52	; 0x34
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f00a fbd7 	bl	800c410 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001c62:	4b32      	ldr	r3, [pc, #200]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c64:	4a32      	ldr	r2, [pc, #200]	; (8001d30 <MX_TIM17_Init+0xf4>)
 8001c66:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 275-1;
 8001c68:	4b30      	ldr	r3, [pc, #192]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c6a:	f44f 7289 	mov.w	r2, #274	; 0x112
 8001c6e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c70:	4b2e      	ldr	r3, [pc, #184]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000-1;
 8001c76:	4b2d      	ldr	r3, [pc, #180]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c7c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c7e:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001c84:	4b29      	ldr	r3, [pc, #164]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8a:	4b28      	ldr	r3, [pc, #160]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001c90:	4826      	ldr	r0, [pc, #152]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001c92:	f007 fe3a 	bl	800990a <HAL_TIM_Base_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM17_Init+0x64>
  {
    Error_Handler();
 8001c9c:	f7ff f8a8 	bl	8000df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001ca0:	4822      	ldr	r0, [pc, #136]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001ca2:	f007 ff0f 	bl	8009ac4 <HAL_TIM_PWM_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM17_Init+0x74>
  {
    Error_Handler();
 8001cac:	f7ff f8a0 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb0:	2360      	movs	r3, #96	; 0x60
 8001cb2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 500-1;
 8001cb4:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001cb8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4815      	ldr	r0, [pc, #84]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001cd8:	f008 fa2e 	bl	800a138 <HAL_TIM_PWM_ConfigChannel>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM17_Init+0xaa>
  {
    Error_Handler();
 8001ce2:	f7ff f885 	bl	8000df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cfa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cfe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001d08:	463b      	mov	r3, r7
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4807      	ldr	r0, [pc, #28]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001d0e:	f009 f923 	bl	800af58 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM17_Init+0xe0>
  {
    Error_Handler();
 8001d18:	f7ff f86a 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8001d1c:	4803      	ldr	r0, [pc, #12]	; (8001d2c <MX_TIM17_Init+0xf0>)
 8001d1e:	f000 fa6f 	bl	8002200 <HAL_TIM_MspPostInit>

}
 8001d22:	bf00      	nop
 8001d24:	3750      	adds	r7, #80	; 0x50
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	240004e0 	.word	0x240004e0
 8001d30:	40014800 	.word	0x40014800

08001d34 <MX_TIM23_Init>:
/* TIM23 init function */
void MX_TIM23_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d3a:	f107 0310 	add.w	r3, r7, #16
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]
 8001d44:	609a      	str	r2, [r3, #8]
 8001d46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 8001d52:	4b1e      	ldr	r3, [pc, #120]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d54:	4a1e      	ldr	r2, [pc, #120]	; (8001dd0 <MX_TIM23_Init+0x9c>)
 8001d56:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 275-1;
 8001d58:	4b1c      	ldr	r3, [pc, #112]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d5a:	f44f 7289 	mov.w	r2, #274	; 0x112
 8001d5e:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d60:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 4294967295;
 8001d66:	4b19      	ldr	r3, [pc, #100]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d68:	f04f 32ff 	mov.w	r2, #4294967295
 8001d6c:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d6e:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d74:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim23) != HAL_OK)
 8001d7a:	4814      	ldr	r0, [pc, #80]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d7c:	f007 fdc5 	bl	800990a <HAL_TIM_Base_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM23_Init+0x56>
  {
    Error_Handler();
 8001d86:	f7ff f833 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim23, &sClockSourceConfig) != HAL_OK)
 8001d90:	f107 0310 	add.w	r3, r7, #16
 8001d94:	4619      	mov	r1, r3
 8001d96:	480d      	ldr	r0, [pc, #52]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001d98:	f008 fae2 	bl	800a360 <HAL_TIM_ConfigClockSource>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_TIM23_Init+0x72>
  {
    Error_Handler();
 8001da2:	f7ff f825 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da6:	2300      	movs	r3, #0
 8001da8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	4619      	mov	r1, r3
 8001db2:	4806      	ldr	r0, [pc, #24]	; (8001dcc <MX_TIM23_Init+0x98>)
 8001db4:	f009 f834 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM23_Init+0x8e>
  {
    Error_Handler();
 8001dbe:	f7ff f817 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 8001dc2:	bf00      	nop
 8001dc4:	3720      	adds	r7, #32
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	2400065c 	.word	0x2400065c
 8001dd0:	4000e000 	.word	0x4000e000

08001dd4 <MX_TIM24_Init>:
/* TIM24 init function */
void MX_TIM24_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b088      	sub	sp, #32
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dda:	f107 0310 	add.w	r3, r7, #16
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de8:	1d3b      	adds	r3, r7, #4
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 8001df2:	4b1e      	ldr	r3, [pc, #120]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001df4:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <MX_TIM24_Init+0x9c>)
 8001df6:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 275 - 1;
 8001df8:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001dfa:	f44f 7289 	mov.w	r2, #274	; 0x112
 8001dfe:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e00:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 10000 - 1;
 8001e06:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e08:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e0c:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0e:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e14:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim24) != HAL_OK)
 8001e1a:	4814      	ldr	r0, [pc, #80]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e1c:	f007 fd75 	bl	800990a <HAL_TIM_Base_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM24_Init+0x56>
  {
    Error_Handler();
 8001e26:	f7fe ffe3 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim24, &sClockSourceConfig) != HAL_OK)
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	4619      	mov	r1, r3
 8001e36:	480d      	ldr	r0, [pc, #52]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e38:	f008 fa92 	bl	800a360 <HAL_TIM_ConfigClockSource>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM24_Init+0x72>
  {
    Error_Handler();
 8001e42:	f7fe ffd5 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	4619      	mov	r1, r3
 8001e52:	4806      	ldr	r0, [pc, #24]	; (8001e6c <MX_TIM24_Init+0x98>)
 8001e54:	f008 ffe4 	bl	800ae20 <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM24_Init+0x8e>
  {
    Error_Handler();
 8001e5e:	f7fe ffc7 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 8001e62:	bf00      	nop
 8001e64:	3720      	adds	r7, #32
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	240003fc 	.word	0x240003fc
 8001e70:	4000e400 	.word	0x4000e400

08001e74 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b090      	sub	sp, #64	; 0x40
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a69      	ldr	r2, [pc, #420]	; (8002038 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d12f      	bne.n	8001ef6 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e96:	4b69      	ldr	r3, [pc, #420]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001e98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001e9c:	4a67      	ldr	r2, [pc, #412]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001ea6:	4b65      	ldr	r3, [pc, #404]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001ea8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eb4:	4b61      	ldr	r3, [pc, #388]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001eba:	4a60      	ldr	r2, [pc, #384]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001ebc:	f043 0310 	orr.w	r3, r3, #16
 8001ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ec4:	4b5d      	ldr	r3, [pc, #372]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001eca:	f003 0310 	and.w	r3, r3, #16
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001ed2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ee8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eec:	4619      	mov	r1, r3
 8001eee:	4854      	ldr	r0, [pc, #336]	; (8002040 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8001ef0:	f004 f9f8 	bl	80062e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001ef4:	e09b      	b.n	800202e <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM2)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001efe:	d12e      	bne.n	8001f5e <HAL_TIM_Encoder_MspInit+0xea>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f00:	4b4e      	ldr	r3, [pc, #312]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f06:	4a4d      	ldr	r2, [pc, #308]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f08:	f043 0301 	orr.w	r3, r3, #1
 8001f0c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f10:	4b4a      	ldr	r3, [pc, #296]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	623b      	str	r3, [r7, #32]
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1e:	4b47      	ldr	r3, [pc, #284]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f24:	4a45      	ldr	r2, [pc, #276]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f2e:	4b43      	ldr	r3, [pc, #268]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	61fb      	str	r3, [r7, #28]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f54:	4619      	mov	r1, r3
 8001f56:	483b      	ldr	r0, [pc, #236]	; (8002044 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001f58:	f004 f9c4 	bl	80062e4 <HAL_GPIO_Init>
}
 8001f5c:	e067      	b.n	800202e <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM3)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a39      	ldr	r2, [pc, #228]	; (8002048 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d12e      	bne.n	8001fc6 <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f68:	4b34      	ldr	r3, [pc, #208]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f6e:	4a33      	ldr	r2, [pc, #204]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f78:	4b30      	ldr	r3, [pc, #192]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	61bb      	str	r3, [r7, #24]
 8001f84:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f86:	4b2d      	ldr	r3, [pc, #180]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f8c:	4a2b      	ldr	r2, [pc, #172]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f8e:	f043 0304 	orr.w	r3, r3, #4
 8001f92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f96:	4b29      	ldr	r3, [pc, #164]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fa4:	23c0      	movs	r3, #192	; 0xc0
 8001fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4823      	ldr	r0, [pc, #140]	; (800204c <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fc0:	f004 f990 	bl	80062e4 <HAL_GPIO_Init>
}
 8001fc4:	e033      	b.n	800202e <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM4)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a21      	ldr	r2, [pc, #132]	; (8002050 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d12e      	bne.n	800202e <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fd0:	4b1a      	ldr	r3, [pc, #104]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001fd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fd6:	4a19      	ldr	r2, [pc, #100]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001fe0:	4b16      	ldr	r3, [pc, #88]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001fe2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fee:	4b13      	ldr	r3, [pc, #76]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001ff0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ff4:	4a11      	ldr	r2, [pc, #68]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001ff6:	f043 0308 	orr.w	r3, r3, #8
 8001ffa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	; (800203c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002000:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800200c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800201e:	2302      	movs	r3, #2
 8002020:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002022:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002026:	4619      	mov	r1, r3
 8002028:	480a      	ldr	r0, [pc, #40]	; (8002054 <HAL_TIM_Encoder_MspInit+0x1e0>)
 800202a:	f004 f95b 	bl	80062e4 <HAL_GPIO_Init>
}
 800202e:	bf00      	nop
 8002030:	3740      	adds	r7, #64	; 0x40
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40010000 	.word	0x40010000
 800203c:	58024400 	.word	0x58024400
 8002040:	58021000 	.word	0x58021000
 8002044:	58020000 	.word	0x58020000
 8002048:	40000400 	.word	0x40000400
 800204c:	58020800 	.word	0x58020800
 8002050:	40000800 	.word	0x40000800
 8002054:	58020c00 	.word	0x58020c00

08002058 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08a      	sub	sp, #40	; 0x28
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a4d      	ldr	r2, [pc, #308]	; (800219c <HAL_TIM_Base_MspInit+0x144>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10f      	bne.n	800208a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800206a:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800206c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002070:	4a4b      	ldr	r2, [pc, #300]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002076:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800207a:	4b49      	ldr	r3, [pc, #292]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800207c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002084:	627b      	str	r3, [r7, #36]	; 0x24
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_EnableIRQ(TIM24_IRQn);
  /* USER CODE BEGIN TIM24_MspInit 1 */

  /* USER CODE END TIM24_MspInit 1 */
  }
}
 8002088:	e084      	b.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM13)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a45      	ldr	r2, [pc, #276]	; (80021a4 <HAL_TIM_Base_MspInit+0x14c>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d10f      	bne.n	80020b4 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002096:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800209a:	4a41      	ldr	r2, [pc, #260]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800209c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020a0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020a4:	4b3e      	ldr	r3, [pc, #248]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ae:	623b      	str	r3, [r7, #32]
 80020b0:	6a3b      	ldr	r3, [r7, #32]
}
 80020b2:	e06f      	b.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM14)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a3b      	ldr	r2, [pc, #236]	; (80021a8 <HAL_TIM_Base_MspInit+0x150>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d10f      	bne.n	80020de <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80020be:	4b38      	ldr	r3, [pc, #224]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020c4:	4a36      	ldr	r2, [pc, #216]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020ce:	4b34      	ldr	r3, [pc, #208]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d8:	61fb      	str	r3, [r7, #28]
 80020da:	69fb      	ldr	r3, [r7, #28]
}
 80020dc:	e05a      	b.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM16)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a32      	ldr	r2, [pc, #200]	; (80021ac <HAL_TIM_Base_MspInit+0x154>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d10f      	bne.n	8002108 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80020e8:	4b2d      	ldr	r3, [pc, #180]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80020ee:	4a2c      	ldr	r2, [pc, #176]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80020f8:	4b29      	ldr	r3, [pc, #164]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 80020fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80020fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	69bb      	ldr	r3, [r7, #24]
}
 8002106:	e045      	b.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM17)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a28      	ldr	r2, [pc, #160]	; (80021b0 <HAL_TIM_Base_MspInit+0x158>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d10f      	bne.n	8002132 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002112:	4b23      	ldr	r3, [pc, #140]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002114:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002118:	4a21      	ldr	r2, [pc, #132]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800211a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800211e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002122:	4b1f      	ldr	r3, [pc, #124]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002124:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002128:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	697b      	ldr	r3, [r7, #20]
}
 8002130:	e030      	b.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM23)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a1f      	ldr	r2, [pc, #124]	; (80021b4 <HAL_TIM_Base_MspInit+0x15c>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d10f      	bne.n	800215c <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM23_CLK_ENABLE();
 800213c:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800213e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002142:	4a17      	ldr	r2, [pc, #92]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002144:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002148:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800214c:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800214e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002152:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]
}
 800215a:	e01b      	b.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM24)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a15      	ldr	r2, [pc, #84]	; (80021b8 <HAL_TIM_Base_MspInit+0x160>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d116      	bne.n	8002194 <HAL_TIM_Base_MspInit+0x13c>
    __HAL_RCC_TIM24_CLK_ENABLE();
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002168:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800216c:	4a0c      	ldr	r2, [pc, #48]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 800216e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002172:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <HAL_TIM_Base_MspInit+0x148>)
 8002178:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800217c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM24_IRQn, 0, 0);
 8002184:	2200      	movs	r2, #0
 8002186:	2100      	movs	r1, #0
 8002188:	20a2      	movs	r0, #162	; 0xa2
 800218a:	f002 fbb6 	bl	80048fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM24_IRQn);
 800218e:	20a2      	movs	r0, #162	; 0xa2
 8002190:	f002 fbcd 	bl	800492e <HAL_NVIC_EnableIRQ>
}
 8002194:	bf00      	nop
 8002196:	3728      	adds	r7, #40	; 0x28
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40001800 	.word	0x40001800
 80021a0:	58024400 	.word	0x58024400
 80021a4:	40001c00 	.word	0x40001c00
 80021a8:	40002000 	.word	0x40002000
 80021ac:	40014400 	.word	0x40014400
 80021b0:	40014800 	.word	0x40014800
 80021b4:	4000e000 	.word	0x4000e000
 80021b8:	4000e400 	.word	0x4000e400

080021bc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM15)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a0b      	ldr	r2, [pc, #44]	; (80021f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d10e      	bne.n	80021ec <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80021ce:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <HAL_TIM_PWM_MspInit+0x40>)
 80021d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021d4:	4a09      	ldr	r2, [pc, #36]	; (80021fc <HAL_TIM_PWM_MspInit+0x40>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021da:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80021de:	4b07      	ldr	r3, [pc, #28]	; (80021fc <HAL_TIM_PWM_MspInit+0x40>)
 80021e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e8:	60fb      	str	r3, [r7, #12]
 80021ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	40014000 	.word	0x40014000
 80021fc:	58024400 	.word	0x58024400

08002200 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08e      	sub	sp, #56	; 0x38
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a70      	ldr	r2, [pc, #448]	; (80023e0 <HAL_TIM_MspPostInit+0x1e0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d120      	bne.n	8002264 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002222:	4b70      	ldr	r3, [pc, #448]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002228:	4a6e      	ldr	r2, [pc, #440]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 800222a:	f043 0302 	orr.w	r3, r3, #2
 800222e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002232:	4b6c      	ldr	r3, [pc, #432]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	623b      	str	r3, [r7, #32]
 800223e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002240:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8002252:	2302      	movs	r3, #2
 8002254:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225a:	4619      	mov	r1, r3
 800225c:	4862      	ldr	r0, [pc, #392]	; (80023e8 <HAL_TIM_MspPostInit+0x1e8>)
 800225e:	f004 f841 	bl	80062e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002262:	e0b9      	b.n	80023d8 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM13)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a60      	ldr	r2, [pc, #384]	; (80023ec <HAL_TIM_MspPostInit+0x1ec>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d11f      	bne.n	80022ae <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226e:	4b5d      	ldr	r3, [pc, #372]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002274:	4a5b      	ldr	r2, [pc, #364]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002276:	f043 0301 	orr.w	r3, r3, #1
 800227a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800227e:	4b59      	ldr	r3, [pc, #356]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	61fb      	str	r3, [r7, #28]
 800228a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800228c:	2340      	movs	r3, #64	; 0x40
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002290:	2302      	movs	r3, #2
 8002292:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002298:	2300      	movs	r3, #0
 800229a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800229c:	2309      	movs	r3, #9
 800229e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a4:	4619      	mov	r1, r3
 80022a6:	4852      	ldr	r0, [pc, #328]	; (80023f0 <HAL_TIM_MspPostInit+0x1f0>)
 80022a8:	f004 f81c 	bl	80062e4 <HAL_GPIO_Init>
}
 80022ac:	e094      	b.n	80023d8 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM14)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a50      	ldr	r2, [pc, #320]	; (80023f4 <HAL_TIM_MspPostInit+0x1f4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d11f      	bne.n	80022f8 <HAL_TIM_MspPostInit+0xf8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b8:	4b4a      	ldr	r3, [pc, #296]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 80022ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022be:	4a49      	ldr	r2, [pc, #292]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022c8:	4b46      	ldr	r3, [pc, #280]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 80022ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	61bb      	str	r3, [r7, #24]
 80022d4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	2300      	movs	r3, #0
 80022e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80022e6:	2309      	movs	r3, #9
 80022e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ee:	4619      	mov	r1, r3
 80022f0:	483f      	ldr	r0, [pc, #252]	; (80023f0 <HAL_TIM_MspPostInit+0x1f0>)
 80022f2:	f003 fff7 	bl	80062e4 <HAL_GPIO_Init>
}
 80022f6:	e06f      	b.n	80023d8 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM15)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a3e      	ldr	r2, [pc, #248]	; (80023f8 <HAL_TIM_MspPostInit+0x1f8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d11f      	bne.n	8002342 <HAL_TIM_MspPostInit+0x142>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	4b38      	ldr	r3, [pc, #224]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002308:	4a36      	ldr	r2, [pc, #216]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002312:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002320:	2308      	movs	r3, #8
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002324:	2302      	movs	r3, #2
 8002326:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002328:	2300      	movs	r3, #0
 800232a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232c:	2300      	movs	r3, #0
 800232e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002330:	2304      	movs	r3, #4
 8002332:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002338:	4619      	mov	r1, r3
 800233a:	482d      	ldr	r0, [pc, #180]	; (80023f0 <HAL_TIM_MspPostInit+0x1f0>)
 800233c:	f003 ffd2 	bl	80062e4 <HAL_GPIO_Init>
}
 8002340:	e04a      	b.n	80023d8 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM16)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a2d      	ldr	r2, [pc, #180]	; (80023fc <HAL_TIM_MspPostInit+0x1fc>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d120      	bne.n	800238e <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800234c:	4b25      	ldr	r3, [pc, #148]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 800234e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002352:	4a24      	ldr	r2, [pc, #144]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 8002354:	f043 0302 	orr.w	r3, r3, #2
 8002358:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800235c:	4b21      	ldr	r3, [pc, #132]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 800235e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	613b      	str	r3, [r7, #16]
 8002368:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800236a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002370:	2302      	movs	r3, #2
 8002372:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002378:	2300      	movs	r3, #0
 800237a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 800237c:	2301      	movs	r3, #1
 800237e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002380:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002384:	4619      	mov	r1, r3
 8002386:	4818      	ldr	r0, [pc, #96]	; (80023e8 <HAL_TIM_MspPostInit+0x1e8>)
 8002388:	f003 ffac 	bl	80062e4 <HAL_GPIO_Init>
}
 800238c:	e024      	b.n	80023d8 <HAL_TIM_MspPostInit+0x1d8>
  else if(timHandle->Instance==TIM17)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a1b      	ldr	r2, [pc, #108]	; (8002400 <HAL_TIM_MspPostInit+0x200>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d11f      	bne.n	80023d8 <HAL_TIM_MspPostInit+0x1d8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002398:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 800239a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800239e:	4a11      	ldr	r2, [pc, #68]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 80023a0:	f043 0302 	orr.w	r3, r3, #2
 80023a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023a8:	4b0e      	ldr	r3, [pc, #56]	; (80023e4 <HAL_TIM_MspPostInit+0x1e4>)
 80023aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023bc:	2302      	movs	r3, #2
 80023be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80023c8:	2301      	movs	r3, #1
 80023ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023d0:	4619      	mov	r1, r3
 80023d2:	4805      	ldr	r0, [pc, #20]	; (80023e8 <HAL_TIM_MspPostInit+0x1e8>)
 80023d4:	f003 ff86 	bl	80062e4 <HAL_GPIO_Init>
}
 80023d8:	bf00      	nop
 80023da:	3738      	adds	r7, #56	; 0x38
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40001800 	.word	0x40001800
 80023e4:	58024400 	.word	0x58024400
 80023e8:	58020400 	.word	0x58020400
 80023ec:	40001c00 	.word	0x40001c00
 80023f0:	58020000 	.word	0x58020000
 80023f4:	40002000 	.word	0x40002000
 80023f8:	40014000 	.word	0x40014000
 80023fc:	40014400 	.word	0x40014400
 8002400:	40014800 	.word	0x40014800

08002404 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_usart2_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002408:	4b22      	ldr	r3, [pc, #136]	; (8002494 <MX_UART4_Init+0x90>)
 800240a:	4a23      	ldr	r2, [pc, #140]	; (8002498 <MX_UART4_Init+0x94>)
 800240c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800240e:	4b21      	ldr	r3, [pc, #132]	; (8002494 <MX_UART4_Init+0x90>)
 8002410:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002414:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002416:	4b1f      	ldr	r3, [pc, #124]	; (8002494 <MX_UART4_Init+0x90>)
 8002418:	2200      	movs	r2, #0
 800241a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800241c:	4b1d      	ldr	r3, [pc, #116]	; (8002494 <MX_UART4_Init+0x90>)
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002422:	4b1c      	ldr	r3, [pc, #112]	; (8002494 <MX_UART4_Init+0x90>)
 8002424:	2200      	movs	r2, #0
 8002426:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002428:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <MX_UART4_Init+0x90>)
 800242a:	220c      	movs	r2, #12
 800242c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242e:	4b19      	ldr	r3, [pc, #100]	; (8002494 <MX_UART4_Init+0x90>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002434:	4b17      	ldr	r3, [pc, #92]	; (8002494 <MX_UART4_Init+0x90>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800243a:	4b16      	ldr	r3, [pc, #88]	; (8002494 <MX_UART4_Init+0x90>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002440:	4b14      	ldr	r3, [pc, #80]	; (8002494 <MX_UART4_Init+0x90>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002446:	4b13      	ldr	r3, [pc, #76]	; (8002494 <MX_UART4_Init+0x90>)
 8002448:	2200      	movs	r2, #0
 800244a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800244c:	4811      	ldr	r0, [pc, #68]	; (8002494 <MX_UART4_Init+0x90>)
 800244e:	f008 fe41 	bl	800b0d4 <HAL_UART_Init>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002458:	f7fe fcca 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800245c:	2100      	movs	r1, #0
 800245e:	480d      	ldr	r0, [pc, #52]	; (8002494 <MX_UART4_Init+0x90>)
 8002460:	f009 fed4 	bl	800c20c <HAL_UARTEx_SetTxFifoThreshold>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800246a:	f7fe fcc1 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800246e:	2100      	movs	r1, #0
 8002470:	4808      	ldr	r0, [pc, #32]	; (8002494 <MX_UART4_Init+0x90>)
 8002472:	f009 ff09 	bl	800c288 <HAL_UARTEx_SetRxFifoThreshold>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800247c:	f7fe fcb8 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002480:	4804      	ldr	r0, [pc, #16]	; (8002494 <MX_UART4_Init+0x90>)
 8002482:	f009 fe8a 	bl	800c19a <HAL_UARTEx_DisableFifoMode>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800248c:	f7fe fcb0 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	24000924 	.word	0x24000924
 8002498:	40004c00 	.word	0x40004c00

0800249c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80024a0:	4b22      	ldr	r3, [pc, #136]	; (800252c <MX_UART5_Init+0x90>)
 80024a2:	4a23      	ldr	r2, [pc, #140]	; (8002530 <MX_UART5_Init+0x94>)
 80024a4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80024a6:	4b21      	ldr	r3, [pc, #132]	; (800252c <MX_UART5_Init+0x90>)
 80024a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024ac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80024ae:	4b1f      	ldr	r3, [pc, #124]	; (800252c <MX_UART5_Init+0x90>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80024b4:	4b1d      	ldr	r3, [pc, #116]	; (800252c <MX_UART5_Init+0x90>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80024ba:	4b1c      	ldr	r3, [pc, #112]	; (800252c <MX_UART5_Init+0x90>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80024c0:	4b1a      	ldr	r3, [pc, #104]	; (800252c <MX_UART5_Init+0x90>)
 80024c2:	220c      	movs	r2, #12
 80024c4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c6:	4b19      	ldr	r3, [pc, #100]	; (800252c <MX_UART5_Init+0x90>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80024cc:	4b17      	ldr	r3, [pc, #92]	; (800252c <MX_UART5_Init+0x90>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024d2:	4b16      	ldr	r3, [pc, #88]	; (800252c <MX_UART5_Init+0x90>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024d8:	4b14      	ldr	r3, [pc, #80]	; (800252c <MX_UART5_Init+0x90>)
 80024da:	2200      	movs	r2, #0
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024de:	4b13      	ldr	r3, [pc, #76]	; (800252c <MX_UART5_Init+0x90>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80024e4:	4811      	ldr	r0, [pc, #68]	; (800252c <MX_UART5_Init+0x90>)
 80024e6:	f008 fdf5 	bl	800b0d4 <HAL_UART_Init>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 80024f0:	f7fe fc7e 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024f4:	2100      	movs	r1, #0
 80024f6:	480d      	ldr	r0, [pc, #52]	; (800252c <MX_UART5_Init+0x90>)
 80024f8:	f009 fe88 	bl	800c20c <HAL_UARTEx_SetTxFifoThreshold>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002502:	f7fe fc75 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002506:	2100      	movs	r1, #0
 8002508:	4808      	ldr	r0, [pc, #32]	; (800252c <MX_UART5_Init+0x90>)
 800250a:	f009 febd 	bl	800c288 <HAL_UARTEx_SetRxFifoThreshold>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002514:	f7fe fc6c 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002518:	4804      	ldr	r0, [pc, #16]	; (800252c <MX_UART5_Init+0x90>)
 800251a:	f009 fe3e 	bl	800c19a <HAL_UARTEx_DisableFifoMode>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8002524:	f7fe fc64 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}
 800252c:	24000894 	.word	0x24000894
 8002530:	40005000 	.word	0x40005000

08002534 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002538:	4b22      	ldr	r3, [pc, #136]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 800253a:	4a23      	ldr	r2, [pc, #140]	; (80025c8 <MX_USART2_UART_Init+0x94>)
 800253c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800253e:	4b21      	ldr	r3, [pc, #132]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002540:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002544:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002546:	4b1f      	ldr	r3, [pc, #124]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800254c:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 800254e:	2200      	movs	r2, #0
 8002550:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002552:	4b1c      	ldr	r3, [pc, #112]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002558:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 800255a:	220c      	movs	r2, #12
 800255c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800255e:	4b19      	ldr	r3, [pc, #100]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002564:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002566:	2200      	movs	r2, #0
 8002568:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800256a:	4b16      	ldr	r3, [pc, #88]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 800256c:	2200      	movs	r2, #0
 800256e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002570:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002572:	2200      	movs	r2, #0
 8002574:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002576:	4b13      	ldr	r3, [pc, #76]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002578:	2200      	movs	r2, #0
 800257a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800257c:	4811      	ldr	r0, [pc, #68]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 800257e:	f008 fda9 	bl	800b0d4 <HAL_UART_Init>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002588:	f7fe fc32 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800258c:	2100      	movs	r1, #0
 800258e:	480d      	ldr	r0, [pc, #52]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 8002590:	f009 fe3c 	bl	800c20c <HAL_UARTEx_SetTxFifoThreshold>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800259a:	f7fe fc29 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800259e:	2100      	movs	r1, #0
 80025a0:	4808      	ldr	r0, [pc, #32]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 80025a2:	f009 fe71 	bl	800c288 <HAL_UARTEx_SetRxFifoThreshold>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80025ac:	f7fe fc20 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80025b0:	4804      	ldr	r0, [pc, #16]	; (80025c4 <MX_USART2_UART_Init+0x90>)
 80025b2:	f009 fdf2 	bl	800c19a <HAL_UARTEx_DisableFifoMode>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80025bc:	f7fe fc18 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025c0:	bf00      	nop
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	240009b4 	.word	0x240009b4
 80025c8:	40004400 	.word	0x40004400

080025cc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025d0:	4b22      	ldr	r3, [pc, #136]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025d2:	4a23      	ldr	r2, [pc, #140]	; (8002660 <MX_USART3_UART_Init+0x94>)
 80025d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025d6:	4b21      	ldr	r3, [pc, #132]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025de:	4b1f      	ldr	r3, [pc, #124]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025e4:	4b1d      	ldr	r3, [pc, #116]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025ea:	4b1c      	ldr	r3, [pc, #112]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025f0:	4b1a      	ldr	r3, [pc, #104]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025f2:	220c      	movs	r2, #12
 80025f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f6:	4b19      	ldr	r3, [pc, #100]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025fc:	4b17      	ldr	r3, [pc, #92]	; (800265c <MX_USART3_UART_Init+0x90>)
 80025fe:	2200      	movs	r2, #0
 8002600:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002602:	4b16      	ldr	r3, [pc, #88]	; (800265c <MX_USART3_UART_Init+0x90>)
 8002604:	2200      	movs	r2, #0
 8002606:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002608:	4b14      	ldr	r3, [pc, #80]	; (800265c <MX_USART3_UART_Init+0x90>)
 800260a:	2200      	movs	r2, #0
 800260c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800260e:	4b13      	ldr	r3, [pc, #76]	; (800265c <MX_USART3_UART_Init+0x90>)
 8002610:	2200      	movs	r2, #0
 8002612:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002614:	4811      	ldr	r0, [pc, #68]	; (800265c <MX_USART3_UART_Init+0x90>)
 8002616:	f008 fd5d 	bl	800b0d4 <HAL_UART_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002620:	f7fe fbe6 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002624:	2100      	movs	r1, #0
 8002626:	480d      	ldr	r0, [pc, #52]	; (800265c <MX_USART3_UART_Init+0x90>)
 8002628:	f009 fdf0 	bl	800c20c <HAL_UARTEx_SetTxFifoThreshold>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002632:	f7fe fbdd 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002636:	2100      	movs	r1, #0
 8002638:	4808      	ldr	r0, [pc, #32]	; (800265c <MX_USART3_UART_Init+0x90>)
 800263a:	f009 fe25 	bl	800c288 <HAL_UARTEx_SetRxFifoThreshold>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002644:	f7fe fbd4 	bl	8000df0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002648:	4804      	ldr	r0, [pc, #16]	; (800265c <MX_USART3_UART_Init+0x90>)
 800264a:	f009 fda6 	bl	800c19a <HAL_UARTEx_DisableFifoMode>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002654:	f7fe fbcc 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}
 800265c:	24000804 	.word	0x24000804
 8002660:	40004800 	.word	0x40004800

08002664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b0bc      	sub	sp, #240	; 0xf0
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800267c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002680:	22b4      	movs	r2, #180	; 0xb4
 8002682:	2100      	movs	r1, #0
 8002684:	4618      	mov	r0, r3
 8002686:	f009 fec3 	bl	800c410 <memset>
  if(uartHandle->Instance==UART4)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4aa8      	ldr	r2, [pc, #672]	; (8002930 <HAL_UART_MspInit+0x2cc>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d143      	bne.n	800271c <HAL_UART_MspInit+0xb8>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002694:	2302      	movs	r3, #2
 8002696:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800269e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026a2:	4618      	mov	r0, r3
 80026a4:	f004 ff7e 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80026ae:	f7fe fb9f 	bl	8000df0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80026b2:	4ba0      	ldr	r3, [pc, #640]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80026b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026b8:	4a9e      	ldr	r2, [pc, #632]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80026ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80026be:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026c2:	4b9c      	ldr	r3, [pc, #624]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80026c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
 80026ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d0:	4b98      	ldr	r3, [pc, #608]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80026d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026d6:	4a97      	ldr	r2, [pc, #604]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026e0:	4b94      	ldr	r3, [pc, #592]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80026e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	623b      	str	r3, [r7, #32]
 80026ec:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA11     ------> UART4_RX
    PA12     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80026ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80026f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002702:	2300      	movs	r3, #0
 8002704:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 8002708:	2306      	movs	r3, #6
 800270a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002712:	4619      	mov	r1, r3
 8002714:	4888      	ldr	r0, [pc, #544]	; (8002938 <HAL_UART_MspInit+0x2d4>)
 8002716:	f003 fde5 	bl	80062e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800271a:	e105      	b.n	8002928 <HAL_UART_MspInit+0x2c4>
  else if(uartHandle->Instance==UART5)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a86      	ldr	r2, [pc, #536]	; (800293c <HAL_UART_MspInit+0x2d8>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d143      	bne.n	80027ae <HAL_UART_MspInit+0x14a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002726:	2302      	movs	r3, #2
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800272a:	2300      	movs	r3, #0
 800272c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002730:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002734:	4618      	mov	r0, r3
 8002736:	f004 ff35 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002740:	f7fe fb56 	bl	8000df0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002744:	4b7b      	ldr	r3, [pc, #492]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 8002746:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800274a:	4a7a      	ldr	r2, [pc, #488]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 800274c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002750:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002754:	4b77      	ldr	r3, [pc, #476]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 8002756:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800275a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002762:	4b74      	ldr	r3, [pc, #464]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 8002764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002768:	4a72      	ldr	r2, [pc, #456]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 800276a:	f043 0302 	orr.w	r3, r3, #2
 800276e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002772:	4b70      	ldr	r3, [pc, #448]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 8002774:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	61bb      	str	r3, [r7, #24]
 800277e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002780:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002784:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	2300      	movs	r3, #0
 8002796:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 800279a:	230e      	movs	r3, #14
 800279c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80027a4:	4619      	mov	r1, r3
 80027a6:	4866      	ldr	r0, [pc, #408]	; (8002940 <HAL_UART_MspInit+0x2dc>)
 80027a8:	f003 fd9c 	bl	80062e4 <HAL_GPIO_Init>
}
 80027ac:	e0bc      	b.n	8002928 <HAL_UART_MspInit+0x2c4>
  else if(uartHandle->Instance==USART2)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a64      	ldr	r2, [pc, #400]	; (8002944 <HAL_UART_MspInit+0x2e0>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d16f      	bne.n	8002898 <HAL_UART_MspInit+0x234>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80027b8:	2302      	movs	r3, #2
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027c6:	4618      	mov	r0, r3
 80027c8:	f004 feec 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <HAL_UART_MspInit+0x172>
      Error_Handler();
 80027d2:	f7fe fb0d 	bl	8000df0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80027d6:	4b57      	ldr	r3, [pc, #348]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80027d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027dc:	4a55      	ldr	r2, [pc, #340]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80027de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027e2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80027e6:	4b53      	ldr	r3, [pc, #332]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80027e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027f4:	4b4f      	ldr	r3, [pc, #316]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80027f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027fa:	4a4e      	ldr	r2, [pc, #312]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80027fc:	f043 0308 	orr.w	r3, r3, #8
 8002800:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002804:	4b4b      	ldr	r3, [pc, #300]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 8002806:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	613b      	str	r3, [r7, #16]
 8002810:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002812:	2360      	movs	r3, #96	; 0x60
 8002814:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002818:	2302      	movs	r3, #2
 800281a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002824:	2300      	movs	r3, #0
 8002826:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800282a:	2307      	movs	r3, #7
 800282c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002830:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002834:	4619      	mov	r1, r3
 8002836:	4844      	ldr	r0, [pc, #272]	; (8002948 <HAL_UART_MspInit+0x2e4>)
 8002838:	f003 fd54 	bl	80062e4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream0;
 800283c:	4b43      	ldr	r3, [pc, #268]	; (800294c <HAL_UART_MspInit+0x2e8>)
 800283e:	4a44      	ldr	r2, [pc, #272]	; (8002950 <HAL_UART_MspInit+0x2ec>)
 8002840:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002842:	4b42      	ldr	r3, [pc, #264]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002844:	222b      	movs	r2, #43	; 0x2b
 8002846:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002848:	4b40      	ldr	r3, [pc, #256]	; (800294c <HAL_UART_MspInit+0x2e8>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800284e:	4b3f      	ldr	r3, [pc, #252]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002850:	2200      	movs	r2, #0
 8002852:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002854:	4b3d      	ldr	r3, [pc, #244]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800285a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800285c:	4b3b      	ldr	r3, [pc, #236]	; (800294c <HAL_UART_MspInit+0x2e8>)
 800285e:	2200      	movs	r2, #0
 8002860:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002862:	4b3a      	ldr	r3, [pc, #232]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002864:	2200      	movs	r2, #0
 8002866:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002868:	4b38      	ldr	r3, [pc, #224]	; (800294c <HAL_UART_MspInit+0x2e8>)
 800286a:	2200      	movs	r2, #0
 800286c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800286e:	4b37      	ldr	r3, [pc, #220]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002870:	2200      	movs	r2, #0
 8002872:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002874:	4b35      	ldr	r3, [pc, #212]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002876:	2200      	movs	r2, #0
 8002878:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800287a:	4834      	ldr	r0, [pc, #208]	; (800294c <HAL_UART_MspInit+0x2e8>)
 800287c:	f002 f872 	bl	8004964 <HAL_DMA_Init>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_UART_MspInit+0x226>
      Error_Handler();
 8002886:	f7fe fab3 	bl	8000df0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a2f      	ldr	r2, [pc, #188]	; (800294c <HAL_UART_MspInit+0x2e8>)
 800288e:	67da      	str	r2, [r3, #124]	; 0x7c
 8002890:	4a2e      	ldr	r2, [pc, #184]	; (800294c <HAL_UART_MspInit+0x2e8>)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002896:	e047      	b.n	8002928 <HAL_UART_MspInit+0x2c4>
  else if(uartHandle->Instance==USART3)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a2d      	ldr	r2, [pc, #180]	; (8002954 <HAL_UART_MspInit+0x2f0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d142      	bne.n	8002928 <HAL_UART_MspInit+0x2c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80028a2:	2302      	movs	r3, #2
 80028a4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80028a6:	2300      	movs	r3, #0
 80028a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028b0:	4618      	mov	r0, r3
 80028b2:	f004 fe77 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_UART_MspInit+0x25c>
      Error_Handler();
 80028bc:	f7fe fa98 	bl	8000df0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028c0:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80028c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80028c6:	4a1b      	ldr	r2, [pc, #108]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80028c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028cc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80028d0:	4b18      	ldr	r3, [pc, #96]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80028d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80028d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028de:	4b15      	ldr	r3, [pc, #84]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80028e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028e4:	4a13      	ldr	r2, [pc, #76]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80028e6:	f043 0302 	orr.w	r3, r3, #2
 80028ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028ee:	4b11      	ldr	r3, [pc, #68]	; (8002934 <HAL_UART_MspInit+0x2d0>)
 80028f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	60bb      	str	r3, [r7, #8]
 80028fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80028fc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002900:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002904:	2302      	movs	r3, #2
 8002906:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290a:	2300      	movs	r3, #0
 800290c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002910:	2300      	movs	r3, #0
 8002912:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002916:	2307      	movs	r3, #7
 8002918:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800291c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002920:	4619      	mov	r1, r3
 8002922:	4807      	ldr	r0, [pc, #28]	; (8002940 <HAL_UART_MspInit+0x2dc>)
 8002924:	f003 fcde 	bl	80062e4 <HAL_GPIO_Init>
}
 8002928:	bf00      	nop
 800292a:	37f0      	adds	r7, #240	; 0xf0
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40004c00 	.word	0x40004c00
 8002934:	58024400 	.word	0x58024400
 8002938:	58020000 	.word	0x58020000
 800293c:	40005000 	.word	0x40005000
 8002940:	58020400 	.word	0x58020400
 8002944:	40004400 	.word	0x40004400
 8002948:	58020c00 	.word	0x58020c00
 800294c:	2400078c 	.word	0x2400078c
 8002950:	40020010 	.word	0x40020010
 8002954:	40004800 	.word	0x40004800

08002958 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002958:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002990 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800295c:	f7fe fd94 	bl	8001488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002960:	480c      	ldr	r0, [pc, #48]	; (8002994 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002962:	490d      	ldr	r1, [pc, #52]	; (8002998 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002964:	4a0d      	ldr	r2, [pc, #52]	; (800299c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002968:	e002      	b.n	8002970 <LoopCopyDataInit>

0800296a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800296a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800296c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800296e:	3304      	adds	r3, #4

08002970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002974:	d3f9      	bcc.n	800296a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002976:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002978:	4c0a      	ldr	r4, [pc, #40]	; (80029a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800297c:	e001      	b.n	8002982 <LoopFillZerobss>

0800297e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800297e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002980:	3204      	adds	r2, #4

08002982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002984:	d3fb      	bcc.n	800297e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002986:	f009 fd11 	bl	800c3ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800298a:	f7fe f8eb 	bl	8000b64 <main>
  bx  lr
 800298e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002990:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002994:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002998:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 800299c:	0800f0d4 	.word	0x0800f0d4
  ldr r2, =_sbss
 80029a0:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 80029a4:	24000a58 	.word	0x24000a58

080029a8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a8:	e7fe      	b.n	80029a8 <ADC_IRQHandler>
	...

080029ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029b2:	2003      	movs	r0, #3
 80029b4:	f001 ff96 	bl	80048e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80029b8:	f004 fc02 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 80029bc:	4602      	mov	r2, r0
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <HAL_Init+0x68>)
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	f003 030f 	and.w	r3, r3, #15
 80029c8:	4913      	ldr	r1, [pc, #76]	; (8002a18 <HAL_Init+0x6c>)
 80029ca:	5ccb      	ldrb	r3, [r1, r3]
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	fa22 f303 	lsr.w	r3, r2, r3
 80029d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80029d6:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <HAL_Init+0x68>)
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	4a0e      	ldr	r2, [pc, #56]	; (8002a18 <HAL_Init+0x6c>)
 80029e0:	5cd3      	ldrb	r3, [r2, r3]
 80029e2:	f003 031f 	and.w	r3, r3, #31
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	fa22 f303 	lsr.w	r3, r2, r3
 80029ec:	4a0b      	ldr	r2, [pc, #44]	; (8002a1c <HAL_Init+0x70>)
 80029ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029f0:	4a0b      	ldr	r2, [pc, #44]	; (8002a20 <HAL_Init+0x74>)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029f6:	2000      	movs	r0, #0
 80029f8:	f000 f814 	bl	8002a24 <HAL_InitTick>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e002      	b.n	8002a0c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002a06:	f7fe fc15 	bl	8001234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3708      	adds	r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	58024400 	.word	0x58024400
 8002a18:	0800eca0 	.word	0x0800eca0
 8002a1c:	24000004 	.word	0x24000004
 8002a20:	24000000 	.word	0x24000000

08002a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002a2c:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <HAL_InitTick+0x60>)
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e021      	b.n	8002a7c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002a38:	4b13      	ldr	r3, [pc, #76]	; (8002a88 <HAL_InitTick+0x64>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <HAL_InitTick+0x60>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	4619      	mov	r1, r3
 8002a42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f001 ff7b 	bl	800494a <HAL_SYSTICK_Config>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e00e      	b.n	8002a7c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b0f      	cmp	r3, #15
 8002a62:	d80a      	bhi.n	8002a7a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a64:	2200      	movs	r2, #0
 8002a66:	6879      	ldr	r1, [r7, #4]
 8002a68:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6c:	f001 ff45 	bl	80048fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a70:	4a06      	ldr	r2, [pc, #24]	; (8002a8c <HAL_InitTick+0x68>)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	e000      	b.n	8002a7c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	2400000c 	.word	0x2400000c
 8002a88:	24000000 	.word	0x24000000
 8002a8c:	24000008 	.word	0x24000008

08002a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a94:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_IncTick+0x20>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <HAL_IncTick+0x24>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	4a04      	ldr	r2, [pc, #16]	; (8002ab4 <HAL_IncTick+0x24>)
 8002aa2:	6013      	str	r3, [r2, #0]
}
 8002aa4:	bf00      	nop
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	2400000c 	.word	0x2400000c
 8002ab4:	24000a44 	.word	0x24000a44

08002ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return uwTick;
 8002abc:	4b03      	ldr	r3, [pc, #12]	; (8002acc <HAL_GetTick+0x14>)
 8002abe:	681b      	ldr	r3, [r3, #0]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	24000a44 	.word	0x24000a44

08002ad0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	609a      	str	r2, [r3, #8]
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
 8002b44:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	3360      	adds	r3, #96	; 0x60
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4a10      	ldr	r2, [pc, #64]	; (8002b98 <LL_ADC_SetOffset+0x60>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d10b      	bne.n	8002b74 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002b72:	e00b      	b.n	8002b8c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	431a      	orrs	r2, r3
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	601a      	str	r2, [r3, #0]
}
 8002b8c:	bf00      	nop
 8002b8e:	371c      	adds	r7, #28
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	58026000 	.word	0x58026000

08002b9c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	3360      	adds	r3, #96	; 0x60
 8002baa:	461a      	mov	r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	fa01 f303 	lsl.w	r3, r1, r3
 8002be8:	431a      	orrs	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	611a      	str	r2, [r3, #16]
}
 8002bee:	bf00      	nop
 8002bf0:	3714      	adds	r7, #20
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	4a0c      	ldr	r2, [pc, #48]	; (8002c3c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d00e      	beq.n	8002c2e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	3360      	adds	r3, #96	; 0x60
 8002c14:	461a      	mov	r2, r3
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	601a      	str	r2, [r3, #0]
  }
}
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	58026000 	.word	0x58026000

08002c40 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a0c      	ldr	r2, [pc, #48]	; (8002c80 <LL_ADC_SetOffsetSaturation+0x40>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d10e      	bne.n	8002c72 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	3360      	adds	r3, #96	; 0x60
 8002c58:	461a      	mov	r2, r3
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002c72:	bf00      	nop
 8002c74:	371c      	adds	r7, #28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	58026000 	.word	0x58026000

08002c84 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b087      	sub	sp, #28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4a0c      	ldr	r2, [pc, #48]	; (8002cc4 <LL_ADC_SetOffsetSign+0x40>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d10e      	bne.n	8002cb6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	3360      	adds	r3, #96	; 0x60
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	371c      	adds	r7, #28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	58026000 	.word	0x58026000

08002cc8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	3360      	adds	r3, #96	; 0x60
 8002cd8:	461a      	mov	r2, r3
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	4a0c      	ldr	r2, [pc, #48]	; (8002d18 <LL_ADC_SetOffsetState+0x50>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d108      	bne.n	8002cfc <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002cfa:	e007      	b.n	8002d0c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	431a      	orrs	r2, r3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	601a      	str	r2, [r3, #0]
}
 8002d0c:	bf00      	nop
 8002d0e:	371c      	adds	r7, #28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	58026000 	.word	0x58026000

08002d1c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b087      	sub	sp, #28
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	60f8      	str	r0, [r7, #12]
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	3330      	adds	r3, #48	; 0x30
 8002d52:	461a      	mov	r2, r3
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	0a1b      	lsrs	r3, r3, #8
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	f003 030c 	and.w	r3, r3, #12
 8002d5e:	4413      	add	r3, r2
 8002d60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f003 031f 	and.w	r3, r3, #31
 8002d6c:	211f      	movs	r1, #31
 8002d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d72:	43db      	mvns	r3, r3
 8002d74:	401a      	ands	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	0e9b      	lsrs	r3, r3, #26
 8002d7a:	f003 011f 	and.w	r1, r3, #31
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	fa01 f303 	lsl.w	r3, r1, r3
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d8e:	bf00      	nop
 8002d90:	371c      	adds	r7, #28
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b087      	sub	sp, #28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	3314      	adds	r3, #20
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	0e5b      	lsrs	r3, r3, #25
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	4413      	add	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	0d1b      	lsrs	r3, r3, #20
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	2107      	movs	r1, #7
 8002dee:	fa01 f303 	lsl.w	r3, r1, r3
 8002df2:	43db      	mvns	r3, r3
 8002df4:	401a      	ands	r2, r3
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	0d1b      	lsrs	r3, r3, #20
 8002dfa:	f003 031f 	and.w	r3, r3, #31
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	fa01 f303 	lsl.w	r3, r1, r3
 8002e04:	431a      	orrs	r2, r3
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002e0a:	bf00      	nop
 8002e0c:	371c      	adds	r7, #28
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
	...

08002e18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d115      	bne.n	8002e58 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	401a      	ands	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f003 0318 	and.w	r3, r3, #24
 8002e42:	4914      	ldr	r1, [pc, #80]	; (8002e94 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002e44:	40d9      	lsrs	r1, r3
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	400b      	ands	r3, r1
 8002e4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8002e56:	e014      	b.n	8002e82 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e64:	43db      	mvns	r3, r3
 8002e66:	401a      	ands	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f003 0318 	and.w	r3, r3, #24
 8002e6e:	4909      	ldr	r1, [pc, #36]	; (8002e94 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002e70:	40d9      	lsrs	r1, r3
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	400b      	ands	r3, r1
 8002e76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8002e82:	bf00      	nop
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	58026000 	.word	0x58026000
 8002e94:	000fffff 	.word	0x000fffff

08002e98 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 031f 	and.w	r3, r3, #31
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002ede:	4013      	ands	r3, r2
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6093      	str	r3, [r2, #8]
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	5fffffc0 	.word	0x5fffffc0

08002ef4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f08:	d101      	bne.n	8002f0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <LL_ADC_EnableInternalRegulator+0x24>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	6fffffc0 	.word	0x6fffffc0

08002f44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f58:	d101      	bne.n	8002f5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e000      	b.n	8002f60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <LL_ADC_IsEnabled+0x18>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <LL_ADC_IsEnabled+0x1a>
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr

08002f92 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d101      	bne.n	8002faa <LL_ADC_REG_IsConversionOngoing+0x18>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 0308 	and.w	r3, r3, #8
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d101      	bne.n	8002fd0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e000      	b.n	8002fd2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
	...

08002fe0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b089      	sub	sp, #36	; 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e1ee      	b.n	80033d8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003004:	2b00      	cmp	r3, #0
 8003006:	d109      	bne.n	800301c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7fd fc3d 	bl	8000888 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff ff67 	bl	8002ef4 <LL_ADC_IsDeepPowerDownEnabled>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d004      	beq.n	8003036 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff ff4d 	bl	8002ed0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff ff82 	bl	8002f44 <LL_ADC_IsInternalRegulatorEnabled>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d114      	bne.n	8003070 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff ff66 	bl	8002f1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003050:	4b8e      	ldr	r3, [pc, #568]	; (800328c <HAL_ADC_Init+0x2ac>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	099b      	lsrs	r3, r3, #6
 8003056:	4a8e      	ldr	r2, [pc, #568]	; (8003290 <HAL_ADC_Init+0x2b0>)
 8003058:	fba2 2303 	umull	r2, r3, r2, r3
 800305c:	099b      	lsrs	r3, r3, #6
 800305e:	3301      	adds	r3, #1
 8003060:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003062:	e002      	b.n	800306a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	3b01      	subs	r3, #1
 8003068:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1f9      	bne.n	8003064 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff ff65 	bl	8002f44 <LL_ADC_IsInternalRegulatorEnabled>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10d      	bne.n	800309c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003084:	f043 0210 	orr.w	r2, r3, #16
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003090:	f043 0201 	orr.w	r2, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff76 	bl	8002f92 <LL_ADC_REG_IsConversionOngoing>
 80030a6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f040 8188 	bne.w	80033c6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f040 8184 	bne.w	80033c6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030c2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80030c6:	f043 0202 	orr.w	r2, r3, #2
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff ff4a 	bl	8002f6c <LL_ADC_IsEnabled>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d136      	bne.n	800314c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6c      	ldr	r2, [pc, #432]	; (8003294 <HAL_ADC_Init+0x2b4>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d004      	beq.n	80030f2 <HAL_ADC_Init+0x112>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a6a      	ldr	r2, [pc, #424]	; (8003298 <HAL_ADC_Init+0x2b8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d10e      	bne.n	8003110 <HAL_ADC_Init+0x130>
 80030f2:	4868      	ldr	r0, [pc, #416]	; (8003294 <HAL_ADC_Init+0x2b4>)
 80030f4:	f7ff ff3a 	bl	8002f6c <LL_ADC_IsEnabled>
 80030f8:	4604      	mov	r4, r0
 80030fa:	4867      	ldr	r0, [pc, #412]	; (8003298 <HAL_ADC_Init+0x2b8>)
 80030fc:	f7ff ff36 	bl	8002f6c <LL_ADC_IsEnabled>
 8003100:	4603      	mov	r3, r0
 8003102:	4323      	orrs	r3, r4
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e008      	b.n	8003122 <HAL_ADC_Init+0x142>
 8003110:	4862      	ldr	r0, [pc, #392]	; (800329c <HAL_ADC_Init+0x2bc>)
 8003112:	f7ff ff2b 	bl	8002f6c <LL_ADC_IsEnabled>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf0c      	ite	eq
 800311c:	2301      	moveq	r3, #1
 800311e:	2300      	movne	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d012      	beq.n	800314c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a5a      	ldr	r2, [pc, #360]	; (8003294 <HAL_ADC_Init+0x2b4>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d004      	beq.n	800313a <HAL_ADC_Init+0x15a>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a58      	ldr	r2, [pc, #352]	; (8003298 <HAL_ADC_Init+0x2b8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_ADC_Init+0x15e>
 800313a:	4a59      	ldr	r2, [pc, #356]	; (80032a0 <HAL_ADC_Init+0x2c0>)
 800313c:	e000      	b.n	8003140 <HAL_ADC_Init+0x160>
 800313e:	4a59      	ldr	r2, [pc, #356]	; (80032a4 <HAL_ADC_Init+0x2c4>)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	4619      	mov	r1, r3
 8003146:	4610      	mov	r0, r2
 8003148:	f7ff fcc2 	bl	8002ad0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a52      	ldr	r2, [pc, #328]	; (800329c <HAL_ADC_Init+0x2bc>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d129      	bne.n	80031aa <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	7e5b      	ldrb	r3, [r3, #25]
 800315a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003160:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003166:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2b08      	cmp	r3, #8
 800316e:	d013      	beq.n	8003198 <HAL_ADC_Init+0x1b8>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b0c      	cmp	r3, #12
 8003176:	d00d      	beq.n	8003194 <HAL_ADC_Init+0x1b4>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	2b1c      	cmp	r3, #28
 800317e:	d007      	beq.n	8003190 <HAL_ADC_Init+0x1b0>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b18      	cmp	r3, #24
 8003186:	d101      	bne.n	800318c <HAL_ADC_Init+0x1ac>
 8003188:	2318      	movs	r3, #24
 800318a:	e006      	b.n	800319a <HAL_ADC_Init+0x1ba>
 800318c:	2300      	movs	r3, #0
 800318e:	e004      	b.n	800319a <HAL_ADC_Init+0x1ba>
 8003190:	2310      	movs	r3, #16
 8003192:	e002      	b.n	800319a <HAL_ADC_Init+0x1ba>
 8003194:	2308      	movs	r3, #8
 8003196:	e000      	b.n	800319a <HAL_ADC_Init+0x1ba>
 8003198:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800319a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031a2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
 80031a8:	e00e      	b.n	80031c8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	7e5b      	ldrb	r3, [r3, #25]
 80031ae:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031b4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80031ba:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031c2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d106      	bne.n	80031e0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	3b01      	subs	r3, #1
 80031d8:	045b      	lsls	r3, r3, #17
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d009      	beq.n	80031fc <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ec:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a26      	ldr	r2, [pc, #152]	; (800329c <HAL_ADC_Init+0x2bc>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d115      	bne.n	8003232 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	4b26      	ldr	r3, [pc, #152]	; (80032a8 <HAL_ADC_Init+0x2c8>)
 800320e:	4013      	ands	r3, r2
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	69b9      	ldr	r1, [r7, #24]
 8003216:	430b      	orrs	r3, r1
 8003218:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	611a      	str	r2, [r3, #16]
 8003230:	e009      	b.n	8003246 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68da      	ldr	r2, [r3, #12]
 8003238:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <HAL_ADC_Init+0x2cc>)
 800323a:	4013      	ands	r3, r2
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	69b9      	ldr	r1, [r7, #24]
 8003242:	430b      	orrs	r3, r1
 8003244:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff fea1 	bl	8002f92 <LL_ADC_REG_IsConversionOngoing>
 8003250:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff feae 	bl	8002fb8 <LL_ADC_INJ_IsConversionOngoing>
 800325c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	2b00      	cmp	r3, #0
 8003262:	f040 808e 	bne.w	8003382 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2b00      	cmp	r3, #0
 800326a:	f040 808a 	bne.w	8003382 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a0a      	ldr	r2, [pc, #40]	; (800329c <HAL_ADC_Init+0x2bc>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d11b      	bne.n	80032b0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	7e1b      	ldrb	r3, [r3, #24]
 800327c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003284:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
 800328a:	e018      	b.n	80032be <HAL_ADC_Init+0x2de>
 800328c:	24000000 	.word	0x24000000
 8003290:	053e2d63 	.word	0x053e2d63
 8003294:	40022000 	.word	0x40022000
 8003298:	40022100 	.word	0x40022100
 800329c:	58026000 	.word	0x58026000
 80032a0:	40022300 	.word	0x40022300
 80032a4:	58026300 	.word	0x58026300
 80032a8:	fff04007 	.word	0xfff04007
 80032ac:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	7e1b      	ldrb	r3, [r3, #24]
 80032b4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	4b46      	ldr	r3, [pc, #280]	; (80033e0 <HAL_ADC_Init+0x400>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	69b9      	ldr	r1, [r7, #24]
 80032ce:	430b      	orrs	r3, r1
 80032d0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d137      	bne.n	800334c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a3f      	ldr	r2, [pc, #252]	; (80033e4 <HAL_ADC_Init+0x404>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d116      	bne.n	800331a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	691a      	ldr	r2, [r3, #16]
 80032f2:	4b3d      	ldr	r3, [pc, #244]	; (80033e8 <HAL_ADC_Init+0x408>)
 80032f4:	4013      	ands	r3, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80032fe:	4311      	orrs	r1, r2
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003304:	4311      	orrs	r1, r2
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800330a:	430a      	orrs	r2, r1
 800330c:	431a      	orrs	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	611a      	str	r2, [r3, #16]
 8003318:	e020      	b.n	800335c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	4b32      	ldr	r3, [pc, #200]	; (80033ec <HAL_ADC_Init+0x40c>)
 8003322:	4013      	ands	r3, r2
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003328:	3a01      	subs	r2, #1
 800332a:	0411      	lsls	r1, r2, #16
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003330:	4311      	orrs	r1, r2
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003336:	4311      	orrs	r1, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800333c:	430a      	orrs	r2, r1
 800333e:	431a      	orrs	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f042 0201 	orr.w	r2, r2, #1
 8003348:	611a      	str	r2, [r3, #16]
 800334a:	e007      	b.n	800335c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 0201 	bic.w	r2, r2, #1
 800335a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a1b      	ldr	r2, [pc, #108]	; (80033e4 <HAL_ADC_Init+0x404>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d002      	beq.n	8003382 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 ffbb 	bl	80042f8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d10c      	bne.n	80033a4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	f023 010f 	bic.w	r1, r3, #15
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	69db      	ldr	r3, [r3, #28]
 8003398:	1e5a      	subs	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	631a      	str	r2, [r3, #48]	; 0x30
 80033a2:	e007      	b.n	80033b4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 020f 	bic.w	r2, r2, #15
 80033b2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033b8:	f023 0303 	bic.w	r3, r3, #3
 80033bc:	f043 0201 	orr.w	r2, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	661a      	str	r2, [r3, #96]	; 0x60
 80033c4:	e007      	b.n	80033d6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ca:	f043 0210 	orr.w	r2, r3, #16
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80033d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3724      	adds	r7, #36	; 0x24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd90      	pop	{r4, r7, pc}
 80033e0:	ffffbffc 	.word	0xffffbffc
 80033e4:	58026000 	.word	0x58026000
 80033e8:	fc00f81f 	.word	0xfc00f81f
 80033ec:	fc00f81e 	.word	0xfc00f81e

080033f0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08a      	sub	sp, #40	; 0x28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80033f8:	2300      	movs	r3, #0
 80033fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a87      	ldr	r2, [pc, #540]	; (8003630 <HAL_ADC_IRQHandler+0x240>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d004      	beq.n	8003420 <HAL_ADC_IRQHandler+0x30>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a86      	ldr	r2, [pc, #536]	; (8003634 <HAL_ADC_IRQHandler+0x244>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d101      	bne.n	8003424 <HAL_ADC_IRQHandler+0x34>
 8003420:	4b85      	ldr	r3, [pc, #532]	; (8003638 <HAL_ADC_IRQHandler+0x248>)
 8003422:	e000      	b.n	8003426 <HAL_ADC_IRQHandler+0x36>
 8003424:	4b85      	ldr	r3, [pc, #532]	; (800363c <HAL_ADC_IRQHandler+0x24c>)
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff fd36 	bl	8002e98 <LL_ADC_GetMultimode>
 800342c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d017      	beq.n	8003468 <HAL_ADC_IRQHandler+0x78>
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d012      	beq.n	8003468 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003446:	f003 0310 	and.w	r3, r3, #16
 800344a:	2b00      	cmp	r3, #0
 800344c:	d105      	bne.n	800345a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003452:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	661a      	str	r2, [r3, #96]	; 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f001 f886 	bl	800456c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2202      	movs	r2, #2
 8003466:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d004      	beq.n	800347c <HAL_ADC_IRQHandler+0x8c>
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	f003 0304 	and.w	r3, r3, #4
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10a      	bne.n	8003492 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 8083 	beq.w	800358e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d07d      	beq.n	800358e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b00      	cmp	r3, #0
 800349c:	d105      	bne.n	80034aa <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff fc34 	bl	8002d1c <LL_ADC_REG_IsTriggerSourceSWStart>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d062      	beq.n	8003580 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a5d      	ldr	r2, [pc, #372]	; (8003634 <HAL_ADC_IRQHandler+0x244>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d002      	beq.n	80034ca <HAL_ADC_IRQHandler+0xda>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	e000      	b.n	80034cc <HAL_ADC_IRQHandler+0xdc>
 80034ca:	4b59      	ldr	r3, [pc, #356]	; (8003630 <HAL_ADC_IRQHandler+0x240>)
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d008      	beq.n	80034e6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2b05      	cmp	r3, #5
 80034de:	d002      	beq.n	80034e6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	2b09      	cmp	r3, #9
 80034e4:	d104      	bne.n	80034f0 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	623b      	str	r3, [r7, #32]
 80034ee:	e00c      	b.n	800350a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a4f      	ldr	r2, [pc, #316]	; (8003634 <HAL_ADC_IRQHandler+0x244>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d002      	beq.n	8003500 <HAL_ADC_IRQHandler+0x110>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	e000      	b.n	8003502 <HAL_ADC_IRQHandler+0x112>
 8003500:	4b4b      	ldr	r3, [pc, #300]	; (8003630 <HAL_ADC_IRQHandler+0x240>)
 8003502:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d135      	bne.n	8003580 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b08      	cmp	r3, #8
 8003520:	d12e      	bne.n	8003580 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff fd33 	bl	8002f92 <LL_ADC_REG_IsConversionOngoing>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d11a      	bne.n	8003568 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 020c 	bic.w	r2, r2, #12
 8003540:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003546:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	661a      	str	r2, [r3, #96]	; 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003552:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d112      	bne.n	8003580 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800355e:	f043 0201 	orr.w	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	661a      	str	r2, [r3, #96]	; 0x60
 8003566:	e00b      	b.n	8003580 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800356c:	f043 0210 	orr.w	r2, r3, #16
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003578:	f043 0201 	orr.w	r2, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	665a      	str	r2, [r3, #100]	; 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f96f 	bl	8003864 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	220c      	movs	r2, #12
 800358c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	f003 0320 	and.w	r3, r3, #32
 8003594:	2b00      	cmp	r3, #0
 8003596:	d004      	beq.n	80035a2 <HAL_ADC_IRQHandler+0x1b2>
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f003 0320 	and.w	r3, r3, #32
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10b      	bne.n	80035ba <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 80a0 	beq.w	80036ee <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 809a 	beq.w	80036ee <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035be:	f003 0310 	and.w	r3, r3, #16
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d105      	bne.n	80035d2 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ca:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff fbdf 	bl	8002d9a <LL_ADC_INJ_IsTriggerSourceSWStart>
 80035dc:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fb9a 	bl	8002d1c <LL_ADC_REG_IsTriggerSourceSWStart>
 80035e8:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a11      	ldr	r2, [pc, #68]	; (8003634 <HAL_ADC_IRQHandler+0x244>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d002      	beq.n	80035fa <HAL_ADC_IRQHandler+0x20a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	e000      	b.n	80035fc <HAL_ADC_IRQHandler+0x20c>
 80035fa:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <HAL_ADC_IRQHandler+0x240>)
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6812      	ldr	r2, [r2, #0]
 8003600:	4293      	cmp	r3, r2
 8003602:	d008      	beq.n	8003616 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2b06      	cmp	r3, #6
 800360e:	d002      	beq.n	8003616 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	2b07      	cmp	r3, #7
 8003614:	d104      	bne.n	8003620 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	623b      	str	r3, [r7, #32]
 800361e:	e014      	b.n	800364a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a03      	ldr	r2, [pc, #12]	; (8003634 <HAL_ADC_IRQHandler+0x244>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d00a      	beq.n	8003640 <HAL_ADC_IRQHandler+0x250>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	e008      	b.n	8003642 <HAL_ADC_IRQHandler+0x252>
 8003630:	40022000 	.word	0x40022000
 8003634:	40022100 	.word	0x40022100
 8003638:	40022300 	.word	0x40022300
 800363c:	58026300 	.word	0x58026300
 8003640:	4b84      	ldr	r3, [pc, #528]	; (8003854 <HAL_ADC_IRQHandler+0x464>)
 8003642:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d047      	beq.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d007      	beq.n	800366a <HAL_ADC_IRQHandler+0x27a>
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d03f      	beq.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003666:	2b00      	cmp	r3, #0
 8003668:	d13a      	bne.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003674:	2b40      	cmp	r3, #64	; 0x40
 8003676:	d133      	bne.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d12e      	bne.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff fc96 	bl	8002fb8 <LL_ADC_INJ_IsConversionOngoing>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d11a      	bne.n	80036c8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036a0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	661a      	str	r2, [r3, #96]	; 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d112      	bne.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036be:	f043 0201 	orr.w	r2, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	661a      	str	r2, [r3, #96]	; 0x60
 80036c6:	e00b      	b.n	80036e0 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036cc:	f043 0210 	orr.w	r2, r3, #16
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	661a      	str	r2, [r3, #96]	; 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036d8:	f043 0201 	orr.w	r2, r3, #1
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	665a      	str	r2, [r3, #100]	; 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 ff1b 	bl	800451c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2260      	movs	r2, #96	; 0x60
 80036ec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d011      	beq.n	800371c <HAL_ADC_IRQHandler+0x32c>
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00c      	beq.n	800371c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003706:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f8b2 	bl	8003878 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2280      	movs	r2, #128	; 0x80
 800371a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003722:	2b00      	cmp	r3, #0
 8003724:	d012      	beq.n	800374c <HAL_ADC_IRQHandler+0x35c>
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00d      	beq.n	800374c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003734:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 ff01 	bl	8004544 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f44f 7280 	mov.w	r2, #256	; 0x100
 800374a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003752:	2b00      	cmp	r3, #0
 8003754:	d012      	beq.n	800377c <HAL_ADC_IRQHandler+0x38c>
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00d      	beq.n	800377c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003764:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 fef3 	bl	8004558 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f44f 7200 	mov.w	r2, #512	; 0x200
 800377a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	d043      	beq.n	800380e <HAL_ADC_IRQHandler+0x41e>
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	f003 0310 	and.w	r3, r3, #16
 800378c:	2b00      	cmp	r3, #0
 800378e:	d03e      	beq.n	800380e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003794:	2b00      	cmp	r3, #0
 8003796:	d102      	bne.n	800379e <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8003798:	2301      	movs	r3, #1
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
 800379c:	e021      	b.n	80037e2 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d015      	beq.n	80037d0 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a2a      	ldr	r2, [pc, #168]	; (8003854 <HAL_ADC_IRQHandler+0x464>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d004      	beq.n	80037b8 <HAL_ADC_IRQHandler+0x3c8>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a29      	ldr	r2, [pc, #164]	; (8003858 <HAL_ADC_IRQHandler+0x468>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_IRQHandler+0x3cc>
 80037b8:	4b28      	ldr	r3, [pc, #160]	; (800385c <HAL_ADC_IRQHandler+0x46c>)
 80037ba:	e000      	b.n	80037be <HAL_ADC_IRQHandler+0x3ce>
 80037bc:	4b28      	ldr	r3, [pc, #160]	; (8003860 <HAL_ADC_IRQHandler+0x470>)
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fb78 	bl	8002eb4 <LL_ADC_GetMultiDMATransfer>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00b      	beq.n	80037e2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80037ca:	2301      	movs	r3, #1
 80037cc:	627b      	str	r3, [r7, #36]	; 0x24
 80037ce:	e008      	b.n	80037e2 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80037de:	2301      	movs	r3, #1
 80037e0:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d10e      	bne.n	8003806 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f8:	f043 0202 	orr.w	r2, r3, #2
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	665a      	str	r2, [r3, #100]	; 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 f843 	bl	800388c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2210      	movs	r2, #16
 800380c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003814:	2b00      	cmp	r3, #0
 8003816:	d018      	beq.n	800384a <HAL_ADC_IRQHandler+0x45a>
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800381e:	2b00      	cmp	r3, #0
 8003820:	d013      	beq.n	800384a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003826:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003832:	f043 0208 	orr.w	r2, r3, #8
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	665a      	str	r2, [r3, #100]	; 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003842:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 fe73 	bl	8004530 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800384a:	bf00      	nop
 800384c:	3728      	adds	r7, #40	; 0x28
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	40022000 	.word	0x40022000
 8003858:	40022100 	.word	0x40022100
 800385c:	40022300 	.word	0x40022300
 8003860:	58026300 	.word	0x58026300

08003864 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038a0:	b590      	push	{r4, r7, lr}
 80038a2:	b0b9      	sub	sp, #228	; 0xe4
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038ba:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	4ab3      	ldr	r2, [pc, #716]	; (8003b90 <HAL_ADC_ConfigChannel+0x2f0>)
 80038c2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d102      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x34>
 80038ce:	2302      	movs	r3, #2
 80038d0:	f000 bcfa 	b.w	80042c8 <HAL_ADC_ConfigChannel+0xa28>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fb56 	bl	8002f92 <LL_ADC_REG_IsConversionOngoing>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f040 84de 	bne.w	80042aa <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4aa8      	ldr	r2, [pc, #672]	; (8003b94 <HAL_ADC_ConfigChannel+0x2f4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d033      	beq.n	8003960 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003900:	2b00      	cmp	r3, #0
 8003902:	d108      	bne.n	8003916 <HAL_ADC_ConfigChannel+0x76>
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	0e9b      	lsrs	r3, r3, #26
 800390a:	f003 031f 	and.w	r3, r3, #31
 800390e:	2201      	movs	r2, #1
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	e01d      	b.n	8003952 <HAL_ADC_ConfigChannel+0xb2>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003922:	fa93 f3a3 	rbit	r3, r3
 8003926:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800392a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800392e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003932:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 800393a:	2320      	movs	r3, #32
 800393c:	e004      	b.n	8003948 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 800393e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003942:	fab3 f383 	clz	r3, r3
 8003946:	b2db      	uxtb	r3, r3
 8003948:	f003 031f 	and.w	r3, r3, #31
 800394c:	2201      	movs	r2, #1
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	69d1      	ldr	r1, [r2, #28]
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	6812      	ldr	r2, [r2, #0]
 800395c:	430b      	orrs	r3, r1
 800395e:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6818      	ldr	r0, [r3, #0]
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	6859      	ldr	r1, [r3, #4]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	461a      	mov	r2, r3
 800396e:	f7ff f9e8 	bl	8002d42 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff fb0b 	bl	8002f92 <LL_ADC_REG_IsConversionOngoing>
 800397c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff fb17 	bl	8002fb8 <LL_ADC_INJ_IsConversionOngoing>
 800398a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800398e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003992:	2b00      	cmp	r3, #0
 8003994:	f040 8270 	bne.w	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003998:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800399c:	2b00      	cmp	r3, #0
 800399e:	f040 826b 	bne.w	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	6819      	ldr	r1, [r3, #0]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	461a      	mov	r2, r3
 80039b0:	f7ff fa06 	bl	8002dc0 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a76      	ldr	r2, [pc, #472]	; (8003b94 <HAL_ADC_ConfigChannel+0x2f4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d10d      	bne.n	80039da <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	08db      	lsrs	r3, r3, #3
 80039ca:	f003 0303 	and.w	r3, r3, #3
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80039d8:	e032      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039da:	4b6f      	ldr	r3, [pc, #444]	; (8003b98 <HAL_ADC_ConfigChannel+0x2f8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80039e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039e6:	d10b      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x160>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	695a      	ldr	r2, [r3, #20]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	089b      	lsrs	r3, r3, #2
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	e01d      	b.n	8003a3c <HAL_ADC_ConfigChannel+0x19c>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	f003 0310 	and.w	r3, r3, #16
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10b      	bne.n	8003a26 <HAL_ADC_ConfigChannel+0x186>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	089b      	lsrs	r3, r3, #2
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	e00a      	b.n	8003a3c <HAL_ADC_ConfigChannel+0x19c>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	695a      	ldr	r2, [r3, #20]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	089b      	lsrs	r3, r3, #2
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	2b04      	cmp	r3, #4
 8003a46:	d048      	beq.n	8003ada <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	6919      	ldr	r1, [r3, #16]
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a58:	f7ff f86e 	bl	8002b38 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a4c      	ldr	r2, [pc, #304]	; (8003b94 <HAL_ADC_ConfigChannel+0x2f4>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d119      	bne.n	8003a9a <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	6919      	ldr	r1, [r3, #16]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	461a      	mov	r2, r3
 8003a74:	f7ff f906 	bl	8002c84 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	6919      	ldr	r1, [r3, #16]
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d102      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x1f0>
 8003a8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a8e:	e000      	b.n	8003a92 <HAL_ADC_ConfigChannel+0x1f2>
 8003a90:	2300      	movs	r3, #0
 8003a92:	461a      	mov	r2, r3
 8003a94:	f7ff f8d4 	bl	8002c40 <LL_ADC_SetOffsetSaturation>
 8003a98:	e1ee      	b.n	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6818      	ldr	r0, [r3, #0]
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	6919      	ldr	r1, [r3, #16]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d102      	bne.n	8003ab2 <HAL_ADC_ConfigChannel+0x212>
 8003aac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003ab0:	e000      	b.n	8003ab4 <HAL_ADC_ConfigChannel+0x214>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	f7ff f8a1 	bl	8002bfc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6818      	ldr	r0, [r3, #0]
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	6919      	ldr	r1, [r3, #16]
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	7e1b      	ldrb	r3, [r3, #24]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d102      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x230>
 8003aca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ace:	e000      	b.n	8003ad2 <HAL_ADC_ConfigChannel+0x232>
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	f7ff f878 	bl	8002bc8 <LL_ADC_SetDataRightShift>
 8003ad8:	e1ce      	b.n	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a2d      	ldr	r2, [pc, #180]	; (8003b94 <HAL_ADC_ConfigChannel+0x2f4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	f040 8181 	bne.w	8003de8 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2100      	movs	r1, #0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff f855 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003af2:	4603      	mov	r3, r0
 8003af4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10a      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x272>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2100      	movs	r1, #0
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff f84a 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	0e9b      	lsrs	r3, r3, #26
 8003b0c:	f003 021f 	and.w	r2, r3, #31
 8003b10:	e01e      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x2b0>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2100      	movs	r1, #0
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7ff f83f 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b24:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003b28:	fa93 f3a3 	rbit	r3, r3
 8003b2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8003b30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003b34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8003b38:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8003b40:	2320      	movs	r3, #32
 8003b42:	e004      	b.n	8003b4e <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8003b44:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003b48:	fab3 f383 	clz	r3, r3
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d105      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x2c8>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	0e9b      	lsrs	r3, r3, #26
 8003b62:	f003 031f 	and.w	r3, r3, #31
 8003b66:	e01e      	b.n	8003ba6 <HAL_ADC_ConfigChannel+0x306>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b74:	fa93 f3a3 	rbit	r3, r3
 8003b78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8003b7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003b84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d107      	bne.n	8003b9c <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8003b8c:	2320      	movs	r3, #32
 8003b8e:	e00a      	b.n	8003ba6 <HAL_ADC_ConfigChannel+0x306>
 8003b90:	47ff0000 	.word	0x47ff0000
 8003b94:	58026000 	.word	0x58026000
 8003b98:	5c001000 	.word	0x5c001000
  return __builtin_clz(value);
 8003b9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003ba0:	fab3 f383 	clz	r3, r3
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d106      	bne.n	8003bb8 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff f888 	bl	8002cc8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe ffec 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10a      	bne.n	8003be4 <HAL_ADC_ConfigChannel+0x344>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7fe ffe1 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	0e9b      	lsrs	r3, r3, #26
 8003bde:	f003 021f 	and.w	r2, r3, #31
 8003be2:	e01e      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x382>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2101      	movs	r1, #1
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fe ffd6 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003bfa:	fa93 f3a3 	rbit	r3, r3
 8003bfe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003c02:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003c0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8003c12:	2320      	movs	r3, #32
 8003c14:	e004      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8003c16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	461a      	mov	r2, r3
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d105      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x39a>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	0e9b      	lsrs	r3, r3, #26
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	e018      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x3cc>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c42:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003c46:	fa93 f3a3 	rbit	r3, r3
 8003c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003c4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c52:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003c56:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8003c5e:	2320      	movs	r3, #32
 8003c60:	e004      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8003c62:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c66:	fab3 f383 	clz	r3, r3
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d106      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2200      	movs	r2, #0
 8003c76:	2101      	movs	r1, #1
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff f825 	bl	8002cc8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2102      	movs	r1, #2
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7fe ff89 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10a      	bne.n	8003caa <HAL_ADC_ConfigChannel+0x40a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2102      	movs	r1, #2
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe ff7e 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	0e9b      	lsrs	r3, r3, #26
 8003ca4:	f003 021f 	and.w	r2, r3, #31
 8003ca8:	e01e      	b.n	8003ce8 <HAL_ADC_ConfigChannel+0x448>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2102      	movs	r1, #2
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe ff73 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ccc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003cd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8003cd8:	2320      	movs	r3, #32
 8003cda:	e004      	b.n	8003ce6 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8003cdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ce0:	fab3 f383 	clz	r3, r3
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d105      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x460>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	0e9b      	lsrs	r3, r3, #26
 8003cfa:	f003 031f 	and.w	r3, r3, #31
 8003cfe:	e014      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x48a>
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d08:	fa93 f3a3 	rbit	r3, r3
 8003d0c:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003d0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003d14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8003d1c:	2320      	movs	r3, #32
 8003d1e:	e004      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8003d20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003d24:	fab3 f383 	clz	r3, r3
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d106      	bne.n	8003d3c <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	2102      	movs	r1, #2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe ffc6 	bl	8002cc8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2103      	movs	r1, #3
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fe ff2a 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10a      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x4c8>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2103      	movs	r1, #3
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fe ff1f 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	0e9b      	lsrs	r3, r3, #26
 8003d62:	f003 021f 	and.w	r2, r3, #31
 8003d66:	e017      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x4f8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2103      	movs	r1, #3
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fe ff14 	bl	8002b9c <LL_ADC_GetOffsetChannel>
 8003d74:	4603      	mov	r3, r0
 8003d76:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003d80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d82:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003d84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003d8a:	2320      	movs	r3, #32
 8003d8c:	e003      	b.n	8003d96 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003d8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d90:	fab3 f383 	clz	r3, r3
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	461a      	mov	r2, r3
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d105      	bne.n	8003db0 <HAL_ADC_ConfigChannel+0x510>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	0e9b      	lsrs	r3, r3, #26
 8003daa:	f003 031f 	and.w	r3, r3, #31
 8003dae:	e011      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x534>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003dbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dc0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003dc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8003dc8:	2320      	movs	r3, #32
 8003dca:	e003      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8003dcc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003dce:	fab3 f383 	clz	r3, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d14f      	bne.n	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2103      	movs	r1, #3
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fe ff71 	bl	8002cc8 <LL_ADC_SetOffsetState>
 8003de6:	e047      	b.n	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	069b      	lsls	r3, r3, #26
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d107      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e0a:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	069b      	lsls	r3, r3, #26
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d107      	bne.n	8003e30 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e2e:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	069b      	lsls	r3, r3, #26
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d107      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e52:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	069b      	lsls	r3, r3, #26
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d107      	bne.n	8003e78 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e76:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff f875 	bl	8002f6c <LL_ADC_IsEnabled>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f040 8219 	bne.w	80042bc <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6818      	ldr	r0, [r3, #0]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	6819      	ldr	r1, [r3, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	461a      	mov	r2, r3
 8003e98:	f7fe ffbe 	bl	8002e18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4aa1      	ldr	r2, [pc, #644]	; (8004128 <HAL_ADC_ConfigChannel+0x888>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	f040 812e 	bne.w	8004104 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10b      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x630>
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	0e9b      	lsrs	r3, r3, #26
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	f003 031f 	and.w	r3, r3, #31
 8003ec4:	2b09      	cmp	r3, #9
 8003ec6:	bf94      	ite	ls
 8003ec8:	2301      	movls	r3, #1
 8003eca:	2300      	movhi	r3, #0
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	e019      	b.n	8003f04 <HAL_ADC_ConfigChannel+0x664>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ed8:	fa93 f3a3 	rbit	r3, r3
 8003edc:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003ede:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ee0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003ee2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8003ee8:	2320      	movs	r3, #32
 8003eea:	e003      	b.n	8003ef4 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8003eec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eee:	fab3 f383 	clz	r3, r3
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	f003 031f 	and.w	r3, r3, #31
 8003efa:	2b09      	cmp	r3, #9
 8003efc:	bf94      	ite	ls
 8003efe:	2301      	movls	r3, #1
 8003f00:	2300      	movhi	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d079      	beq.n	8003ffc <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d107      	bne.n	8003f24 <HAL_ADC_ConfigChannel+0x684>
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	0e9b      	lsrs	r3, r3, #26
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	069b      	lsls	r3, r3, #26
 8003f1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f22:	e015      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x6b0>
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f2c:	fa93 f3a3 	rbit	r3, r3
 8003f30:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f34:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8003f3c:	2320      	movs	r3, #32
 8003f3e:	e003      	b.n	8003f48 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8003f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f42:	fab3 f383 	clz	r3, r3
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	3301      	adds	r3, #1
 8003f4a:	069b      	lsls	r3, r3, #26
 8003f4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d109      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x6d0>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	0e9b      	lsrs	r3, r3, #26
 8003f62:	3301      	adds	r3, #1
 8003f64:	f003 031f 	and.w	r3, r3, #31
 8003f68:	2101      	movs	r1, #1
 8003f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6e:	e017      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x700>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f78:	fa93 f3a3 	rbit	r3, r3
 8003f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003f7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f80:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003f82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8003f88:	2320      	movs	r3, #32
 8003f8a:	e003      	b.n	8003f94 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8003f8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f8e:	fab3 f383 	clz	r3, r3
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	3301      	adds	r3, #1
 8003f96:	f003 031f 	and.w	r3, r3, #31
 8003f9a:	2101      	movs	r1, #1
 8003f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa0:	ea42 0103 	orr.w	r1, r2, r3
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10a      	bne.n	8003fc6 <HAL_ADC_ConfigChannel+0x726>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	0e9b      	lsrs	r3, r3, #26
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	f003 021f 	and.w	r2, r3, #31
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	4413      	add	r3, r2
 8003fc2:	051b      	lsls	r3, r3, #20
 8003fc4:	e018      	b.n	8003ff8 <HAL_ADC_ConfigChannel+0x758>
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fce:	fa93 f3a3 	rbit	r3, r3
 8003fd2:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8003fde:	2320      	movs	r3, #32
 8003fe0:	e003      	b.n	8003fea <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8003fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe4:	fab3 f383 	clz	r3, r3
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	3301      	adds	r3, #1
 8003fec:	f003 021f 	and.w	r2, r3, #31
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	005b      	lsls	r3, r3, #1
 8003ff4:	4413      	add	r3, r2
 8003ff6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	e07e      	b.n	80040fa <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004004:	2b00      	cmp	r3, #0
 8004006:	d107      	bne.n	8004018 <HAL_ADC_ConfigChannel+0x778>
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	0e9b      	lsrs	r3, r3, #26
 800400e:	3301      	adds	r3, #1
 8004010:	069b      	lsls	r3, r3, #26
 8004012:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004016:	e015      	b.n	8004044 <HAL_ADC_ConfigChannel+0x7a4>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004020:	fa93 f3a3 	rbit	r3, r3
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004028:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800402a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8004030:	2320      	movs	r3, #32
 8004032:	e003      	b.n	800403c <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8004034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004036:	fab3 f383 	clz	r3, r3
 800403a:	b2db      	uxtb	r3, r3
 800403c:	3301      	adds	r3, #1
 800403e:	069b      	lsls	r3, r3, #26
 8004040:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800404c:	2b00      	cmp	r3, #0
 800404e:	d109      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x7c4>
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	0e9b      	lsrs	r3, r3, #26
 8004056:	3301      	adds	r3, #1
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	2101      	movs	r1, #1
 800405e:	fa01 f303 	lsl.w	r3, r1, r3
 8004062:	e017      	b.n	8004094 <HAL_ADC_ConfigChannel+0x7f4>
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	fa93 f3a3 	rbit	r3, r3
 8004070:	61bb      	str	r3, [r7, #24]
  return result;
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004076:	6a3b      	ldr	r3, [r7, #32]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 800407c:	2320      	movs	r3, #32
 800407e:	e003      	b.n	8004088 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	fab3 f383 	clz	r3, r3
 8004086:	b2db      	uxtb	r3, r3
 8004088:	3301      	adds	r3, #1
 800408a:	f003 031f 	and.w	r3, r3, #31
 800408e:	2101      	movs	r1, #1
 8004090:	fa01 f303 	lsl.w	r3, r1, r3
 8004094:	ea42 0103 	orr.w	r1, r2, r3
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10d      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x820>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	0e9b      	lsrs	r3, r3, #26
 80040aa:	3301      	adds	r3, #1
 80040ac:	f003 021f 	and.w	r2, r3, #31
 80040b0:	4613      	mov	r3, r2
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	4413      	add	r3, r2
 80040b6:	3b1e      	subs	r3, #30
 80040b8:	051b      	lsls	r3, r3, #20
 80040ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80040be:	e01b      	b.n	80040f8 <HAL_ADC_ConfigChannel+0x858>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	fa93 f3a3 	rbit	r3, r3
 80040cc:	60fb      	str	r3, [r7, #12]
  return result;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 80040d8:	2320      	movs	r3, #32
 80040da:	e003      	b.n	80040e4 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	fab3 f383 	clz	r3, r3
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	3301      	adds	r3, #1
 80040e6:	f003 021f 	and.w	r2, r3, #31
 80040ea:	4613      	mov	r3, r2
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	4413      	add	r3, r2
 80040f0:	3b1e      	subs	r3, #30
 80040f2:	051b      	lsls	r3, r3, #20
 80040f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040f8:	430b      	orrs	r3, r1
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	6892      	ldr	r2, [r2, #8]
 80040fe:	4619      	mov	r1, r3
 8004100:	f7fe fe5e 	bl	8002dc0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	f280 80d7 	bge.w	80042bc <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a06      	ldr	r2, [pc, #24]	; (800412c <HAL_ADC_ConfigChannel+0x88c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d004      	beq.n	8004122 <HAL_ADC_ConfigChannel+0x882>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a04      	ldr	r2, [pc, #16]	; (8004130 <HAL_ADC_ConfigChannel+0x890>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d10a      	bne.n	8004138 <HAL_ADC_ConfigChannel+0x898>
 8004122:	4b04      	ldr	r3, [pc, #16]	; (8004134 <HAL_ADC_ConfigChannel+0x894>)
 8004124:	e009      	b.n	800413a <HAL_ADC_ConfigChannel+0x89a>
 8004126:	bf00      	nop
 8004128:	47ff0000 	.word	0x47ff0000
 800412c:	40022000 	.word	0x40022000
 8004130:	40022100 	.word	0x40022100
 8004134:	40022300 	.word	0x40022300
 8004138:	4b65      	ldr	r3, [pc, #404]	; (80042d0 <HAL_ADC_ConfigChannel+0xa30>)
 800413a:	4618      	mov	r0, r3
 800413c:	f7fe fcee 	bl	8002b1c <LL_ADC_GetCommonPathInternalCh>
 8004140:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a62      	ldr	r2, [pc, #392]	; (80042d4 <HAL_ADC_ConfigChannel+0xa34>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d004      	beq.n	8004158 <HAL_ADC_ConfigChannel+0x8b8>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a61      	ldr	r2, [pc, #388]	; (80042d8 <HAL_ADC_ConfigChannel+0xa38>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d10e      	bne.n	8004176 <HAL_ADC_ConfigChannel+0x8d6>
 8004158:	485e      	ldr	r0, [pc, #376]	; (80042d4 <HAL_ADC_ConfigChannel+0xa34>)
 800415a:	f7fe ff07 	bl	8002f6c <LL_ADC_IsEnabled>
 800415e:	4604      	mov	r4, r0
 8004160:	485d      	ldr	r0, [pc, #372]	; (80042d8 <HAL_ADC_ConfigChannel+0xa38>)
 8004162:	f7fe ff03 	bl	8002f6c <LL_ADC_IsEnabled>
 8004166:	4603      	mov	r3, r0
 8004168:	4323      	orrs	r3, r4
 800416a:	2b00      	cmp	r3, #0
 800416c:	bf0c      	ite	eq
 800416e:	2301      	moveq	r3, #1
 8004170:	2300      	movne	r3, #0
 8004172:	b2db      	uxtb	r3, r3
 8004174:	e008      	b.n	8004188 <HAL_ADC_ConfigChannel+0x8e8>
 8004176:	4859      	ldr	r0, [pc, #356]	; (80042dc <HAL_ADC_ConfigChannel+0xa3c>)
 8004178:	f7fe fef8 	bl	8002f6c <LL_ADC_IsEnabled>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	bf0c      	ite	eq
 8004182:	2301      	moveq	r3, #1
 8004184:	2300      	movne	r3, #0
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 8084 	beq.w	8004296 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a53      	ldr	r2, [pc, #332]	; (80042e0 <HAL_ADC_ConfigChannel+0xa40>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d132      	bne.n	80041fe <HAL_ADC_ConfigChannel+0x95e>
 8004198:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800419c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d12c      	bne.n	80041fe <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a4c      	ldr	r2, [pc, #304]	; (80042dc <HAL_ADC_ConfigChannel+0xa3c>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	f040 8086 	bne.w	80042bc <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a47      	ldr	r2, [pc, #284]	; (80042d4 <HAL_ADC_ConfigChannel+0xa34>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d004      	beq.n	80041c4 <HAL_ADC_ConfigChannel+0x924>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a46      	ldr	r2, [pc, #280]	; (80042d8 <HAL_ADC_ConfigChannel+0xa38>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d101      	bne.n	80041c8 <HAL_ADC_ConfigChannel+0x928>
 80041c4:	4a47      	ldr	r2, [pc, #284]	; (80042e4 <HAL_ADC_ConfigChannel+0xa44>)
 80041c6:	e000      	b.n	80041ca <HAL_ADC_ConfigChannel+0x92a>
 80041c8:	4a41      	ldr	r2, [pc, #260]	; (80042d0 <HAL_ADC_ConfigChannel+0xa30>)
 80041ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80041ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041d2:	4619      	mov	r1, r3
 80041d4:	4610      	mov	r0, r2
 80041d6:	f7fe fc8e 	bl	8002af6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041da:	4b43      	ldr	r3, [pc, #268]	; (80042e8 <HAL_ADC_ConfigChannel+0xa48>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	099b      	lsrs	r3, r3, #6
 80041e0:	4a42      	ldr	r2, [pc, #264]	; (80042ec <HAL_ADC_ConfigChannel+0xa4c>)
 80041e2:	fba2 2303 	umull	r2, r3, r2, r3
 80041e6:	099b      	lsrs	r3, r3, #6
 80041e8:	3301      	adds	r3, #1
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80041ee:	e002      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1f9      	bne.n	80041f0 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041fc:	e05e      	b.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a3b      	ldr	r2, [pc, #236]	; (80042f0 <HAL_ADC_ConfigChannel+0xa50>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d120      	bne.n	800424a <HAL_ADC_ConfigChannel+0x9aa>
 8004208:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800420c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d11a      	bne.n	800424a <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a30      	ldr	r2, [pc, #192]	; (80042dc <HAL_ADC_ConfigChannel+0xa3c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d14e      	bne.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a2c      	ldr	r2, [pc, #176]	; (80042d4 <HAL_ADC_ConfigChannel+0xa34>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d004      	beq.n	8004232 <HAL_ADC_ConfigChannel+0x992>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a2a      	ldr	r2, [pc, #168]	; (80042d8 <HAL_ADC_ConfigChannel+0xa38>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d101      	bne.n	8004236 <HAL_ADC_ConfigChannel+0x996>
 8004232:	4a2c      	ldr	r2, [pc, #176]	; (80042e4 <HAL_ADC_ConfigChannel+0xa44>)
 8004234:	e000      	b.n	8004238 <HAL_ADC_ConfigChannel+0x998>
 8004236:	4a26      	ldr	r2, [pc, #152]	; (80042d0 <HAL_ADC_ConfigChannel+0xa30>)
 8004238:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800423c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004240:	4619      	mov	r1, r3
 8004242:	4610      	mov	r0, r2
 8004244:	f7fe fc57 	bl	8002af6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004248:	e038      	b.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a29      	ldr	r2, [pc, #164]	; (80042f4 <HAL_ADC_ConfigChannel+0xa54>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d133      	bne.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
 8004254:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d12d      	bne.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a1d      	ldr	r2, [pc, #116]	; (80042dc <HAL_ADC_ConfigChannel+0xa3c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d128      	bne.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a19      	ldr	r2, [pc, #100]	; (80042d4 <HAL_ADC_ConfigChannel+0xa34>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d004      	beq.n	800427e <HAL_ADC_ConfigChannel+0x9de>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a17      	ldr	r2, [pc, #92]	; (80042d8 <HAL_ADC_ConfigChannel+0xa38>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d101      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x9e2>
 800427e:	4a19      	ldr	r2, [pc, #100]	; (80042e4 <HAL_ADC_ConfigChannel+0xa44>)
 8004280:	e000      	b.n	8004284 <HAL_ADC_ConfigChannel+0x9e4>
 8004282:	4a13      	ldr	r2, [pc, #76]	; (80042d0 <HAL_ADC_ConfigChannel+0xa30>)
 8004284:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004288:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800428c:	4619      	mov	r1, r3
 800428e:	4610      	mov	r0, r2
 8004290:	f7fe fc31 	bl	8002af6 <LL_ADC_SetCommonPathInternalCh>
 8004294:	e012      	b.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800429a:	f043 0220 	orr.w	r2, r3, #32
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 80042a8:	e008      	b.n	80042bc <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ae:	f043 0220 	orr.w	r2, r3, #32
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80042c4:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	37e4      	adds	r7, #228	; 0xe4
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd90      	pop	{r4, r7, pc}
 80042d0:	58026300 	.word	0x58026300
 80042d4:	40022000 	.word	0x40022000
 80042d8:	40022100 	.word	0x40022100
 80042dc:	58026000 	.word	0x58026000
 80042e0:	c7520000 	.word	0xc7520000
 80042e4:	40022300 	.word	0x40022300
 80042e8:	24000000 	.word	0x24000000
 80042ec:	053e2d63 	.word	0x053e2d63
 80042f0:	c3210000 	.word	0xc3210000
 80042f4:	cb840000 	.word	0xcb840000

080042f8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a6b      	ldr	r2, [pc, #428]	; (80044b4 <ADC_ConfigureBoostMode+0x1bc>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d004      	beq.n	8004314 <ADC_ConfigureBoostMode+0x1c>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a6a      	ldr	r2, [pc, #424]	; (80044b8 <ADC_ConfigureBoostMode+0x1c0>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d109      	bne.n	8004328 <ADC_ConfigureBoostMode+0x30>
 8004314:	4b69      	ldr	r3, [pc, #420]	; (80044bc <ADC_ConfigureBoostMode+0x1c4>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800431c:	2b00      	cmp	r3, #0
 800431e:	bf14      	ite	ne
 8004320:	2301      	movne	r3, #1
 8004322:	2300      	moveq	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	e008      	b.n	800433a <ADC_ConfigureBoostMode+0x42>
 8004328:	4b65      	ldr	r3, [pc, #404]	; (80044c0 <ADC_ConfigureBoostMode+0x1c8>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004330:	2b00      	cmp	r3, #0
 8004332:	bf14      	ite	ne
 8004334:	2301      	movne	r3, #1
 8004336:	2300      	moveq	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d01c      	beq.n	8004378 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800433e:	f003 f8b9 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 8004342:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800434c:	d010      	beq.n	8004370 <ADC_ConfigureBoostMode+0x78>
 800434e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004352:	d871      	bhi.n	8004438 <ADC_ConfigureBoostMode+0x140>
 8004354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004358:	d002      	beq.n	8004360 <ADC_ConfigureBoostMode+0x68>
 800435a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800435e:	d16b      	bne.n	8004438 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	0c1b      	lsrs	r3, r3, #16
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	fbb2 f3f3 	udiv	r3, r2, r3
 800436c:	60fb      	str	r3, [r7, #12]
        break;
 800436e:	e066      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	089b      	lsrs	r3, r3, #2
 8004374:	60fb      	str	r3, [r7, #12]
        break;
 8004376:	e062      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004378:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800437c:	f004 f80c 	bl	8008398 <HAL_RCCEx_GetPeriphCLKFreq>
 8004380:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800438a:	d051      	beq.n	8004430 <ADC_ConfigureBoostMode+0x138>
 800438c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004390:	d854      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 8004392:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004396:	d047      	beq.n	8004428 <ADC_ConfigureBoostMode+0x130>
 8004398:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800439c:	d84e      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 800439e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80043a2:	d03d      	beq.n	8004420 <ADC_ConfigureBoostMode+0x128>
 80043a4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80043a8:	d848      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043ae:	d033      	beq.n	8004418 <ADC_ConfigureBoostMode+0x120>
 80043b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043b4:	d842      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043b6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80043ba:	d029      	beq.n	8004410 <ADC_ConfigureBoostMode+0x118>
 80043bc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80043c0:	d83c      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043c2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80043c6:	d01a      	beq.n	80043fe <ADC_ConfigureBoostMode+0x106>
 80043c8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80043cc:	d836      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043ce:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80043d2:	d014      	beq.n	80043fe <ADC_ConfigureBoostMode+0x106>
 80043d4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80043d8:	d830      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043de:	d00e      	beq.n	80043fe <ADC_ConfigureBoostMode+0x106>
 80043e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043e4:	d82a      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043e6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80043ea:	d008      	beq.n	80043fe <ADC_ConfigureBoostMode+0x106>
 80043ec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80043f0:	d824      	bhi.n	800443c <ADC_ConfigureBoostMode+0x144>
 80043f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043f6:	d002      	beq.n	80043fe <ADC_ConfigureBoostMode+0x106>
 80043f8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80043fc:	d11e      	bne.n	800443c <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	0c9b      	lsrs	r3, r3, #18
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	fbb2 f3f3 	udiv	r3, r2, r3
 800440c:	60fb      	str	r3, [r7, #12]
        break;
 800440e:	e016      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	091b      	lsrs	r3, r3, #4
 8004414:	60fb      	str	r3, [r7, #12]
        break;
 8004416:	e012      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	60fb      	str	r3, [r7, #12]
        break;
 800441e:	e00e      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	099b      	lsrs	r3, r3, #6
 8004424:	60fb      	str	r3, [r7, #12]
        break;
 8004426:	e00a      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	09db      	lsrs	r3, r3, #7
 800442c:	60fb      	str	r3, [r7, #12]
        break;
 800442e:	e006      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	0a1b      	lsrs	r3, r3, #8
 8004434:	60fb      	str	r3, [r7, #12]
        break;
 8004436:	e002      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
        break;
 8004438:	bf00      	nop
 800443a:	e000      	b.n	800443e <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 800443c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	085b      	lsrs	r3, r3, #1
 8004442:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4a1f      	ldr	r2, [pc, #124]	; (80044c4 <ADC_ConfigureBoostMode+0x1cc>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d808      	bhi.n	800445e <ADC_ConfigureBoostMode+0x166>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689a      	ldr	r2, [r3, #8]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800445a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800445c:	e025      	b.n	80044aa <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 12500000UL)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	4a19      	ldr	r2, [pc, #100]	; (80044c8 <ADC_ConfigureBoostMode+0x1d0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d80a      	bhi.n	800447c <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004478:	609a      	str	r2, [r3, #8]
}
 800447a:	e016      	b.n	80044aa <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 25000000UL)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	4a13      	ldr	r2, [pc, #76]	; (80044cc <ADC_ConfigureBoostMode+0x1d4>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d80a      	bhi.n	800449a <ADC_ConfigureBoostMode+0x1a2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004496:	609a      	str	r2, [r3, #8]
}
 8004498:	e007      	b.n	80044aa <ADC_ConfigureBoostMode+0x1b2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80044a8:	609a      	str	r2, [r3, #8]
}
 80044aa:	bf00      	nop
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40022000 	.word	0x40022000
 80044b8:	40022100 	.word	0x40022100
 80044bc:	40022300 	.word	0x40022300
 80044c0:	58026300 	.word	0x58026300
 80044c4:	005f5e10 	.word	0x005f5e10
 80044c8:	00bebc20 	.word	0x00bebc20
 80044cc:	017d7840 	.word	0x017d7840

080044d0 <LL_ADC_IsEnabled>:
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d101      	bne.n	80044e8 <LL_ADC_IsEnabled+0x18>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <LL_ADC_IsEnabled+0x1a>
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	2b04      	cmp	r3, #4
 8004508:	d101      	bne.n	800450e <LL_ADC_REG_IsConversionOngoing+0x18>
 800450a:	2301      	movs	r3, #1
 800450c:	e000      	b.n	8004510 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800454c:	bf00      	nop
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b0a3      	sub	sp, #140	; 0x8c
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004596:	2b01      	cmp	r3, #1
 8004598:	d101      	bne.n	800459e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800459a:	2302      	movs	r3, #2
 800459c:	e0c1      	b.n	8004722 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80045a6:	2300      	movs	r3, #0
 80045a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80045aa:	2300      	movs	r3, #0
 80045ac:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a5e      	ldr	r2, [pc, #376]	; (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d102      	bne.n	80045be <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80045b8:	4b5d      	ldr	r3, [pc, #372]	; (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	e001      	b.n	80045c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80045be:	2300      	movs	r3, #0
 80045c0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10b      	bne.n	80045e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0a0      	b.n	8004722 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff ff87 	bl	80044f6 <LL_ADC_REG_IsConversionOngoing>
 80045e8:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff ff80 	bl	80044f6 <LL_ADC_REG_IsConversionOngoing>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f040 8081 	bne.w	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80045fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004602:	2b00      	cmp	r3, #0
 8004604:	d17c      	bne.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a48      	ldr	r2, [pc, #288]	; (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d004      	beq.n	800461a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a46      	ldr	r2, [pc, #280]	; (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d101      	bne.n	800461e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800461a:	4b46      	ldr	r3, [pc, #280]	; (8004734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800461c:	e000      	b.n	8004620 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800461e:	4b46      	ldr	r3, [pc, #280]	; (8004738 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004620:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d039      	beq.n	800469e <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800462a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	431a      	orrs	r2, r3
 8004638:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800463a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a3a      	ldr	r2, [pc, #232]	; (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a39      	ldr	r2, [pc, #228]	; (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d10e      	bne.n	800466e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004650:	4836      	ldr	r0, [pc, #216]	; (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004652:	f7ff ff3d 	bl	80044d0 <LL_ADC_IsEnabled>
 8004656:	4604      	mov	r4, r0
 8004658:	4835      	ldr	r0, [pc, #212]	; (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800465a:	f7ff ff39 	bl	80044d0 <LL_ADC_IsEnabled>
 800465e:	4603      	mov	r3, r0
 8004660:	4323      	orrs	r3, r4
 8004662:	2b00      	cmp	r3, #0
 8004664:	bf0c      	ite	eq
 8004666:	2301      	moveq	r3, #1
 8004668:	2300      	movne	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	e008      	b.n	8004680 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800466e:	4833      	ldr	r0, [pc, #204]	; (800473c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004670:	f7ff ff2e 	bl	80044d0 <LL_ADC_IsEnabled>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	bf0c      	ite	eq
 800467a:	2301      	moveq	r3, #1
 800467c:	2300      	movne	r3, #0
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b00      	cmp	r3, #0
 8004682:	d047      	beq.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004684:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	4b2d      	ldr	r3, [pc, #180]	; (8004740 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800468a:	4013      	ands	r3, r2
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	6811      	ldr	r1, [r2, #0]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	6892      	ldr	r2, [r2, #8]
 8004694:	430a      	orrs	r2, r1
 8004696:	431a      	orrs	r2, r3
 8004698:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800469a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800469c:	e03a      	b.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800469e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80046a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1f      	ldr	r2, [pc, #124]	; (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d004      	beq.n	80046be <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a1d      	ldr	r2, [pc, #116]	; (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d10e      	bne.n	80046dc <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80046be:	481b      	ldr	r0, [pc, #108]	; (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80046c0:	f7ff ff06 	bl	80044d0 <LL_ADC_IsEnabled>
 80046c4:	4604      	mov	r4, r0
 80046c6:	481a      	ldr	r0, [pc, #104]	; (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80046c8:	f7ff ff02 	bl	80044d0 <LL_ADC_IsEnabled>
 80046cc:	4603      	mov	r3, r0
 80046ce:	4323      	orrs	r3, r4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	e008      	b.n	80046ee <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80046dc:	4817      	ldr	r0, [pc, #92]	; (800473c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80046de:	f7ff fef7 	bl	80044d0 <LL_ADC_IsEnabled>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	bf0c      	ite	eq
 80046e8:	2301      	moveq	r3, #1
 80046ea:	2300      	movne	r3, #0
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d010      	beq.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80046f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	4b12      	ldr	r3, [pc, #72]	; (8004740 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80046f8:	4013      	ands	r3, r2
 80046fa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80046fc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046fe:	e009      	b.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004704:	f043 0220 	orr.w	r2, r3, #32
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8004712:	e000      	b.n	8004716 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004714:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800471e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8004722:	4618      	mov	r0, r3
 8004724:	378c      	adds	r7, #140	; 0x8c
 8004726:	46bd      	mov	sp, r7
 8004728:	bd90      	pop	{r4, r7, pc}
 800472a:	bf00      	nop
 800472c:	40022000 	.word	0x40022000
 8004730:	40022100 	.word	0x40022100
 8004734:	40022300 	.word	0x40022300
 8004738:	58026300 	.word	0x58026300
 800473c:	58026000 	.word	0x58026000
 8004740:	fffff0e0 	.word	0xfffff0e0

08004744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004754:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <__NVIC_SetPriorityGrouping+0x40>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004760:	4013      	ands	r3, r2
 8004762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800476c:	4b06      	ldr	r3, [pc, #24]	; (8004788 <__NVIC_SetPriorityGrouping+0x44>)
 800476e:	4313      	orrs	r3, r2
 8004770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004772:	4a04      	ldr	r2, [pc, #16]	; (8004784 <__NVIC_SetPriorityGrouping+0x40>)
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	60d3      	str	r3, [r2, #12]
}
 8004778:	bf00      	nop
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	e000ed00 	.word	0xe000ed00
 8004788:	05fa0000 	.word	0x05fa0000

0800478c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004790:	4b04      	ldr	r3, [pc, #16]	; (80047a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	0a1b      	lsrs	r3, r3, #8
 8004796:	f003 0307 	and.w	r3, r3, #7
}
 800479a:	4618      	mov	r0, r3
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80047b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	db0b      	blt.n	80047d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047ba:	88fb      	ldrh	r3, [r7, #6]
 80047bc:	f003 021f 	and.w	r2, r3, #31
 80047c0:	4907      	ldr	r1, [pc, #28]	; (80047e0 <__NVIC_EnableIRQ+0x38>)
 80047c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	2001      	movs	r0, #1
 80047ca:	fa00 f202 	lsl.w	r2, r0, r2
 80047ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	e000e100 	.word	0xe000e100

080047e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	6039      	str	r1, [r7, #0]
 80047ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80047f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	db0a      	blt.n	800480e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	490c      	ldr	r1, [pc, #48]	; (8004830 <__NVIC_SetPriority+0x4c>)
 80047fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004802:	0112      	lsls	r2, r2, #4
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	440b      	add	r3, r1
 8004808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800480c:	e00a      	b.n	8004824 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	b2da      	uxtb	r2, r3
 8004812:	4908      	ldr	r1, [pc, #32]	; (8004834 <__NVIC_SetPriority+0x50>)
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	3b04      	subs	r3, #4
 800481c:	0112      	lsls	r2, r2, #4
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	440b      	add	r3, r1
 8004822:	761a      	strb	r2, [r3, #24]
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	e000e100 	.word	0xe000e100
 8004834:	e000ed00 	.word	0xe000ed00

08004838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004838:	b480      	push	{r7}
 800483a:	b089      	sub	sp, #36	; 0x24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f1c3 0307 	rsb	r3, r3, #7
 8004852:	2b04      	cmp	r3, #4
 8004854:	bf28      	it	cs
 8004856:	2304      	movcs	r3, #4
 8004858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	3304      	adds	r3, #4
 800485e:	2b06      	cmp	r3, #6
 8004860:	d902      	bls.n	8004868 <NVIC_EncodePriority+0x30>
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	3b03      	subs	r3, #3
 8004866:	e000      	b.n	800486a <NVIC_EncodePriority+0x32>
 8004868:	2300      	movs	r3, #0
 800486a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800486c:	f04f 32ff 	mov.w	r2, #4294967295
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	fa02 f303 	lsl.w	r3, r2, r3
 8004876:	43da      	mvns	r2, r3
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	401a      	ands	r2, r3
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004880:	f04f 31ff 	mov.w	r1, #4294967295
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	fa01 f303 	lsl.w	r3, r1, r3
 800488a:	43d9      	mvns	r1, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004890:	4313      	orrs	r3, r2
         );
}
 8004892:	4618      	mov	r0, r3
 8004894:	3724      	adds	r7, #36	; 0x24
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	3b01      	subs	r3, #1
 80048ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048b0:	d301      	bcc.n	80048b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048b2:	2301      	movs	r3, #1
 80048b4:	e00f      	b.n	80048d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048b6:	4a0a      	ldr	r2, [pc, #40]	; (80048e0 <SysTick_Config+0x40>)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048be:	210f      	movs	r1, #15
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295
 80048c4:	f7ff ff8e 	bl	80047e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048c8:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <SysTick_Config+0x40>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ce:	4b04      	ldr	r3, [pc, #16]	; (80048e0 <SysTick_Config+0x40>)
 80048d0:	2207      	movs	r2, #7
 80048d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	e000e010 	.word	0xe000e010

080048e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7ff ff29 	bl	8004744 <__NVIC_SetPriorityGrouping>
}
 80048f2:	bf00      	nop
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b086      	sub	sp, #24
 80048fe:	af00      	add	r7, sp, #0
 8004900:	4603      	mov	r3, r0
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	607a      	str	r2, [r7, #4]
 8004906:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004908:	f7ff ff40 	bl	800478c <__NVIC_GetPriorityGrouping>
 800490c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	68b9      	ldr	r1, [r7, #8]
 8004912:	6978      	ldr	r0, [r7, #20]
 8004914:	f7ff ff90 	bl	8004838 <NVIC_EncodePriority>
 8004918:	4602      	mov	r2, r0
 800491a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800491e:	4611      	mov	r1, r2
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff ff5f 	bl	80047e4 <__NVIC_SetPriority>
}
 8004926:	bf00      	nop
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}

0800492e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
 8004934:	4603      	mov	r3, r0
 8004936:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004938:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff ff33 	bl	80047a8 <__NVIC_EnableIRQ>
}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff ffa4 	bl	80048a0 <SysTick_Config>
 8004958:	4603      	mov	r3, r0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800496c:	f7fe f8a4 	bl	8002ab8 <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e314      	b.n	8004fa6 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a66      	ldr	r2, [pc, #408]	; (8004b1c <HAL_DMA_Init+0x1b8>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d04a      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a65      	ldr	r2, [pc, #404]	; (8004b20 <HAL_DMA_Init+0x1bc>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d045      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a63      	ldr	r2, [pc, #396]	; (8004b24 <HAL_DMA_Init+0x1c0>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d040      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a62      	ldr	r2, [pc, #392]	; (8004b28 <HAL_DMA_Init+0x1c4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d03b      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a60      	ldr	r2, [pc, #384]	; (8004b2c <HAL_DMA_Init+0x1c8>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d036      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a5f      	ldr	r2, [pc, #380]	; (8004b30 <HAL_DMA_Init+0x1cc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d031      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a5d      	ldr	r2, [pc, #372]	; (8004b34 <HAL_DMA_Init+0x1d0>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d02c      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a5c      	ldr	r2, [pc, #368]	; (8004b38 <HAL_DMA_Init+0x1d4>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d027      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a5a      	ldr	r2, [pc, #360]	; (8004b3c <HAL_DMA_Init+0x1d8>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d022      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a59      	ldr	r2, [pc, #356]	; (8004b40 <HAL_DMA_Init+0x1dc>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d01d      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a57      	ldr	r2, [pc, #348]	; (8004b44 <HAL_DMA_Init+0x1e0>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d018      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a56      	ldr	r2, [pc, #344]	; (8004b48 <HAL_DMA_Init+0x1e4>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d013      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a54      	ldr	r2, [pc, #336]	; (8004b4c <HAL_DMA_Init+0x1e8>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d00e      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a53      	ldr	r2, [pc, #332]	; (8004b50 <HAL_DMA_Init+0x1ec>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d009      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a51      	ldr	r2, [pc, #324]	; (8004b54 <HAL_DMA_Init+0x1f0>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d004      	beq.n	8004a1c <HAL_DMA_Init+0xb8>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a50      	ldr	r2, [pc, #320]	; (8004b58 <HAL_DMA_Init+0x1f4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d101      	bne.n	8004a20 <HAL_DMA_Init+0xbc>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_DMA_Init+0xbe>
 8004a20:	2300      	movs	r3, #0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 813c 	beq.w	8004ca0 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a37      	ldr	r2, [pc, #220]	; (8004b1c <HAL_DMA_Init+0x1b8>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d04a      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a36      	ldr	r2, [pc, #216]	; (8004b20 <HAL_DMA_Init+0x1bc>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d045      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a34      	ldr	r2, [pc, #208]	; (8004b24 <HAL_DMA_Init+0x1c0>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d040      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a33      	ldr	r2, [pc, #204]	; (8004b28 <HAL_DMA_Init+0x1c4>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d03b      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a31      	ldr	r2, [pc, #196]	; (8004b2c <HAL_DMA_Init+0x1c8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d036      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a30      	ldr	r2, [pc, #192]	; (8004b30 <HAL_DMA_Init+0x1cc>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d031      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a2e      	ldr	r2, [pc, #184]	; (8004b34 <HAL_DMA_Init+0x1d0>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d02c      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a2d      	ldr	r2, [pc, #180]	; (8004b38 <HAL_DMA_Init+0x1d4>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d027      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a2b      	ldr	r2, [pc, #172]	; (8004b3c <HAL_DMA_Init+0x1d8>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d022      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a2a      	ldr	r2, [pc, #168]	; (8004b40 <HAL_DMA_Init+0x1dc>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d01d      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a28      	ldr	r2, [pc, #160]	; (8004b44 <HAL_DMA_Init+0x1e0>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d018      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a27      	ldr	r2, [pc, #156]	; (8004b48 <HAL_DMA_Init+0x1e4>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d013      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a25      	ldr	r2, [pc, #148]	; (8004b4c <HAL_DMA_Init+0x1e8>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00e      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a24      	ldr	r2, [pc, #144]	; (8004b50 <HAL_DMA_Init+0x1ec>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d009      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a22      	ldr	r2, [pc, #136]	; (8004b54 <HAL_DMA_Init+0x1f0>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d004      	beq.n	8004ad8 <HAL_DMA_Init+0x174>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a21      	ldr	r2, [pc, #132]	; (8004b58 <HAL_DMA_Init+0x1f4>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d108      	bne.n	8004aea <HAL_DMA_Init+0x186>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f022 0201 	bic.w	r2, r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	e007      	b.n	8004afa <HAL_DMA_Init+0x196>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0201 	bic.w	r2, r2, #1
 8004af8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004afa:	e02f      	b.n	8004b5c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004afc:	f7fd ffdc 	bl	8002ab8 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	2b05      	cmp	r3, #5
 8004b08:	d928      	bls.n	8004b5c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2203      	movs	r2, #3
 8004b14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e244      	b.n	8004fa6 <HAL_DMA_Init+0x642>
 8004b1c:	40020010 	.word	0x40020010
 8004b20:	40020028 	.word	0x40020028
 8004b24:	40020040 	.word	0x40020040
 8004b28:	40020058 	.word	0x40020058
 8004b2c:	40020070 	.word	0x40020070
 8004b30:	40020088 	.word	0x40020088
 8004b34:	400200a0 	.word	0x400200a0
 8004b38:	400200b8 	.word	0x400200b8
 8004b3c:	40020410 	.word	0x40020410
 8004b40:	40020428 	.word	0x40020428
 8004b44:	40020440 	.word	0x40020440
 8004b48:	40020458 	.word	0x40020458
 8004b4c:	40020470 	.word	0x40020470
 8004b50:	40020488 	.word	0x40020488
 8004b54:	400204a0 	.word	0x400204a0
 8004b58:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1c8      	bne.n	8004afc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	4b84      	ldr	r3, [pc, #528]	; (8004d88 <HAL_DMA_Init+0x424>)
 8004b76:	4013      	ands	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004b82:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b8e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b9a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	2b04      	cmp	r3, #4
 8004bae:	d107      	bne.n	8004bc0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b28      	cmp	r3, #40	; 0x28
 8004bc6:	d903      	bls.n	8004bd0 <HAL_DMA_Init+0x26c>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	2b2e      	cmp	r3, #46	; 0x2e
 8004bce:	d91f      	bls.n	8004c10 <HAL_DMA_Init+0x2ac>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	2b3e      	cmp	r3, #62	; 0x3e
 8004bd6:	d903      	bls.n	8004be0 <HAL_DMA_Init+0x27c>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	2b42      	cmp	r3, #66	; 0x42
 8004bde:	d917      	bls.n	8004c10 <HAL_DMA_Init+0x2ac>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b46      	cmp	r3, #70	; 0x46
 8004be6:	d903      	bls.n	8004bf0 <HAL_DMA_Init+0x28c>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	2b48      	cmp	r3, #72	; 0x48
 8004bee:	d90f      	bls.n	8004c10 <HAL_DMA_Init+0x2ac>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b4e      	cmp	r3, #78	; 0x4e
 8004bf6:	d903      	bls.n	8004c00 <HAL_DMA_Init+0x29c>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	2b52      	cmp	r3, #82	; 0x52
 8004bfe:	d907      	bls.n	8004c10 <HAL_DMA_Init+0x2ac>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2b73      	cmp	r3, #115	; 0x73
 8004c06:	d905      	bls.n	8004c14 <HAL_DMA_Init+0x2b0>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2b77      	cmp	r3, #119	; 0x77
 8004c0e:	d801      	bhi.n	8004c14 <HAL_DMA_Init+0x2b0>
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <HAL_DMA_Init+0x2b2>
 8004c14:	2300      	movs	r3, #0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c20:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f023 0307 	bic.w	r3, r3, #7
 8004c38:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	2b04      	cmp	r3, #4
 8004c4a:	d117      	bne.n	8004c7c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00e      	beq.n	8004c7c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f001 f9b6 	bl	8005fd0 <DMA_CheckFifoParam>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d008      	beq.n	8004c7c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2240      	movs	r2, #64	; 0x40
 8004c6e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e194      	b.n	8004fa6 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f001 f8f1 	bl	8005e6c <DMA_CalcBaseAndBitshift>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c92:	f003 031f 	and.w	r3, r3, #31
 8004c96:	223f      	movs	r2, #63	; 0x3f
 8004c98:	409a      	lsls	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	609a      	str	r2, [r3, #8]
 8004c9e:	e0ca      	b.n	8004e36 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a39      	ldr	r2, [pc, #228]	; (8004d8c <HAL_DMA_Init+0x428>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d022      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a38      	ldr	r2, [pc, #224]	; (8004d90 <HAL_DMA_Init+0x42c>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d01d      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a36      	ldr	r2, [pc, #216]	; (8004d94 <HAL_DMA_Init+0x430>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d018      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a35      	ldr	r2, [pc, #212]	; (8004d98 <HAL_DMA_Init+0x434>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d013      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a33      	ldr	r2, [pc, #204]	; (8004d9c <HAL_DMA_Init+0x438>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d00e      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a32      	ldr	r2, [pc, #200]	; (8004da0 <HAL_DMA_Init+0x43c>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d009      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a30      	ldr	r2, [pc, #192]	; (8004da4 <HAL_DMA_Init+0x440>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d004      	beq.n	8004cf0 <HAL_DMA_Init+0x38c>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a2f      	ldr	r2, [pc, #188]	; (8004da8 <HAL_DMA_Init+0x444>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d101      	bne.n	8004cf4 <HAL_DMA_Init+0x390>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e000      	b.n	8004cf6 <HAL_DMA_Init+0x392>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f000 8094 	beq.w	8004e24 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a22      	ldr	r2, [pc, #136]	; (8004d8c <HAL_DMA_Init+0x428>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d021      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a21      	ldr	r2, [pc, #132]	; (8004d90 <HAL_DMA_Init+0x42c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d01c      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a1f      	ldr	r2, [pc, #124]	; (8004d94 <HAL_DMA_Init+0x430>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d017      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1e      	ldr	r2, [pc, #120]	; (8004d98 <HAL_DMA_Init+0x434>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d012      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a1c      	ldr	r2, [pc, #112]	; (8004d9c <HAL_DMA_Init+0x438>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00d      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a1b      	ldr	r2, [pc, #108]	; (8004da0 <HAL_DMA_Init+0x43c>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d008      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a19      	ldr	r2, [pc, #100]	; (8004da4 <HAL_DMA_Init+0x440>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d003      	beq.n	8004d4a <HAL_DMA_Init+0x3e6>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a18      	ldr	r2, [pc, #96]	; (8004da8 <HAL_DMA_Init+0x444>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	4b11      	ldr	r3, [pc, #68]	; (8004dac <HAL_DMA_Init+0x448>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	2b40      	cmp	r3, #64	; 0x40
 8004d72:	d01d      	beq.n	8004db0 <HAL_DMA_Init+0x44c>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2b80      	cmp	r3, #128	; 0x80
 8004d7a:	d102      	bne.n	8004d82 <HAL_DMA_Init+0x41e>
 8004d7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d80:	e017      	b.n	8004db2 <HAL_DMA_Init+0x44e>
 8004d82:	2300      	movs	r3, #0
 8004d84:	e015      	b.n	8004db2 <HAL_DMA_Init+0x44e>
 8004d86:	bf00      	nop
 8004d88:	fe10803f 	.word	0xfe10803f
 8004d8c:	58025408 	.word	0x58025408
 8004d90:	5802541c 	.word	0x5802541c
 8004d94:	58025430 	.word	0x58025430
 8004d98:	58025444 	.word	0x58025444
 8004d9c:	58025458 	.word	0x58025458
 8004da0:	5802546c 	.word	0x5802546c
 8004da4:	58025480 	.word	0x58025480
 8004da8:	58025494 	.word	0x58025494
 8004dac:	fffe000f 	.word	0xfffe000f
 8004db0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	68d2      	ldr	r2, [r2, #12]
 8004db6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004db8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004dc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004dc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004dd0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004dd8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004de0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	697a      	ldr	r2, [r7, #20]
 8004dee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	461a      	mov	r2, r3
 8004df6:	4b6e      	ldr	r3, [pc, #440]	; (8004fb0 <HAL_DMA_Init+0x64c>)
 8004df8:	4413      	add	r3, r2
 8004dfa:	4a6e      	ldr	r2, [pc, #440]	; (8004fb4 <HAL_DMA_Init+0x650>)
 8004dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	009a      	lsls	r2, r3, #2
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f001 f82f 	bl	8005e6c <DMA_CalcBaseAndBitshift>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e16:	f003 031f 	and.w	r3, r3, #31
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	409a      	lsls	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	605a      	str	r2, [r3, #4]
 8004e22:	e008      	b.n	8004e36 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2240      	movs	r2, #64	; 0x40
 8004e28:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2203      	movs	r2, #3
 8004e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e0b7      	b.n	8004fa6 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a5f      	ldr	r2, [pc, #380]	; (8004fb8 <HAL_DMA_Init+0x654>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d072      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a5d      	ldr	r2, [pc, #372]	; (8004fbc <HAL_DMA_Init+0x658>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d06d      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a5c      	ldr	r2, [pc, #368]	; (8004fc0 <HAL_DMA_Init+0x65c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d068      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a5a      	ldr	r2, [pc, #360]	; (8004fc4 <HAL_DMA_Init+0x660>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d063      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a59      	ldr	r2, [pc, #356]	; (8004fc8 <HAL_DMA_Init+0x664>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d05e      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a57      	ldr	r2, [pc, #348]	; (8004fcc <HAL_DMA_Init+0x668>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d059      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a56      	ldr	r2, [pc, #344]	; (8004fd0 <HAL_DMA_Init+0x66c>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d054      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a54      	ldr	r2, [pc, #336]	; (8004fd4 <HAL_DMA_Init+0x670>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d04f      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a53      	ldr	r2, [pc, #332]	; (8004fd8 <HAL_DMA_Init+0x674>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d04a      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a51      	ldr	r2, [pc, #324]	; (8004fdc <HAL_DMA_Init+0x678>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d045      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a50      	ldr	r2, [pc, #320]	; (8004fe0 <HAL_DMA_Init+0x67c>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d040      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a4e      	ldr	r2, [pc, #312]	; (8004fe4 <HAL_DMA_Init+0x680>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d03b      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a4d      	ldr	r2, [pc, #308]	; (8004fe8 <HAL_DMA_Init+0x684>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d036      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a4b      	ldr	r2, [pc, #300]	; (8004fec <HAL_DMA_Init+0x688>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d031      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a4a      	ldr	r2, [pc, #296]	; (8004ff0 <HAL_DMA_Init+0x68c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d02c      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a48      	ldr	r2, [pc, #288]	; (8004ff4 <HAL_DMA_Init+0x690>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d027      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a47      	ldr	r2, [pc, #284]	; (8004ff8 <HAL_DMA_Init+0x694>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d022      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a45      	ldr	r2, [pc, #276]	; (8004ffc <HAL_DMA_Init+0x698>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d01d      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a44      	ldr	r2, [pc, #272]	; (8005000 <HAL_DMA_Init+0x69c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d018      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a42      	ldr	r2, [pc, #264]	; (8005004 <HAL_DMA_Init+0x6a0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d013      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a41      	ldr	r2, [pc, #260]	; (8005008 <HAL_DMA_Init+0x6a4>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d00e      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a3f      	ldr	r2, [pc, #252]	; (800500c <HAL_DMA_Init+0x6a8>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d009      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a3e      	ldr	r2, [pc, #248]	; (8005010 <HAL_DMA_Init+0x6ac>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d004      	beq.n	8004f26 <HAL_DMA_Init+0x5c2>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a3c      	ldr	r2, [pc, #240]	; (8005014 <HAL_DMA_Init+0x6b0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d101      	bne.n	8004f2a <HAL_DMA_Init+0x5c6>
 8004f26:	2301      	movs	r3, #1
 8004f28:	e000      	b.n	8004f2c <HAL_DMA_Init+0x5c8>
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d032      	beq.n	8004f96 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f001 f8c9 	bl	80060c8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	2b80      	cmp	r3, #128	; 0x80
 8004f3c:	d102      	bne.n	8004f44 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004f58:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d010      	beq.n	8004f84 <HAL_DMA_Init+0x620>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d80c      	bhi.n	8004f84 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f001 f946 	bl	80061fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004f80:	605a      	str	r2, [r3, #4]
 8004f82:	e008      	b.n	8004f96 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	a7fdabf8 	.word	0xa7fdabf8
 8004fb4:	cccccccd 	.word	0xcccccccd
 8004fb8:	40020010 	.word	0x40020010
 8004fbc:	40020028 	.word	0x40020028
 8004fc0:	40020040 	.word	0x40020040
 8004fc4:	40020058 	.word	0x40020058
 8004fc8:	40020070 	.word	0x40020070
 8004fcc:	40020088 	.word	0x40020088
 8004fd0:	400200a0 	.word	0x400200a0
 8004fd4:	400200b8 	.word	0x400200b8
 8004fd8:	40020410 	.word	0x40020410
 8004fdc:	40020428 	.word	0x40020428
 8004fe0:	40020440 	.word	0x40020440
 8004fe4:	40020458 	.word	0x40020458
 8004fe8:	40020470 	.word	0x40020470
 8004fec:	40020488 	.word	0x40020488
 8004ff0:	400204a0 	.word	0x400204a0
 8004ff4:	400204b8 	.word	0x400204b8
 8004ff8:	58025408 	.word	0x58025408
 8004ffc:	5802541c 	.word	0x5802541c
 8005000:	58025430 	.word	0x58025430
 8005004:	58025444 	.word	0x58025444
 8005008:	58025458 	.word	0x58025458
 800500c:	5802546c 	.word	0x5802546c
 8005010:	58025480 	.word	0x58025480
 8005014:	58025494 	.word	0x58025494

08005018 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b08a      	sub	sp, #40	; 0x28
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005024:	4b67      	ldr	r3, [pc, #412]	; (80051c4 <HAL_DMA_IRQHandler+0x1ac>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a67      	ldr	r2, [pc, #412]	; (80051c8 <HAL_DMA_IRQHandler+0x1b0>)
 800502a:	fba2 2303 	umull	r2, r3, r2, r3
 800502e:	0a9b      	lsrs	r3, r3, #10
 8005030:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005036:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800503c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a5f      	ldr	r2, [pc, #380]	; (80051cc <HAL_DMA_IRQHandler+0x1b4>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d04a      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a5d      	ldr	r2, [pc, #372]	; (80051d0 <HAL_DMA_IRQHandler+0x1b8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d045      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a5c      	ldr	r2, [pc, #368]	; (80051d4 <HAL_DMA_IRQHandler+0x1bc>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d040      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a5a      	ldr	r2, [pc, #360]	; (80051d8 <HAL_DMA_IRQHandler+0x1c0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d03b      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a59      	ldr	r2, [pc, #356]	; (80051dc <HAL_DMA_IRQHandler+0x1c4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d036      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a57      	ldr	r2, [pc, #348]	; (80051e0 <HAL_DMA_IRQHandler+0x1c8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d031      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a56      	ldr	r2, [pc, #344]	; (80051e4 <HAL_DMA_IRQHandler+0x1cc>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d02c      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a54      	ldr	r2, [pc, #336]	; (80051e8 <HAL_DMA_IRQHandler+0x1d0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d027      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a53      	ldr	r2, [pc, #332]	; (80051ec <HAL_DMA_IRQHandler+0x1d4>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d022      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a51      	ldr	r2, [pc, #324]	; (80051f0 <HAL_DMA_IRQHandler+0x1d8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01d      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a50      	ldr	r2, [pc, #320]	; (80051f4 <HAL_DMA_IRQHandler+0x1dc>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d018      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a4e      	ldr	r2, [pc, #312]	; (80051f8 <HAL_DMA_IRQHandler+0x1e0>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d013      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a4d      	ldr	r2, [pc, #308]	; (80051fc <HAL_DMA_IRQHandler+0x1e4>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00e      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a4b      	ldr	r2, [pc, #300]	; (8005200 <HAL_DMA_IRQHandler+0x1e8>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d009      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a4a      	ldr	r2, [pc, #296]	; (8005204 <HAL_DMA_IRQHandler+0x1ec>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d004      	beq.n	80050ea <HAL_DMA_IRQHandler+0xd2>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a48      	ldr	r2, [pc, #288]	; (8005208 <HAL_DMA_IRQHandler+0x1f0>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d101      	bne.n	80050ee <HAL_DMA_IRQHandler+0xd6>
 80050ea:	2301      	movs	r3, #1
 80050ec:	e000      	b.n	80050f0 <HAL_DMA_IRQHandler+0xd8>
 80050ee:	2300      	movs	r3, #0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 842b 	beq.w	800594c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050fa:	f003 031f 	and.w	r3, r3, #31
 80050fe:	2208      	movs	r2, #8
 8005100:	409a      	lsls	r2, r3
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	4013      	ands	r3, r2
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 80a2 	beq.w	8005250 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a2e      	ldr	r2, [pc, #184]	; (80051cc <HAL_DMA_IRQHandler+0x1b4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d04a      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a2d      	ldr	r2, [pc, #180]	; (80051d0 <HAL_DMA_IRQHandler+0x1b8>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d045      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a2b      	ldr	r2, [pc, #172]	; (80051d4 <HAL_DMA_IRQHandler+0x1bc>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d040      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a2a      	ldr	r2, [pc, #168]	; (80051d8 <HAL_DMA_IRQHandler+0x1c0>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d03b      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a28      	ldr	r2, [pc, #160]	; (80051dc <HAL_DMA_IRQHandler+0x1c4>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d036      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a27      	ldr	r2, [pc, #156]	; (80051e0 <HAL_DMA_IRQHandler+0x1c8>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d031      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a25      	ldr	r2, [pc, #148]	; (80051e4 <HAL_DMA_IRQHandler+0x1cc>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d02c      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a24      	ldr	r2, [pc, #144]	; (80051e8 <HAL_DMA_IRQHandler+0x1d0>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d027      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a22      	ldr	r2, [pc, #136]	; (80051ec <HAL_DMA_IRQHandler+0x1d4>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d022      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a21      	ldr	r2, [pc, #132]	; (80051f0 <HAL_DMA_IRQHandler+0x1d8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d01d      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a1f      	ldr	r2, [pc, #124]	; (80051f4 <HAL_DMA_IRQHandler+0x1dc>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d018      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a1e      	ldr	r2, [pc, #120]	; (80051f8 <HAL_DMA_IRQHandler+0x1e0>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d013      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a1c      	ldr	r2, [pc, #112]	; (80051fc <HAL_DMA_IRQHandler+0x1e4>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d00e      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a1b      	ldr	r2, [pc, #108]	; (8005200 <HAL_DMA_IRQHandler+0x1e8>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d009      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a19      	ldr	r2, [pc, #100]	; (8005204 <HAL_DMA_IRQHandler+0x1ec>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d004      	beq.n	80051ac <HAL_DMA_IRQHandler+0x194>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a18      	ldr	r2, [pc, #96]	; (8005208 <HAL_DMA_IRQHandler+0x1f0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d12f      	bne.n	800520c <HAL_DMA_IRQHandler+0x1f4>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0304 	and.w	r3, r3, #4
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	bf14      	ite	ne
 80051ba:	2301      	movne	r3, #1
 80051bc:	2300      	moveq	r3, #0
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	e02e      	b.n	8005220 <HAL_DMA_IRQHandler+0x208>
 80051c2:	bf00      	nop
 80051c4:	24000000 	.word	0x24000000
 80051c8:	1b4e81b5 	.word	0x1b4e81b5
 80051cc:	40020010 	.word	0x40020010
 80051d0:	40020028 	.word	0x40020028
 80051d4:	40020040 	.word	0x40020040
 80051d8:	40020058 	.word	0x40020058
 80051dc:	40020070 	.word	0x40020070
 80051e0:	40020088 	.word	0x40020088
 80051e4:	400200a0 	.word	0x400200a0
 80051e8:	400200b8 	.word	0x400200b8
 80051ec:	40020410 	.word	0x40020410
 80051f0:	40020428 	.word	0x40020428
 80051f4:	40020440 	.word	0x40020440
 80051f8:	40020458 	.word	0x40020458
 80051fc:	40020470 	.word	0x40020470
 8005200:	40020488 	.word	0x40020488
 8005204:	400204a0 	.word	0x400204a0
 8005208:	400204b8 	.word	0x400204b8
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	2b00      	cmp	r3, #0
 8005218:	bf14      	ite	ne
 800521a:	2301      	movne	r3, #1
 800521c:	2300      	moveq	r3, #0
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b00      	cmp	r3, #0
 8005222:	d015      	beq.n	8005250 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 0204 	bic.w	r2, r2, #4
 8005232:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	2208      	movs	r2, #8
 800523e:	409a      	lsls	r2, r3
 8005240:	6a3b      	ldr	r3, [r7, #32]
 8005242:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005248:	f043 0201 	orr.w	r2, r3, #1
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005254:	f003 031f 	and.w	r3, r3, #31
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	fa22 f303 	lsr.w	r3, r2, r3
 800525e:	f003 0301 	and.w	r3, r3, #1
 8005262:	2b00      	cmp	r3, #0
 8005264:	d06e      	beq.n	8005344 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a69      	ldr	r2, [pc, #420]	; (8005410 <HAL_DMA_IRQHandler+0x3f8>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d04a      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a67      	ldr	r2, [pc, #412]	; (8005414 <HAL_DMA_IRQHandler+0x3fc>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d045      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a66      	ldr	r2, [pc, #408]	; (8005418 <HAL_DMA_IRQHandler+0x400>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d040      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a64      	ldr	r2, [pc, #400]	; (800541c <HAL_DMA_IRQHandler+0x404>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d03b      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a63      	ldr	r2, [pc, #396]	; (8005420 <HAL_DMA_IRQHandler+0x408>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d036      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a61      	ldr	r2, [pc, #388]	; (8005424 <HAL_DMA_IRQHandler+0x40c>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d031      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a60      	ldr	r2, [pc, #384]	; (8005428 <HAL_DMA_IRQHandler+0x410>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d02c      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a5e      	ldr	r2, [pc, #376]	; (800542c <HAL_DMA_IRQHandler+0x414>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d027      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a5d      	ldr	r2, [pc, #372]	; (8005430 <HAL_DMA_IRQHandler+0x418>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d022      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a5b      	ldr	r2, [pc, #364]	; (8005434 <HAL_DMA_IRQHandler+0x41c>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d01d      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a5a      	ldr	r2, [pc, #360]	; (8005438 <HAL_DMA_IRQHandler+0x420>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d018      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a58      	ldr	r2, [pc, #352]	; (800543c <HAL_DMA_IRQHandler+0x424>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a57      	ldr	r2, [pc, #348]	; (8005440 <HAL_DMA_IRQHandler+0x428>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00e      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a55      	ldr	r2, [pc, #340]	; (8005444 <HAL_DMA_IRQHandler+0x42c>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d009      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a54      	ldr	r2, [pc, #336]	; (8005448 <HAL_DMA_IRQHandler+0x430>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d004      	beq.n	8005306 <HAL_DMA_IRQHandler+0x2ee>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a52      	ldr	r2, [pc, #328]	; (800544c <HAL_DMA_IRQHandler+0x434>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d10a      	bne.n	800531c <HAL_DMA_IRQHandler+0x304>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	695b      	ldr	r3, [r3, #20]
 800530c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005310:	2b00      	cmp	r3, #0
 8005312:	bf14      	ite	ne
 8005314:	2301      	movne	r3, #1
 8005316:	2300      	moveq	r3, #0
 8005318:	b2db      	uxtb	r3, r3
 800531a:	e003      	b.n	8005324 <HAL_DMA_IRQHandler+0x30c>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2300      	movs	r3, #0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00d      	beq.n	8005344 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532c:	f003 031f 	and.w	r3, r3, #31
 8005330:	2201      	movs	r2, #1
 8005332:	409a      	lsls	r2, r3
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533c:	f043 0202 	orr.w	r2, r3, #2
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005348:	f003 031f 	and.w	r3, r3, #31
 800534c:	2204      	movs	r2, #4
 800534e:	409a      	lsls	r2, r3
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	4013      	ands	r3, r2
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 808f 	beq.w	8005478 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a2c      	ldr	r2, [pc, #176]	; (8005410 <HAL_DMA_IRQHandler+0x3f8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d04a      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a2a      	ldr	r2, [pc, #168]	; (8005414 <HAL_DMA_IRQHandler+0x3fc>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d045      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a29      	ldr	r2, [pc, #164]	; (8005418 <HAL_DMA_IRQHandler+0x400>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d040      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a27      	ldr	r2, [pc, #156]	; (800541c <HAL_DMA_IRQHandler+0x404>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d03b      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a26      	ldr	r2, [pc, #152]	; (8005420 <HAL_DMA_IRQHandler+0x408>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d036      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a24      	ldr	r2, [pc, #144]	; (8005424 <HAL_DMA_IRQHandler+0x40c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d031      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a23      	ldr	r2, [pc, #140]	; (8005428 <HAL_DMA_IRQHandler+0x410>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d02c      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a21      	ldr	r2, [pc, #132]	; (800542c <HAL_DMA_IRQHandler+0x414>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d027      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a20      	ldr	r2, [pc, #128]	; (8005430 <HAL_DMA_IRQHandler+0x418>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d022      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a1e      	ldr	r2, [pc, #120]	; (8005434 <HAL_DMA_IRQHandler+0x41c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01d      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a1d      	ldr	r2, [pc, #116]	; (8005438 <HAL_DMA_IRQHandler+0x420>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d018      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a1b      	ldr	r2, [pc, #108]	; (800543c <HAL_DMA_IRQHandler+0x424>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a1a      	ldr	r2, [pc, #104]	; (8005440 <HAL_DMA_IRQHandler+0x428>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00e      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a18      	ldr	r2, [pc, #96]	; (8005444 <HAL_DMA_IRQHandler+0x42c>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d009      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a17      	ldr	r2, [pc, #92]	; (8005448 <HAL_DMA_IRQHandler+0x430>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d004      	beq.n	80053fa <HAL_DMA_IRQHandler+0x3e2>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a15      	ldr	r2, [pc, #84]	; (800544c <HAL_DMA_IRQHandler+0x434>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d12a      	bne.n	8005450 <HAL_DMA_IRQHandler+0x438>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b00      	cmp	r3, #0
 8005406:	bf14      	ite	ne
 8005408:	2301      	movne	r3, #1
 800540a:	2300      	moveq	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	e023      	b.n	8005458 <HAL_DMA_IRQHandler+0x440>
 8005410:	40020010 	.word	0x40020010
 8005414:	40020028 	.word	0x40020028
 8005418:	40020040 	.word	0x40020040
 800541c:	40020058 	.word	0x40020058
 8005420:	40020070 	.word	0x40020070
 8005424:	40020088 	.word	0x40020088
 8005428:	400200a0 	.word	0x400200a0
 800542c:	400200b8 	.word	0x400200b8
 8005430:	40020410 	.word	0x40020410
 8005434:	40020428 	.word	0x40020428
 8005438:	40020440 	.word	0x40020440
 800543c:	40020458 	.word	0x40020458
 8005440:	40020470 	.word	0x40020470
 8005444:	40020488 	.word	0x40020488
 8005448:	400204a0 	.word	0x400204a0
 800544c:	400204b8 	.word	0x400204b8
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2300      	movs	r3, #0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00d      	beq.n	8005478 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005460:	f003 031f 	and.w	r3, r3, #31
 8005464:	2204      	movs	r2, #4
 8005466:	409a      	lsls	r2, r3
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005470:	f043 0204 	orr.w	r2, r3, #4
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800547c:	f003 031f 	and.w	r3, r3, #31
 8005480:	2210      	movs	r2, #16
 8005482:	409a      	lsls	r2, r3
 8005484:	69bb      	ldr	r3, [r7, #24]
 8005486:	4013      	ands	r3, r2
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 80a6 	beq.w	80055da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a85      	ldr	r2, [pc, #532]	; (80056a8 <HAL_DMA_IRQHandler+0x690>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d04a      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a83      	ldr	r2, [pc, #524]	; (80056ac <HAL_DMA_IRQHandler+0x694>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d045      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a82      	ldr	r2, [pc, #520]	; (80056b0 <HAL_DMA_IRQHandler+0x698>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d040      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a80      	ldr	r2, [pc, #512]	; (80056b4 <HAL_DMA_IRQHandler+0x69c>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d03b      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a7f      	ldr	r2, [pc, #508]	; (80056b8 <HAL_DMA_IRQHandler+0x6a0>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d036      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a7d      	ldr	r2, [pc, #500]	; (80056bc <HAL_DMA_IRQHandler+0x6a4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d031      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a7c      	ldr	r2, [pc, #496]	; (80056c0 <HAL_DMA_IRQHandler+0x6a8>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d02c      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a7a      	ldr	r2, [pc, #488]	; (80056c4 <HAL_DMA_IRQHandler+0x6ac>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d027      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a79      	ldr	r2, [pc, #484]	; (80056c8 <HAL_DMA_IRQHandler+0x6b0>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d022      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a77      	ldr	r2, [pc, #476]	; (80056cc <HAL_DMA_IRQHandler+0x6b4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d01d      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a76      	ldr	r2, [pc, #472]	; (80056d0 <HAL_DMA_IRQHandler+0x6b8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d018      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a74      	ldr	r2, [pc, #464]	; (80056d4 <HAL_DMA_IRQHandler+0x6bc>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d013      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a73      	ldr	r2, [pc, #460]	; (80056d8 <HAL_DMA_IRQHandler+0x6c0>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d00e      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a71      	ldr	r2, [pc, #452]	; (80056dc <HAL_DMA_IRQHandler+0x6c4>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d009      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a70      	ldr	r2, [pc, #448]	; (80056e0 <HAL_DMA_IRQHandler+0x6c8>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d004      	beq.n	800552e <HAL_DMA_IRQHandler+0x516>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a6e      	ldr	r2, [pc, #440]	; (80056e4 <HAL_DMA_IRQHandler+0x6cc>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d10a      	bne.n	8005544 <HAL_DMA_IRQHandler+0x52c>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0308 	and.w	r3, r3, #8
 8005538:	2b00      	cmp	r3, #0
 800553a:	bf14      	ite	ne
 800553c:	2301      	movne	r3, #1
 800553e:	2300      	moveq	r3, #0
 8005540:	b2db      	uxtb	r3, r3
 8005542:	e009      	b.n	8005558 <HAL_DMA_IRQHandler+0x540>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b00      	cmp	r3, #0
 8005550:	bf14      	ite	ne
 8005552:	2301      	movne	r3, #1
 8005554:	2300      	moveq	r3, #0
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d03e      	beq.n	80055da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005560:	f003 031f 	and.w	r3, r3, #31
 8005564:	2210      	movs	r2, #16
 8005566:	409a      	lsls	r2, r3
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d018      	beq.n	80055ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d108      	bne.n	800559a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558c:	2b00      	cmp	r3, #0
 800558e:	d024      	beq.n	80055da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	4798      	blx	r3
 8005598:	e01f      	b.n	80055da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d01b      	beq.n	80055da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	4798      	blx	r3
 80055aa:	e016      	b.n	80055da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d107      	bne.n	80055ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f022 0208 	bic.w	r2, r2, #8
 80055c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d003      	beq.n	80055da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055de:	f003 031f 	and.w	r3, r3, #31
 80055e2:	2220      	movs	r2, #32
 80055e4:	409a      	lsls	r2, r3
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	4013      	ands	r3, r2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 8110 	beq.w	8005810 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a2c      	ldr	r2, [pc, #176]	; (80056a8 <HAL_DMA_IRQHandler+0x690>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d04a      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a2b      	ldr	r2, [pc, #172]	; (80056ac <HAL_DMA_IRQHandler+0x694>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d045      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a29      	ldr	r2, [pc, #164]	; (80056b0 <HAL_DMA_IRQHandler+0x698>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d040      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a28      	ldr	r2, [pc, #160]	; (80056b4 <HAL_DMA_IRQHandler+0x69c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d03b      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a26      	ldr	r2, [pc, #152]	; (80056b8 <HAL_DMA_IRQHandler+0x6a0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d036      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a25      	ldr	r2, [pc, #148]	; (80056bc <HAL_DMA_IRQHandler+0x6a4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d031      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a23      	ldr	r2, [pc, #140]	; (80056c0 <HAL_DMA_IRQHandler+0x6a8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d02c      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a22      	ldr	r2, [pc, #136]	; (80056c4 <HAL_DMA_IRQHandler+0x6ac>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d027      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a20      	ldr	r2, [pc, #128]	; (80056c8 <HAL_DMA_IRQHandler+0x6b0>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d022      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a1f      	ldr	r2, [pc, #124]	; (80056cc <HAL_DMA_IRQHandler+0x6b4>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d01d      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a1d      	ldr	r2, [pc, #116]	; (80056d0 <HAL_DMA_IRQHandler+0x6b8>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d018      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a1c      	ldr	r2, [pc, #112]	; (80056d4 <HAL_DMA_IRQHandler+0x6bc>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d013      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a1a      	ldr	r2, [pc, #104]	; (80056d8 <HAL_DMA_IRQHandler+0x6c0>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d00e      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a19      	ldr	r2, [pc, #100]	; (80056dc <HAL_DMA_IRQHandler+0x6c4>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d009      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a17      	ldr	r2, [pc, #92]	; (80056e0 <HAL_DMA_IRQHandler+0x6c8>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d004      	beq.n	8005690 <HAL_DMA_IRQHandler+0x678>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a16      	ldr	r2, [pc, #88]	; (80056e4 <HAL_DMA_IRQHandler+0x6cc>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d12b      	bne.n	80056e8 <HAL_DMA_IRQHandler+0x6d0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0310 	and.w	r3, r3, #16
 800569a:	2b00      	cmp	r3, #0
 800569c:	bf14      	ite	ne
 800569e:	2301      	movne	r3, #1
 80056a0:	2300      	moveq	r3, #0
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	e02a      	b.n	80056fc <HAL_DMA_IRQHandler+0x6e4>
 80056a6:	bf00      	nop
 80056a8:	40020010 	.word	0x40020010
 80056ac:	40020028 	.word	0x40020028
 80056b0:	40020040 	.word	0x40020040
 80056b4:	40020058 	.word	0x40020058
 80056b8:	40020070 	.word	0x40020070
 80056bc:	40020088 	.word	0x40020088
 80056c0:	400200a0 	.word	0x400200a0
 80056c4:	400200b8 	.word	0x400200b8
 80056c8:	40020410 	.word	0x40020410
 80056cc:	40020428 	.word	0x40020428
 80056d0:	40020440 	.word	0x40020440
 80056d4:	40020458 	.word	0x40020458
 80056d8:	40020470 	.word	0x40020470
 80056dc:	40020488 	.word	0x40020488
 80056e0:	400204a0 	.word	0x400204a0
 80056e4:	400204b8 	.word	0x400204b8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	bf14      	ite	ne
 80056f6:	2301      	movne	r3, #1
 80056f8:	2300      	moveq	r3, #0
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 8087 	beq.w	8005810 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005706:	f003 031f 	and.w	r3, r3, #31
 800570a:	2220      	movs	r2, #32
 800570c:	409a      	lsls	r2, r3
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b04      	cmp	r3, #4
 800571c:	d139      	bne.n	8005792 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0216 	bic.w	r2, r2, #22
 800572c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	695a      	ldr	r2, [r3, #20]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800573c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <HAL_DMA_IRQHandler+0x736>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800574a:	2b00      	cmp	r3, #0
 800574c:	d007      	beq.n	800575e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f022 0208 	bic.w	r2, r2, #8
 800575c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005762:	f003 031f 	and.w	r3, r3, #31
 8005766:	223f      	movs	r2, #63	; 0x3f
 8005768:	409a      	lsls	r2, r3
 800576a:	6a3b      	ldr	r3, [r7, #32]
 800576c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 834a 	beq.w	8005e1c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	4798      	blx	r3
          }
          return;
 8005790:	e344      	b.n	8005e1c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d018      	beq.n	80057d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d108      	bne.n	80057c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d02c      	beq.n	8005810 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	4798      	blx	r3
 80057be:	e027      	b.n	8005810 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d023      	beq.n	8005810 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	4798      	blx	r3
 80057d0:	e01e      	b.n	8005810 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10f      	bne.n	8005800 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 0210 	bic.w	r2, r2, #16
 80057ee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005814:	2b00      	cmp	r3, #0
 8005816:	f000 8306 	beq.w	8005e26 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 8088 	beq.w	8005938 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2204      	movs	r2, #4
 800582c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a7a      	ldr	r2, [pc, #488]	; (8005a20 <HAL_DMA_IRQHandler+0xa08>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d04a      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a79      	ldr	r2, [pc, #484]	; (8005a24 <HAL_DMA_IRQHandler+0xa0c>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d045      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a77      	ldr	r2, [pc, #476]	; (8005a28 <HAL_DMA_IRQHandler+0xa10>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d040      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a76      	ldr	r2, [pc, #472]	; (8005a2c <HAL_DMA_IRQHandler+0xa14>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d03b      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a74      	ldr	r2, [pc, #464]	; (8005a30 <HAL_DMA_IRQHandler+0xa18>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d036      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a73      	ldr	r2, [pc, #460]	; (8005a34 <HAL_DMA_IRQHandler+0xa1c>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d031      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a71      	ldr	r2, [pc, #452]	; (8005a38 <HAL_DMA_IRQHandler+0xa20>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d02c      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a70      	ldr	r2, [pc, #448]	; (8005a3c <HAL_DMA_IRQHandler+0xa24>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d027      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a6e      	ldr	r2, [pc, #440]	; (8005a40 <HAL_DMA_IRQHandler+0xa28>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d022      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a6d      	ldr	r2, [pc, #436]	; (8005a44 <HAL_DMA_IRQHandler+0xa2c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d01d      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a6b      	ldr	r2, [pc, #428]	; (8005a48 <HAL_DMA_IRQHandler+0xa30>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d018      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a6a      	ldr	r2, [pc, #424]	; (8005a4c <HAL_DMA_IRQHandler+0xa34>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d013      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a68      	ldr	r2, [pc, #416]	; (8005a50 <HAL_DMA_IRQHandler+0xa38>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00e      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a67      	ldr	r2, [pc, #412]	; (8005a54 <HAL_DMA_IRQHandler+0xa3c>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d009      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a65      	ldr	r2, [pc, #404]	; (8005a58 <HAL_DMA_IRQHandler+0xa40>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d004      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x8b8>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a64      	ldr	r2, [pc, #400]	; (8005a5c <HAL_DMA_IRQHandler+0xa44>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d108      	bne.n	80058e2 <HAL_DMA_IRQHandler+0x8ca>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f022 0201 	bic.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]
 80058e0:	e007      	b.n	80058f2 <HAL_DMA_IRQHandler+0x8da>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0201 	bic.w	r2, r2, #1
 80058f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	3301      	adds	r3, #1
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d307      	bcc.n	800590e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1f2      	bne.n	80058f2 <HAL_DMA_IRQHandler+0x8da>
 800590c:	e000      	b.n	8005910 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800590e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d004      	beq.n	8005928 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2203      	movs	r2, #3
 8005922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8005926:	e003      	b.n	8005930 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 8272 	beq.w	8005e26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	4798      	blx	r3
 800594a:	e26c      	b.n	8005e26 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a43      	ldr	r2, [pc, #268]	; (8005a60 <HAL_DMA_IRQHandler+0xa48>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d022      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a42      	ldr	r2, [pc, #264]	; (8005a64 <HAL_DMA_IRQHandler+0xa4c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d01d      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a40      	ldr	r2, [pc, #256]	; (8005a68 <HAL_DMA_IRQHandler+0xa50>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d018      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a3f      	ldr	r2, [pc, #252]	; (8005a6c <HAL_DMA_IRQHandler+0xa54>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d013      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a3d      	ldr	r2, [pc, #244]	; (8005a70 <HAL_DMA_IRQHandler+0xa58>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d00e      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a3c      	ldr	r2, [pc, #240]	; (8005a74 <HAL_DMA_IRQHandler+0xa5c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d009      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a3a      	ldr	r2, [pc, #232]	; (8005a78 <HAL_DMA_IRQHandler+0xa60>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d004      	beq.n	800599c <HAL_DMA_IRQHandler+0x984>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a39      	ldr	r2, [pc, #228]	; (8005a7c <HAL_DMA_IRQHandler+0xa64>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d101      	bne.n	80059a0 <HAL_DMA_IRQHandler+0x988>
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <HAL_DMA_IRQHandler+0x98a>
 80059a0:	2300      	movs	r3, #0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 823f 	beq.w	8005e26 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059b4:	f003 031f 	and.w	r3, r3, #31
 80059b8:	2204      	movs	r2, #4
 80059ba:	409a      	lsls	r2, r3
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	4013      	ands	r3, r2
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80cd 	beq.w	8005b60 <HAL_DMA_IRQHandler+0xb48>
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	f003 0304 	and.w	r3, r3, #4
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 80c7 	beq.w	8005b60 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d6:	f003 031f 	and.w	r3, r3, #31
 80059da:	2204      	movs	r2, #4
 80059dc:	409a      	lsls	r2, r3
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d049      	beq.n	8005a80 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d109      	bne.n	8005a0a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 8210 	beq.w	8005e20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a08:	e20a      	b.n	8005e20 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 8206 	beq.w	8005e20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a1c:	e200      	b.n	8005e20 <HAL_DMA_IRQHandler+0xe08>
 8005a1e:	bf00      	nop
 8005a20:	40020010 	.word	0x40020010
 8005a24:	40020028 	.word	0x40020028
 8005a28:	40020040 	.word	0x40020040
 8005a2c:	40020058 	.word	0x40020058
 8005a30:	40020070 	.word	0x40020070
 8005a34:	40020088 	.word	0x40020088
 8005a38:	400200a0 	.word	0x400200a0
 8005a3c:	400200b8 	.word	0x400200b8
 8005a40:	40020410 	.word	0x40020410
 8005a44:	40020428 	.word	0x40020428
 8005a48:	40020440 	.word	0x40020440
 8005a4c:	40020458 	.word	0x40020458
 8005a50:	40020470 	.word	0x40020470
 8005a54:	40020488 	.word	0x40020488
 8005a58:	400204a0 	.word	0x400204a0
 8005a5c:	400204b8 	.word	0x400204b8
 8005a60:	58025408 	.word	0x58025408
 8005a64:	5802541c 	.word	0x5802541c
 8005a68:	58025430 	.word	0x58025430
 8005a6c:	58025444 	.word	0x58025444
 8005a70:	58025458 	.word	0x58025458
 8005a74:	5802546c 	.word	0x5802546c
 8005a78:	58025480 	.word	0x58025480
 8005a7c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d160      	bne.n	8005b4c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a8c      	ldr	r2, [pc, #560]	; (8005cc0 <HAL_DMA_IRQHandler+0xca8>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d04a      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a8a      	ldr	r2, [pc, #552]	; (8005cc4 <HAL_DMA_IRQHandler+0xcac>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d045      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a89      	ldr	r2, [pc, #548]	; (8005cc8 <HAL_DMA_IRQHandler+0xcb0>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d040      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a87      	ldr	r2, [pc, #540]	; (8005ccc <HAL_DMA_IRQHandler+0xcb4>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d03b      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a86      	ldr	r2, [pc, #536]	; (8005cd0 <HAL_DMA_IRQHandler+0xcb8>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d036      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a84      	ldr	r2, [pc, #528]	; (8005cd4 <HAL_DMA_IRQHandler+0xcbc>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d031      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a83      	ldr	r2, [pc, #524]	; (8005cd8 <HAL_DMA_IRQHandler+0xcc0>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d02c      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a81      	ldr	r2, [pc, #516]	; (8005cdc <HAL_DMA_IRQHandler+0xcc4>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d027      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a80      	ldr	r2, [pc, #512]	; (8005ce0 <HAL_DMA_IRQHandler+0xcc8>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d022      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a7e      	ldr	r2, [pc, #504]	; (8005ce4 <HAL_DMA_IRQHandler+0xccc>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d01d      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a7d      	ldr	r2, [pc, #500]	; (8005ce8 <HAL_DMA_IRQHandler+0xcd0>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d018      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a7b      	ldr	r2, [pc, #492]	; (8005cec <HAL_DMA_IRQHandler+0xcd4>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d013      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a7a      	ldr	r2, [pc, #488]	; (8005cf0 <HAL_DMA_IRQHandler+0xcd8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d00e      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a78      	ldr	r2, [pc, #480]	; (8005cf4 <HAL_DMA_IRQHandler+0xcdc>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d009      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a77      	ldr	r2, [pc, #476]	; (8005cf8 <HAL_DMA_IRQHandler+0xce0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d004      	beq.n	8005b2a <HAL_DMA_IRQHandler+0xb12>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a75      	ldr	r2, [pc, #468]	; (8005cfc <HAL_DMA_IRQHandler+0xce4>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d108      	bne.n	8005b3c <HAL_DMA_IRQHandler+0xb24>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 0208 	bic.w	r2, r2, #8
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	e007      	b.n	8005b4c <HAL_DMA_IRQHandler+0xb34>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 0204 	bic.w	r2, r2, #4
 8005b4a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	f000 8165 	beq.w	8005e20 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b5e:	e15f      	b.n	8005e20 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b64:	f003 031f 	and.w	r3, r3, #31
 8005b68:	2202      	movs	r2, #2
 8005b6a:	409a      	lsls	r2, r3
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f000 80c5 	beq.w	8005d00 <HAL_DMA_IRQHandler+0xce8>
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	f003 0302 	and.w	r3, r3, #2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 80bf 	beq.w	8005d00 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b86:	f003 031f 	and.w	r3, r3, #31
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	409a      	lsls	r2, r3
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d018      	beq.n	8005bce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d109      	bne.n	8005bba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 813a 	beq.w	8005e24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bb8:	e134      	b.n	8005e24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 8130 	beq.w	8005e24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bcc:	e12a      	b.n	8005e24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	f003 0320 	and.w	r3, r3, #32
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d168      	bne.n	8005caa <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a38      	ldr	r2, [pc, #224]	; (8005cc0 <HAL_DMA_IRQHandler+0xca8>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d04a      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a37      	ldr	r2, [pc, #220]	; (8005cc4 <HAL_DMA_IRQHandler+0xcac>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d045      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a35      	ldr	r2, [pc, #212]	; (8005cc8 <HAL_DMA_IRQHandler+0xcb0>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d040      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a34      	ldr	r2, [pc, #208]	; (8005ccc <HAL_DMA_IRQHandler+0xcb4>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d03b      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a32      	ldr	r2, [pc, #200]	; (8005cd0 <HAL_DMA_IRQHandler+0xcb8>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d036      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a31      	ldr	r2, [pc, #196]	; (8005cd4 <HAL_DMA_IRQHandler+0xcbc>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d031      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a2f      	ldr	r2, [pc, #188]	; (8005cd8 <HAL_DMA_IRQHandler+0xcc0>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d02c      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a2e      	ldr	r2, [pc, #184]	; (8005cdc <HAL_DMA_IRQHandler+0xcc4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d027      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a2c      	ldr	r2, [pc, #176]	; (8005ce0 <HAL_DMA_IRQHandler+0xcc8>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d022      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a2b      	ldr	r2, [pc, #172]	; (8005ce4 <HAL_DMA_IRQHandler+0xccc>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d01d      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a29      	ldr	r2, [pc, #164]	; (8005ce8 <HAL_DMA_IRQHandler+0xcd0>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d018      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a28      	ldr	r2, [pc, #160]	; (8005cec <HAL_DMA_IRQHandler+0xcd4>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d013      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a26      	ldr	r2, [pc, #152]	; (8005cf0 <HAL_DMA_IRQHandler+0xcd8>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d00e      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a25      	ldr	r2, [pc, #148]	; (8005cf4 <HAL_DMA_IRQHandler+0xcdc>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d009      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a23      	ldr	r2, [pc, #140]	; (8005cf8 <HAL_DMA_IRQHandler+0xce0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d004      	beq.n	8005c78 <HAL_DMA_IRQHandler+0xc60>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a22      	ldr	r2, [pc, #136]	; (8005cfc <HAL_DMA_IRQHandler+0xce4>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d108      	bne.n	8005c8a <HAL_DMA_IRQHandler+0xc72>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0214 	bic.w	r2, r2, #20
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	e007      	b.n	8005c9a <HAL_DMA_IRQHandler+0xc82>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f022 020a 	bic.w	r2, r2, #10
 8005c98:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f000 80b8 	beq.w	8005e24 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005cbc:	e0b2      	b.n	8005e24 <HAL_DMA_IRQHandler+0xe0c>
 8005cbe:	bf00      	nop
 8005cc0:	40020010 	.word	0x40020010
 8005cc4:	40020028 	.word	0x40020028
 8005cc8:	40020040 	.word	0x40020040
 8005ccc:	40020058 	.word	0x40020058
 8005cd0:	40020070 	.word	0x40020070
 8005cd4:	40020088 	.word	0x40020088
 8005cd8:	400200a0 	.word	0x400200a0
 8005cdc:	400200b8 	.word	0x400200b8
 8005ce0:	40020410 	.word	0x40020410
 8005ce4:	40020428 	.word	0x40020428
 8005ce8:	40020440 	.word	0x40020440
 8005cec:	40020458 	.word	0x40020458
 8005cf0:	40020470 	.word	0x40020470
 8005cf4:	40020488 	.word	0x40020488
 8005cf8:	400204a0 	.word	0x400204a0
 8005cfc:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d04:	f003 031f 	and.w	r3, r3, #31
 8005d08:	2208      	movs	r2, #8
 8005d0a:	409a      	lsls	r2, r3
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	4013      	ands	r3, r2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	f000 8088 	beq.w	8005e26 <HAL_DMA_IRQHandler+0xe0e>
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f003 0308 	and.w	r3, r3, #8
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 8082 	beq.w	8005e26 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a41      	ldr	r2, [pc, #260]	; (8005e2c <HAL_DMA_IRQHandler+0xe14>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d04a      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a3f      	ldr	r2, [pc, #252]	; (8005e30 <HAL_DMA_IRQHandler+0xe18>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d045      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a3e      	ldr	r2, [pc, #248]	; (8005e34 <HAL_DMA_IRQHandler+0xe1c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d040      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a3c      	ldr	r2, [pc, #240]	; (8005e38 <HAL_DMA_IRQHandler+0xe20>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d03b      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a3b      	ldr	r2, [pc, #236]	; (8005e3c <HAL_DMA_IRQHandler+0xe24>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d036      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a39      	ldr	r2, [pc, #228]	; (8005e40 <HAL_DMA_IRQHandler+0xe28>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d031      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a38      	ldr	r2, [pc, #224]	; (8005e44 <HAL_DMA_IRQHandler+0xe2c>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d02c      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a36      	ldr	r2, [pc, #216]	; (8005e48 <HAL_DMA_IRQHandler+0xe30>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d027      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a35      	ldr	r2, [pc, #212]	; (8005e4c <HAL_DMA_IRQHandler+0xe34>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d022      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a33      	ldr	r2, [pc, #204]	; (8005e50 <HAL_DMA_IRQHandler+0xe38>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d01d      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a32      	ldr	r2, [pc, #200]	; (8005e54 <HAL_DMA_IRQHandler+0xe3c>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d018      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a30      	ldr	r2, [pc, #192]	; (8005e58 <HAL_DMA_IRQHandler+0xe40>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d013      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a2f      	ldr	r2, [pc, #188]	; (8005e5c <HAL_DMA_IRQHandler+0xe44>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d00e      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a2d      	ldr	r2, [pc, #180]	; (8005e60 <HAL_DMA_IRQHandler+0xe48>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d009      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a2c      	ldr	r2, [pc, #176]	; (8005e64 <HAL_DMA_IRQHandler+0xe4c>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d004      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xdaa>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a2a      	ldr	r2, [pc, #168]	; (8005e68 <HAL_DMA_IRQHandler+0xe50>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d108      	bne.n	8005dd4 <HAL_DMA_IRQHandler+0xdbc>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f022 021c 	bic.w	r2, r2, #28
 8005dd0:	601a      	str	r2, [r3, #0]
 8005dd2:	e007      	b.n	8005de4 <HAL_DMA_IRQHandler+0xdcc>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 020e 	bic.w	r2, r2, #14
 8005de2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005de8:	f003 031f 	and.w	r3, r3, #31
 8005dec:	2201      	movs	r2, #1
 8005dee:	409a      	lsls	r2, r3
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d009      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	4798      	blx	r3
 8005e1a:	e004      	b.n	8005e26 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005e1c:	bf00      	nop
 8005e1e:	e002      	b.n	8005e26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e20:	bf00      	nop
 8005e22:	e000      	b.n	8005e26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e24:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005e26:	3728      	adds	r7, #40	; 0x28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40020010 	.word	0x40020010
 8005e30:	40020028 	.word	0x40020028
 8005e34:	40020040 	.word	0x40020040
 8005e38:	40020058 	.word	0x40020058
 8005e3c:	40020070 	.word	0x40020070
 8005e40:	40020088 	.word	0x40020088
 8005e44:	400200a0 	.word	0x400200a0
 8005e48:	400200b8 	.word	0x400200b8
 8005e4c:	40020410 	.word	0x40020410
 8005e50:	40020428 	.word	0x40020428
 8005e54:	40020440 	.word	0x40020440
 8005e58:	40020458 	.word	0x40020458
 8005e5c:	40020470 	.word	0x40020470
 8005e60:	40020488 	.word	0x40020488
 8005e64:	400204a0 	.word	0x400204a0
 8005e68:	400204b8 	.word	0x400204b8

08005e6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a42      	ldr	r2, [pc, #264]	; (8005f84 <DMA_CalcBaseAndBitshift+0x118>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d04a      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a41      	ldr	r2, [pc, #260]	; (8005f88 <DMA_CalcBaseAndBitshift+0x11c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d045      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a3f      	ldr	r2, [pc, #252]	; (8005f8c <DMA_CalcBaseAndBitshift+0x120>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d040      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a3e      	ldr	r2, [pc, #248]	; (8005f90 <DMA_CalcBaseAndBitshift+0x124>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d03b      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a3c      	ldr	r2, [pc, #240]	; (8005f94 <DMA_CalcBaseAndBitshift+0x128>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d036      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a3b      	ldr	r2, [pc, #236]	; (8005f98 <DMA_CalcBaseAndBitshift+0x12c>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d031      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a39      	ldr	r2, [pc, #228]	; (8005f9c <DMA_CalcBaseAndBitshift+0x130>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d02c      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a38      	ldr	r2, [pc, #224]	; (8005fa0 <DMA_CalcBaseAndBitshift+0x134>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d027      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a36      	ldr	r2, [pc, #216]	; (8005fa4 <DMA_CalcBaseAndBitshift+0x138>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d022      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a35      	ldr	r2, [pc, #212]	; (8005fa8 <DMA_CalcBaseAndBitshift+0x13c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d01d      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a33      	ldr	r2, [pc, #204]	; (8005fac <DMA_CalcBaseAndBitshift+0x140>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d018      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a32      	ldr	r2, [pc, #200]	; (8005fb0 <DMA_CalcBaseAndBitshift+0x144>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d013      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a30      	ldr	r2, [pc, #192]	; (8005fb4 <DMA_CalcBaseAndBitshift+0x148>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d00e      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a2f      	ldr	r2, [pc, #188]	; (8005fb8 <DMA_CalcBaseAndBitshift+0x14c>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d009      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a2d      	ldr	r2, [pc, #180]	; (8005fbc <DMA_CalcBaseAndBitshift+0x150>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d004      	beq.n	8005f14 <DMA_CalcBaseAndBitshift+0xa8>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a2c      	ldr	r2, [pc, #176]	; (8005fc0 <DMA_CalcBaseAndBitshift+0x154>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d101      	bne.n	8005f18 <DMA_CalcBaseAndBitshift+0xac>
 8005f14:	2301      	movs	r3, #1
 8005f16:	e000      	b.n	8005f1a <DMA_CalcBaseAndBitshift+0xae>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d024      	beq.n	8005f68 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	3b10      	subs	r3, #16
 8005f26:	4a27      	ldr	r2, [pc, #156]	; (8005fc4 <DMA_CalcBaseAndBitshift+0x158>)
 8005f28:	fba2 2303 	umull	r2, r3, r2, r3
 8005f2c:	091b      	lsrs	r3, r3, #4
 8005f2e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	4a24      	ldr	r2, [pc, #144]	; (8005fc8 <DMA_CalcBaseAndBitshift+0x15c>)
 8005f38:	5cd3      	ldrb	r3, [r2, r3]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b03      	cmp	r3, #3
 8005f44:	d908      	bls.n	8005f58 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	4b1f      	ldr	r3, [pc, #124]	; (8005fcc <DMA_CalcBaseAndBitshift+0x160>)
 8005f4e:	4013      	ands	r3, r2
 8005f50:	1d1a      	adds	r2, r3, #4
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	659a      	str	r2, [r3, #88]	; 0x58
 8005f56:	e00d      	b.n	8005f74 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	4b1b      	ldr	r3, [pc, #108]	; (8005fcc <DMA_CalcBaseAndBitshift+0x160>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6593      	str	r3, [r2, #88]	; 0x58
 8005f66:	e005      	b.n	8005f74 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	40020010 	.word	0x40020010
 8005f88:	40020028 	.word	0x40020028
 8005f8c:	40020040 	.word	0x40020040
 8005f90:	40020058 	.word	0x40020058
 8005f94:	40020070 	.word	0x40020070
 8005f98:	40020088 	.word	0x40020088
 8005f9c:	400200a0 	.word	0x400200a0
 8005fa0:	400200b8 	.word	0x400200b8
 8005fa4:	40020410 	.word	0x40020410
 8005fa8:	40020428 	.word	0x40020428
 8005fac:	40020440 	.word	0x40020440
 8005fb0:	40020458 	.word	0x40020458
 8005fb4:	40020470 	.word	0x40020470
 8005fb8:	40020488 	.word	0x40020488
 8005fbc:	400204a0 	.word	0x400204a0
 8005fc0:	400204b8 	.word	0x400204b8
 8005fc4:	aaaaaaab 	.word	0xaaaaaaab
 8005fc8:	0800ecb0 	.word	0x0800ecb0
 8005fcc:	fffffc00 	.word	0xfffffc00

08005fd0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d120      	bne.n	8006026 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d858      	bhi.n	800609e <DMA_CheckFifoParam+0xce>
 8005fec:	a201      	add	r2, pc, #4	; (adr r2, 8005ff4 <DMA_CheckFifoParam+0x24>)
 8005fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff2:	bf00      	nop
 8005ff4:	08006005 	.word	0x08006005
 8005ff8:	08006017 	.word	0x08006017
 8005ffc:	08006005 	.word	0x08006005
 8006000:	0800609f 	.word	0x0800609f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d048      	beq.n	80060a2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006014:	e045      	b.n	80060a2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800601a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800601e:	d142      	bne.n	80060a6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006024:	e03f      	b.n	80060a6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800602e:	d123      	bne.n	8006078 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006034:	2b03      	cmp	r3, #3
 8006036:	d838      	bhi.n	80060aa <DMA_CheckFifoParam+0xda>
 8006038:	a201      	add	r2, pc, #4	; (adr r2, 8006040 <DMA_CheckFifoParam+0x70>)
 800603a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603e:	bf00      	nop
 8006040:	08006051 	.word	0x08006051
 8006044:	08006057 	.word	0x08006057
 8006048:	08006051 	.word	0x08006051
 800604c:	08006069 	.word	0x08006069
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	73fb      	strb	r3, [r7, #15]
        break;
 8006054:	e030      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d025      	beq.n	80060ae <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006066:	e022      	b.n	80060ae <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800606c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006070:	d11f      	bne.n	80060b2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006076:	e01c      	b.n	80060b2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607c:	2b02      	cmp	r3, #2
 800607e:	d902      	bls.n	8006086 <DMA_CheckFifoParam+0xb6>
 8006080:	2b03      	cmp	r3, #3
 8006082:	d003      	beq.n	800608c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006084:	e018      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	73fb      	strb	r3, [r7, #15]
        break;
 800608a:	e015      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00e      	beq.n	80060b6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	73fb      	strb	r3, [r7, #15]
    break;
 800609c:	e00b      	b.n	80060b6 <DMA_CheckFifoParam+0xe6>
        break;
 800609e:	bf00      	nop
 80060a0:	e00a      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        break;
 80060a2:	bf00      	nop
 80060a4:	e008      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        break;
 80060a6:	bf00      	nop
 80060a8:	e006      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        break;
 80060aa:	bf00      	nop
 80060ac:	e004      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        break;
 80060ae:	bf00      	nop
 80060b0:	e002      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
        break;
 80060b2:	bf00      	nop
 80060b4:	e000      	b.n	80060b8 <DMA_CheckFifoParam+0xe8>
    break;
 80060b6:	bf00      	nop
    }
  }

  return status;
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop

080060c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a38      	ldr	r2, [pc, #224]	; (80061bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d022      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a36      	ldr	r2, [pc, #216]	; (80061c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d01d      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a35      	ldr	r2, [pc, #212]	; (80061c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d018      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a33      	ldr	r2, [pc, #204]	; (80061c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d013      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a32      	ldr	r2, [pc, #200]	; (80061cc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d00e      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a30      	ldr	r2, [pc, #192]	; (80061d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d009      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a2f      	ldr	r2, [pc, #188]	; (80061d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d004      	beq.n	8006126 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a2d      	ldr	r2, [pc, #180]	; (80061d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d101      	bne.n	800612a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006126:	2301      	movs	r3, #1
 8006128:	e000      	b.n	800612c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800612a:	2300      	movs	r3, #0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d01a      	beq.n	8006166 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	b2db      	uxtb	r3, r3
 8006136:	3b08      	subs	r3, #8
 8006138:	4a28      	ldr	r2, [pc, #160]	; (80061dc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800613a:	fba2 2303 	umull	r2, r3, r2, r3
 800613e:	091b      	lsrs	r3, r3, #4
 8006140:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	4b26      	ldr	r3, [pc, #152]	; (80061e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006146:	4413      	add	r3, r2
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	461a      	mov	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a24      	ldr	r2, [pc, #144]	; (80061e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006154:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f003 031f 	and.w	r3, r3, #31
 800615c:	2201      	movs	r2, #1
 800615e:	409a      	lsls	r2, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006164:	e024      	b.n	80061b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	3b10      	subs	r3, #16
 800616e:	4a1e      	ldr	r2, [pc, #120]	; (80061e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006170:	fba2 2303 	umull	r2, r3, r2, r3
 8006174:	091b      	lsrs	r3, r3, #4
 8006176:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	4a1c      	ldr	r2, [pc, #112]	; (80061ec <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d806      	bhi.n	800618e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	4a1b      	ldr	r2, [pc, #108]	; (80061f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d902      	bls.n	800618e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	3308      	adds	r3, #8
 800618c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	4b18      	ldr	r3, [pc, #96]	; (80061f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006192:	4413      	add	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	461a      	mov	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a16      	ldr	r2, [pc, #88]	; (80061f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80061a0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f003 031f 	and.w	r3, r3, #31
 80061a8:	2201      	movs	r2, #1
 80061aa:	409a      	lsls	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	669a      	str	r2, [r3, #104]	; 0x68
}
 80061b0:	bf00      	nop
 80061b2:	3714      	adds	r7, #20
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr
 80061bc:	58025408 	.word	0x58025408
 80061c0:	5802541c 	.word	0x5802541c
 80061c4:	58025430 	.word	0x58025430
 80061c8:	58025444 	.word	0x58025444
 80061cc:	58025458 	.word	0x58025458
 80061d0:	5802546c 	.word	0x5802546c
 80061d4:	58025480 	.word	0x58025480
 80061d8:	58025494 	.word	0x58025494
 80061dc:	cccccccd 	.word	0xcccccccd
 80061e0:	16009600 	.word	0x16009600
 80061e4:	58025880 	.word	0x58025880
 80061e8:	aaaaaaab 	.word	0xaaaaaaab
 80061ec:	400204b8 	.word	0x400204b8
 80061f0:	4002040f 	.word	0x4002040f
 80061f4:	10008200 	.word	0x10008200
 80061f8:	40020880 	.word	0x40020880

080061fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	b2db      	uxtb	r3, r3
 800620a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d04a      	beq.n	80062a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b08      	cmp	r3, #8
 8006216:	d847      	bhi.n	80062a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a25      	ldr	r2, [pc, #148]	; (80062b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d022      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a24      	ldr	r2, [pc, #144]	; (80062b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d01d      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a22      	ldr	r2, [pc, #136]	; (80062bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d018      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a21      	ldr	r2, [pc, #132]	; (80062c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d013      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a1f      	ldr	r2, [pc, #124]	; (80062c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00e      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a1e      	ldr	r2, [pc, #120]	; (80062c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d009      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a1c      	ldr	r2, [pc, #112]	; (80062cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d004      	beq.n	8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a1b      	ldr	r2, [pc, #108]	; (80062d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d101      	bne.n	800626c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006268:	2301      	movs	r3, #1
 800626a:	e000      	b.n	800626e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800626c:	2300      	movs	r3, #0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00a      	beq.n	8006288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	4b17      	ldr	r3, [pc, #92]	; (80062d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	461a      	mov	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a15      	ldr	r2, [pc, #84]	; (80062d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006284:	671a      	str	r2, [r3, #112]	; 0x70
 8006286:	e009      	b.n	800629c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4b14      	ldr	r3, [pc, #80]	; (80062dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800628c:	4413      	add	r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	461a      	mov	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a11      	ldr	r2, [pc, #68]	; (80062e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800629a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	3b01      	subs	r3, #1
 80062a0:	2201      	movs	r2, #1
 80062a2:	409a      	lsls	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80062a8:	bf00      	nop
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	58025408 	.word	0x58025408
 80062b8:	5802541c 	.word	0x5802541c
 80062bc:	58025430 	.word	0x58025430
 80062c0:	58025444 	.word	0x58025444
 80062c4:	58025458 	.word	0x58025458
 80062c8:	5802546c 	.word	0x5802546c
 80062cc:	58025480 	.word	0x58025480
 80062d0:	58025494 	.word	0x58025494
 80062d4:	1600963f 	.word	0x1600963f
 80062d8:	58025940 	.word	0x58025940
 80062dc:	1000823f 	.word	0x1000823f
 80062e0:	40020940 	.word	0x40020940

080062e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b089      	sub	sp, #36	; 0x24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80062f2:	4b86      	ldr	r3, [pc, #536]	; (800650c <HAL_GPIO_Init+0x228>)
 80062f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80062f6:	e18c      	b.n	8006612 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	2101      	movs	r1, #1
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	fa01 f303 	lsl.w	r3, r1, r3
 8006304:	4013      	ands	r3, r2
 8006306:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 817e 	beq.w	800660c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f003 0303 	and.w	r3, r3, #3
 8006318:	2b01      	cmp	r3, #1
 800631a:	d005      	beq.n	8006328 <HAL_GPIO_Init+0x44>
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f003 0303 	and.w	r3, r3, #3
 8006324:	2b02      	cmp	r3, #2
 8006326:	d130      	bne.n	800638a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	005b      	lsls	r3, r3, #1
 8006332:	2203      	movs	r2, #3
 8006334:	fa02 f303 	lsl.w	r3, r2, r3
 8006338:	43db      	mvns	r3, r3
 800633a:	69ba      	ldr	r2, [r7, #24]
 800633c:	4013      	ands	r3, r2
 800633e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	005b      	lsls	r3, r3, #1
 8006348:	fa02 f303 	lsl.w	r3, r2, r3
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	4313      	orrs	r3, r2
 8006350:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	69ba      	ldr	r2, [r7, #24]
 8006356:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800635e:	2201      	movs	r2, #1
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	fa02 f303 	lsl.w	r3, r2, r3
 8006366:	43db      	mvns	r3, r3
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	4013      	ands	r3, r2
 800636c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	091b      	lsrs	r3, r3, #4
 8006374:	f003 0201 	and.w	r2, r3, #1
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	4313      	orrs	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	f003 0303 	and.w	r3, r3, #3
 8006392:	2b03      	cmp	r3, #3
 8006394:	d017      	beq.n	80063c6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	2203      	movs	r2, #3
 80063a2:	fa02 f303 	lsl.w	r3, r2, r3
 80063a6:	43db      	mvns	r3, r3
 80063a8:	69ba      	ldr	r2, [r7, #24]
 80063aa:	4013      	ands	r3, r2
 80063ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	005b      	lsls	r3, r3, #1
 80063b6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ba:	69ba      	ldr	r2, [r7, #24]
 80063bc:	4313      	orrs	r3, r2
 80063be:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	69ba      	ldr	r2, [r7, #24]
 80063c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f003 0303 	and.w	r3, r3, #3
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d123      	bne.n	800641a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	08da      	lsrs	r2, r3, #3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	3208      	adds	r2, #8
 80063da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	f003 0307 	and.w	r3, r3, #7
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	220f      	movs	r2, #15
 80063ea:	fa02 f303 	lsl.w	r3, r2, r3
 80063ee:	43db      	mvns	r3, r3
 80063f0:	69ba      	ldr	r2, [r7, #24]
 80063f2:	4013      	ands	r3, r2
 80063f4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	691a      	ldr	r2, [r3, #16]
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	f003 0307 	and.w	r3, r3, #7
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	4313      	orrs	r3, r2
 800640a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	08da      	lsrs	r2, r3, #3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3208      	adds	r2, #8
 8006414:	69b9      	ldr	r1, [r7, #24]
 8006416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	005b      	lsls	r3, r3, #1
 8006424:	2203      	movs	r2, #3
 8006426:	fa02 f303 	lsl.w	r3, r2, r3
 800642a:	43db      	mvns	r3, r3
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	4013      	ands	r3, r2
 8006430:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f003 0203 	and.w	r2, r3, #3
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	005b      	lsls	r3, r3, #1
 800643e:	fa02 f303 	lsl.w	r3, r2, r3
 8006442:	69ba      	ldr	r2, [r7, #24]
 8006444:	4313      	orrs	r3, r2
 8006446:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	69ba      	ldr	r2, [r7, #24]
 800644c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 80d8 	beq.w	800660c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800645c:	4b2c      	ldr	r3, [pc, #176]	; (8006510 <HAL_GPIO_Init+0x22c>)
 800645e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006462:	4a2b      	ldr	r2, [pc, #172]	; (8006510 <HAL_GPIO_Init+0x22c>)
 8006464:	f043 0302 	orr.w	r3, r3, #2
 8006468:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800646c:	4b28      	ldr	r3, [pc, #160]	; (8006510 <HAL_GPIO_Init+0x22c>)
 800646e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800647a:	4a26      	ldr	r2, [pc, #152]	; (8006514 <HAL_GPIO_Init+0x230>)
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	089b      	lsrs	r3, r3, #2
 8006480:	3302      	adds	r3, #2
 8006482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006486:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	f003 0303 	and.w	r3, r3, #3
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	220f      	movs	r2, #15
 8006492:	fa02 f303 	lsl.w	r3, r2, r3
 8006496:	43db      	mvns	r3, r3
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	4013      	ands	r3, r2
 800649c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a1d      	ldr	r2, [pc, #116]	; (8006518 <HAL_GPIO_Init+0x234>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d04a      	beq.n	800653c <HAL_GPIO_Init+0x258>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a1c      	ldr	r2, [pc, #112]	; (800651c <HAL_GPIO_Init+0x238>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d02b      	beq.n	8006506 <HAL_GPIO_Init+0x222>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a1b      	ldr	r2, [pc, #108]	; (8006520 <HAL_GPIO_Init+0x23c>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d025      	beq.n	8006502 <HAL_GPIO_Init+0x21e>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a1a      	ldr	r2, [pc, #104]	; (8006524 <HAL_GPIO_Init+0x240>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d01f      	beq.n	80064fe <HAL_GPIO_Init+0x21a>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a19      	ldr	r2, [pc, #100]	; (8006528 <HAL_GPIO_Init+0x244>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d019      	beq.n	80064fa <HAL_GPIO_Init+0x216>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a18      	ldr	r2, [pc, #96]	; (800652c <HAL_GPIO_Init+0x248>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d013      	beq.n	80064f6 <HAL_GPIO_Init+0x212>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a17      	ldr	r2, [pc, #92]	; (8006530 <HAL_GPIO_Init+0x24c>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d00d      	beq.n	80064f2 <HAL_GPIO_Init+0x20e>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a16      	ldr	r2, [pc, #88]	; (8006534 <HAL_GPIO_Init+0x250>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d007      	beq.n	80064ee <HAL_GPIO_Init+0x20a>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a15      	ldr	r2, [pc, #84]	; (8006538 <HAL_GPIO_Init+0x254>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d101      	bne.n	80064ea <HAL_GPIO_Init+0x206>
 80064e6:	2309      	movs	r3, #9
 80064e8:	e029      	b.n	800653e <HAL_GPIO_Init+0x25a>
 80064ea:	230a      	movs	r3, #10
 80064ec:	e027      	b.n	800653e <HAL_GPIO_Init+0x25a>
 80064ee:	2307      	movs	r3, #7
 80064f0:	e025      	b.n	800653e <HAL_GPIO_Init+0x25a>
 80064f2:	2306      	movs	r3, #6
 80064f4:	e023      	b.n	800653e <HAL_GPIO_Init+0x25a>
 80064f6:	2305      	movs	r3, #5
 80064f8:	e021      	b.n	800653e <HAL_GPIO_Init+0x25a>
 80064fa:	2304      	movs	r3, #4
 80064fc:	e01f      	b.n	800653e <HAL_GPIO_Init+0x25a>
 80064fe:	2303      	movs	r3, #3
 8006500:	e01d      	b.n	800653e <HAL_GPIO_Init+0x25a>
 8006502:	2302      	movs	r3, #2
 8006504:	e01b      	b.n	800653e <HAL_GPIO_Init+0x25a>
 8006506:	2301      	movs	r3, #1
 8006508:	e019      	b.n	800653e <HAL_GPIO_Init+0x25a>
 800650a:	bf00      	nop
 800650c:	58000080 	.word	0x58000080
 8006510:	58024400 	.word	0x58024400
 8006514:	58000400 	.word	0x58000400
 8006518:	58020000 	.word	0x58020000
 800651c:	58020400 	.word	0x58020400
 8006520:	58020800 	.word	0x58020800
 8006524:	58020c00 	.word	0x58020c00
 8006528:	58021000 	.word	0x58021000
 800652c:	58021400 	.word	0x58021400
 8006530:	58021800 	.word	0x58021800
 8006534:	58021c00 	.word	0x58021c00
 8006538:	58022400 	.word	0x58022400
 800653c:	2300      	movs	r3, #0
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	f002 0203 	and.w	r2, r2, #3
 8006544:	0092      	lsls	r2, r2, #2
 8006546:	4093      	lsls	r3, r2
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	4313      	orrs	r3, r2
 800654c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800654e:	4938      	ldr	r1, [pc, #224]	; (8006630 <HAL_GPIO_Init+0x34c>)
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	089b      	lsrs	r3, r3, #2
 8006554:	3302      	adds	r3, #2
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800655c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	43db      	mvns	r3, r3
 8006568:	69ba      	ldr	r2, [r7, #24]
 800656a:	4013      	ands	r3, r2
 800656c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800657a:	69ba      	ldr	r2, [r7, #24]
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	4313      	orrs	r3, r2
 8006580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006582:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800658a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	43db      	mvns	r3, r3
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	4013      	ands	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80065b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	43db      	mvns	r3, r3
 80065c2:	69ba      	ldr	r2, [r7, #24]
 80065c4:	4013      	ands	r3, r2
 80065c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	43db      	mvns	r3, r3
 80065ec:	69ba      	ldr	r2, [r7, #24]
 80065ee:	4013      	ands	r3, r2
 80065f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d003      	beq.n	8006606 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80065fe:	69ba      	ldr	r2, [r7, #24]
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	4313      	orrs	r3, r2
 8006604:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800660c:	69fb      	ldr	r3, [r7, #28]
 800660e:	3301      	adds	r3, #1
 8006610:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	fa22 f303 	lsr.w	r3, r2, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	f47f ae6b 	bne.w	80062f8 <HAL_GPIO_Init+0x14>
  }
}
 8006622:	bf00      	nop
 8006624:	bf00      	nop
 8006626:	3724      	adds	r7, #36	; 0x24
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr
 8006630:	58000400 	.word	0x58000400

08006634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	460b      	mov	r3, r1
 800663e:	807b      	strh	r3, [r7, #2]
 8006640:	4613      	mov	r3, r2
 8006642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006644:	787b      	ldrb	r3, [r7, #1]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800664a:	887a      	ldrh	r2, [r7, #2]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006650:	e003      	b.n	800665a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006652:	887b      	ldrh	r3, [r7, #2]
 8006654:	041a      	lsls	r2, r3, #16
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	619a      	str	r2, [r3, #24]
}
 800665a:	bf00      	nop
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006670:	4b19      	ldr	r3, [pc, #100]	; (80066d8 <HAL_PWREx_ConfigSupply+0x70>)
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f003 0304 	and.w	r3, r3, #4
 8006678:	2b04      	cmp	r3, #4
 800667a:	d00a      	beq.n	8006692 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800667c:	4b16      	ldr	r3, [pc, #88]	; (80066d8 <HAL_PWREx_ConfigSupply+0x70>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f003 0307 	and.w	r3, r3, #7
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	429a      	cmp	r2, r3
 8006688:	d001      	beq.n	800668e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e01f      	b.n	80066ce <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	e01d      	b.n	80066ce <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006692:	4b11      	ldr	r3, [pc, #68]	; (80066d8 <HAL_PWREx_ConfigSupply+0x70>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f023 0207 	bic.w	r2, r3, #7
 800669a:	490f      	ldr	r1, [pc, #60]	; (80066d8 <HAL_PWREx_ConfigSupply+0x70>)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4313      	orrs	r3, r2
 80066a0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80066a2:	f7fc fa09 	bl	8002ab8 <HAL_GetTick>
 80066a6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80066a8:	e009      	b.n	80066be <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80066aa:	f7fc fa05 	bl	8002ab8 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066b8:	d901      	bls.n	80066be <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e007      	b.n	80066ce <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80066be:	4b06      	ldr	r3, [pc, #24]	; (80066d8 <HAL_PWREx_ConfigSupply+0x70>)
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066ca:	d1ee      	bne.n	80066aa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	58024800 	.word	0x58024800

080066dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b08c      	sub	sp, #48	; 0x30
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e397      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f000 8087 	beq.w	800680a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066fc:	4b9e      	ldr	r3, [pc, #632]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006704:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006706:	4b9c      	ldr	r3, [pc, #624]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800670c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670e:	2b10      	cmp	r3, #16
 8006710:	d007      	beq.n	8006722 <HAL_RCC_OscConfig+0x46>
 8006712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006714:	2b18      	cmp	r3, #24
 8006716:	d110      	bne.n	800673a <HAL_RCC_OscConfig+0x5e>
 8006718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671a:	f003 0303 	and.w	r3, r3, #3
 800671e:	2b02      	cmp	r3, #2
 8006720:	d10b      	bne.n	800673a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006722:	4b95      	ldr	r3, [pc, #596]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d06c      	beq.n	8006808 <HAL_RCC_OscConfig+0x12c>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d168      	bne.n	8006808 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e371      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006742:	d106      	bne.n	8006752 <HAL_RCC_OscConfig+0x76>
 8006744:	4b8c      	ldr	r3, [pc, #560]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a8b      	ldr	r2, [pc, #556]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800674a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800674e:	6013      	str	r3, [r2, #0]
 8006750:	e02e      	b.n	80067b0 <HAL_RCC_OscConfig+0xd4>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10c      	bne.n	8006774 <HAL_RCC_OscConfig+0x98>
 800675a:	4b87      	ldr	r3, [pc, #540]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a86      	ldr	r2, [pc, #536]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006760:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006764:	6013      	str	r3, [r2, #0]
 8006766:	4b84      	ldr	r3, [pc, #528]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a83      	ldr	r2, [pc, #524]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800676c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	e01d      	b.n	80067b0 <HAL_RCC_OscConfig+0xd4>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800677c:	d10c      	bne.n	8006798 <HAL_RCC_OscConfig+0xbc>
 800677e:	4b7e      	ldr	r3, [pc, #504]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a7d      	ldr	r2, [pc, #500]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006784:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006788:	6013      	str	r3, [r2, #0]
 800678a:	4b7b      	ldr	r3, [pc, #492]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a7a      	ldr	r2, [pc, #488]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006794:	6013      	str	r3, [r2, #0]
 8006796:	e00b      	b.n	80067b0 <HAL_RCC_OscConfig+0xd4>
 8006798:	4b77      	ldr	r3, [pc, #476]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a76      	ldr	r2, [pc, #472]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800679e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	4b74      	ldr	r3, [pc, #464]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a73      	ldr	r2, [pc, #460]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80067aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d013      	beq.n	80067e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b8:	f7fc f97e 	bl	8002ab8 <HAL_GetTick>
 80067bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80067be:	e008      	b.n	80067d2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067c0:	f7fc f97a 	bl	8002ab8 <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	2b64      	cmp	r3, #100	; 0x64
 80067cc:	d901      	bls.n	80067d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e325      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80067d2:	4b69      	ldr	r3, [pc, #420]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d0f0      	beq.n	80067c0 <HAL_RCC_OscConfig+0xe4>
 80067de:	e014      	b.n	800680a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067e0:	f7fc f96a 	bl	8002ab8 <HAL_GetTick>
 80067e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80067e6:	e008      	b.n	80067fa <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067e8:	f7fc f966 	bl	8002ab8 <HAL_GetTick>
 80067ec:	4602      	mov	r2, r0
 80067ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	2b64      	cmp	r3, #100	; 0x64
 80067f4:	d901      	bls.n	80067fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e311      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80067fa:	4b5f      	ldr	r3, [pc, #380]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1f0      	bne.n	80067e8 <HAL_RCC_OscConfig+0x10c>
 8006806:	e000      	b.n	800680a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 0302 	and.w	r3, r3, #2
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 808a 	beq.w	800692c <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006818:	4b57      	ldr	r3, [pc, #348]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006820:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006822:	4b55      	ldr	r3, [pc, #340]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006826:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d007      	beq.n	800683e <HAL_RCC_OscConfig+0x162>
 800682e:	6a3b      	ldr	r3, [r7, #32]
 8006830:	2b18      	cmp	r3, #24
 8006832:	d137      	bne.n	80068a4 <HAL_RCC_OscConfig+0x1c8>
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d132      	bne.n	80068a4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800683e:	4b4e      	ldr	r3, [pc, #312]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 0304 	and.w	r3, r3, #4
 8006846:	2b00      	cmp	r3, #0
 8006848:	d005      	beq.n	8006856 <HAL_RCC_OscConfig+0x17a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e2e3      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006856:	4b48      	ldr	r3, [pc, #288]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f023 0219 	bic.w	r2, r3, #25
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	4945      	ldr	r1, [pc, #276]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006864:	4313      	orrs	r3, r2
 8006866:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006868:	f7fc f926 	bl	8002ab8 <HAL_GetTick>
 800686c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800686e:	e008      	b.n	8006882 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006870:	f7fc f922 	bl	8002ab8 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e2cd      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006882:	4b3d      	ldr	r3, [pc, #244]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0304 	and.w	r3, r3, #4
 800688a:	2b00      	cmp	r3, #0
 800688c:	d0f0      	beq.n	8006870 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800688e:	4b3a      	ldr	r3, [pc, #232]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	061b      	lsls	r3, r3, #24
 800689c:	4936      	ldr	r1, [pc, #216]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800689e:	4313      	orrs	r3, r2
 80068a0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068a2:	e043      	b.n	800692c <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d026      	beq.n	80068fa <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80068ac:	4b32      	ldr	r3, [pc, #200]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f023 0219 	bic.w	r2, r3, #25
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	492f      	ldr	r1, [pc, #188]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068be:	f7fc f8fb 	bl	8002ab8 <HAL_GetTick>
 80068c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068c6:	f7fc f8f7 	bl	8002ab8 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e2a2      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068d8:	4b27      	ldr	r3, [pc, #156]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0304 	and.w	r3, r3, #4
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068e4:	4b24      	ldr	r3, [pc, #144]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	061b      	lsls	r3, r3, #24
 80068f2:	4921      	ldr	r1, [pc, #132]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	604b      	str	r3, [r1, #4]
 80068f8:	e018      	b.n	800692c <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068fa:	4b1f      	ldr	r3, [pc, #124]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a1e      	ldr	r2, [pc, #120]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006900:	f023 0301 	bic.w	r3, r3, #1
 8006904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006906:	f7fc f8d7 	bl	8002ab8 <HAL_GetTick>
 800690a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800690c:	e008      	b.n	8006920 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800690e:	f7fc f8d3 	bl	8002ab8 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e27e      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006920:	4b15      	ldr	r3, [pc, #84]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0304 	and.w	r3, r3, #4
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1f0      	bne.n	800690e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0310 	and.w	r3, r3, #16
 8006934:	2b00      	cmp	r3, #0
 8006936:	d06d      	beq.n	8006a14 <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006938:	4b0f      	ldr	r3, [pc, #60]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006940:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006942:	4b0d      	ldr	r3, [pc, #52]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006946:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	2b08      	cmp	r3, #8
 800694c:	d007      	beq.n	800695e <HAL_RCC_OscConfig+0x282>
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b18      	cmp	r3, #24
 8006952:	d11e      	bne.n	8006992 <HAL_RCC_OscConfig+0x2b6>
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f003 0303 	and.w	r3, r3, #3
 800695a:	2b01      	cmp	r3, #1
 800695c:	d119      	bne.n	8006992 <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800695e:	4b06      	ldr	r3, [pc, #24]	; (8006978 <HAL_RCC_OscConfig+0x29c>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006966:	2b00      	cmp	r3, #0
 8006968:	d008      	beq.n	800697c <HAL_RCC_OscConfig+0x2a0>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	69db      	ldr	r3, [r3, #28]
 800696e:	2b80      	cmp	r3, #128	; 0x80
 8006970:	d004      	beq.n	800697c <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e253      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
 8006976:	bf00      	nop
 8006978:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800697c:	4ba3      	ldr	r3, [pc, #652]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a1b      	ldr	r3, [r3, #32]
 8006988:	061b      	lsls	r3, r3, #24
 800698a:	49a0      	ldr	r1, [pc, #640]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 800698c:	4313      	orrs	r3, r2
 800698e:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006990:	e040      	b.n	8006a14 <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	69db      	ldr	r3, [r3, #28]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d023      	beq.n	80069e2 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800699a:	4b9c      	ldr	r3, [pc, #624]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a9b      	ldr	r2, [pc, #620]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 80069a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a6:	f7fc f887 	bl	8002ab8 <HAL_GetTick>
 80069aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80069ac:	e008      	b.n	80069c0 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80069ae:	f7fc f883 	bl	8002ab8 <HAL_GetTick>
 80069b2:	4602      	mov	r2, r0
 80069b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d901      	bls.n	80069c0 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e22e      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80069c0:	4b92      	ldr	r3, [pc, #584]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d0f0      	beq.n	80069ae <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80069cc:	4b8f      	ldr	r3, [pc, #572]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	061b      	lsls	r3, r3, #24
 80069da:	498c      	ldr	r1, [pc, #560]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 80069dc:	4313      	orrs	r3, r2
 80069de:	60cb      	str	r3, [r1, #12]
 80069e0:	e018      	b.n	8006a14 <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80069e2:	4b8a      	ldr	r3, [pc, #552]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a89      	ldr	r2, [pc, #548]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 80069e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ee:	f7fc f863 	bl	8002ab8 <HAL_GetTick>
 80069f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80069f4:	e008      	b.n	8006a08 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80069f6:	f7fc f85f 	bl	8002ab8 <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d901      	bls.n	8006a08 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e20a      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006a08:	4b80      	ldr	r3, [pc, #512]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d1f0      	bne.n	80069f6 <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0308 	and.w	r3, r3, #8
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d036      	beq.n	8006a8e <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	695b      	ldr	r3, [r3, #20]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d019      	beq.n	8006a5c <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a28:	4b78      	ldr	r3, [pc, #480]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a2c:	4a77      	ldr	r2, [pc, #476]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a2e:	f043 0301 	orr.w	r3, r3, #1
 8006a32:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a34:	f7fc f840 	bl	8002ab8 <HAL_GetTick>
 8006a38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a3a:	e008      	b.n	8006a4e <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a3c:	f7fc f83c 	bl	8002ab8 <HAL_GetTick>
 8006a40:	4602      	mov	r2, r0
 8006a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a44:	1ad3      	subs	r3, r2, r3
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d901      	bls.n	8006a4e <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	e1e7      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a4e:	4b6f      	ldr	r3, [pc, #444]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d0f0      	beq.n	8006a3c <HAL_RCC_OscConfig+0x360>
 8006a5a:	e018      	b.n	8006a8e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a5c:	4b6b      	ldr	r3, [pc, #428]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a60:	4a6a      	ldr	r2, [pc, #424]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a62:	f023 0301 	bic.w	r3, r3, #1
 8006a66:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a68:	f7fc f826 	bl	8002ab8 <HAL_GetTick>
 8006a6c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a70:	f7fc f822 	bl	8002ab8 <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e1cd      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a82:	4b62      	ldr	r3, [pc, #392]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006a84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f0      	bne.n	8006a70 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d036      	beq.n	8006b08 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d019      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006aa2:	4b5a      	ldr	r3, [pc, #360]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a59      	ldr	r2, [pc, #356]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006aa8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006aac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006aae:	f7fc f803 	bl	8002ab8 <HAL_GetTick>
 8006ab2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ab4:	e008      	b.n	8006ac8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006ab6:	f7fb ffff 	bl	8002ab8 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d901      	bls.n	8006ac8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006ac4:	2303      	movs	r3, #3
 8006ac6:	e1aa      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ac8:	4b50      	ldr	r3, [pc, #320]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d0f0      	beq.n	8006ab6 <HAL_RCC_OscConfig+0x3da>
 8006ad4:	e018      	b.n	8006b08 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006ad6:	4b4d      	ldr	r3, [pc, #308]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a4c      	ldr	r2, [pc, #304]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006adc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ae0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006ae2:	f7fb ffe9 	bl	8002ab8 <HAL_GetTick>
 8006ae6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006ae8:	e008      	b.n	8006afc <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006aea:	f7fb ffe5 	bl	8002ab8 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e190      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006afc:	4b43      	ldr	r3, [pc, #268]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1f0      	bne.n	8006aea <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0304 	and.w	r3, r3, #4
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 8085 	beq.w	8006c20 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006b16:	4b3e      	ldr	r3, [pc, #248]	; (8006c10 <HAL_RCC_OscConfig+0x534>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a3d      	ldr	r2, [pc, #244]	; (8006c10 <HAL_RCC_OscConfig+0x534>)
 8006b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b22:	f7fb ffc9 	bl	8002ab8 <HAL_GetTick>
 8006b26:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b28:	e008      	b.n	8006b3c <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b2a:	f7fb ffc5 	bl	8002ab8 <HAL_GetTick>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	2b64      	cmp	r3, #100	; 0x64
 8006b36:	d901      	bls.n	8006b3c <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e170      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b3c:	4b34      	ldr	r3, [pc, #208]	; (8006c10 <HAL_RCC_OscConfig+0x534>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d0f0      	beq.n	8006b2a <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d106      	bne.n	8006b5e <HAL_RCC_OscConfig+0x482>
 8006b50:	4b2e      	ldr	r3, [pc, #184]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b54:	4a2d      	ldr	r2, [pc, #180]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b56:	f043 0301 	orr.w	r3, r3, #1
 8006b5a:	6713      	str	r3, [r2, #112]	; 0x70
 8006b5c:	e02d      	b.n	8006bba <HAL_RCC_OscConfig+0x4de>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10c      	bne.n	8006b80 <HAL_RCC_OscConfig+0x4a4>
 8006b66:	4b29      	ldr	r3, [pc, #164]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b6a:	4a28      	ldr	r2, [pc, #160]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b6c:	f023 0301 	bic.w	r3, r3, #1
 8006b70:	6713      	str	r3, [r2, #112]	; 0x70
 8006b72:	4b26      	ldr	r3, [pc, #152]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b76:	4a25      	ldr	r2, [pc, #148]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b78:	f023 0304 	bic.w	r3, r3, #4
 8006b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8006b7e:	e01c      	b.n	8006bba <HAL_RCC_OscConfig+0x4de>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	2b05      	cmp	r3, #5
 8006b86:	d10c      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x4c6>
 8006b88:	4b20      	ldr	r3, [pc, #128]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8c:	4a1f      	ldr	r2, [pc, #124]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b8e:	f043 0304 	orr.w	r3, r3, #4
 8006b92:	6713      	str	r3, [r2, #112]	; 0x70
 8006b94:	4b1d      	ldr	r3, [pc, #116]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b98:	4a1c      	ldr	r2, [pc, #112]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006b9a:	f043 0301 	orr.w	r3, r3, #1
 8006b9e:	6713      	str	r3, [r2, #112]	; 0x70
 8006ba0:	e00b      	b.n	8006bba <HAL_RCC_OscConfig+0x4de>
 8006ba2:	4b1a      	ldr	r3, [pc, #104]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba6:	4a19      	ldr	r2, [pc, #100]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006ba8:	f023 0301 	bic.w	r3, r3, #1
 8006bac:	6713      	str	r3, [r2, #112]	; 0x70
 8006bae:	4b17      	ldr	r3, [pc, #92]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb2:	4a16      	ldr	r2, [pc, #88]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006bb4:	f023 0304 	bic.w	r3, r3, #4
 8006bb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d015      	beq.n	8006bee <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bc2:	f7fb ff79 	bl	8002ab8 <HAL_GetTick>
 8006bc6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bc8:	e00a      	b.n	8006be0 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bca:	f7fb ff75 	bl	8002ab8 <HAL_GetTick>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e11e      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006be0:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <HAL_RCC_OscConfig+0x530>)
 8006be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0ee      	beq.n	8006bca <HAL_RCC_OscConfig+0x4ee>
 8006bec:	e018      	b.n	8006c20 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bee:	f7fb ff63 	bl	8002ab8 <HAL_GetTick>
 8006bf2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006bf4:	e00e      	b.n	8006c14 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bf6:	f7fb ff5f 	bl	8002ab8 <HAL_GetTick>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d905      	bls.n	8006c14 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e108      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
 8006c0c:	58024400 	.word	0x58024400
 8006c10:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c14:	4b84      	ldr	r3, [pc, #528]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1ea      	bne.n	8006bf6 <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 80f9 	beq.w	8006e1c <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006c2a:	4b7f      	ldr	r3, [pc, #508]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c32:	2b18      	cmp	r3, #24
 8006c34:	f000 80b4 	beq.w	8006da0 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	f040 8095 	bne.w	8006d6c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c42:	4b79      	ldr	r3, [pc, #484]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a78      	ldr	r2, [pc, #480]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c4e:	f7fb ff33 	bl	8002ab8 <HAL_GetTick>
 8006c52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c54:	e008      	b.n	8006c68 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c56:	f7fb ff2f 	bl	8002ab8 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d901      	bls.n	8006c68 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e0da      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c68:	4b6f      	ldr	r3, [pc, #444]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1f0      	bne.n	8006c56 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c74:	4b6c      	ldr	r3, [pc, #432]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c78:	4b6c      	ldr	r3, [pc, #432]	; (8006e2c <HAL_RCC_OscConfig+0x750>)
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006c84:	0112      	lsls	r2, r2, #4
 8006c86:	430a      	orrs	r2, r1
 8006c88:	4967      	ldr	r1, [pc, #412]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	628b      	str	r3, [r1, #40]	; 0x28
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c92:	3b01      	subs	r3, #1
 8006c94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	025b      	lsls	r3, r3, #9
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	041b      	lsls	r3, r3, #16
 8006cac:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006cb0:	431a      	orrs	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	061b      	lsls	r3, r3, #24
 8006cba:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006cbe:	495a      	ldr	r1, [pc, #360]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006cc4:	4b58      	ldr	r3, [pc, #352]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	4a57      	ldr	r2, [pc, #348]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006cca:	f023 0301 	bic.w	r3, r3, #1
 8006cce:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006cd0:	4b55      	ldr	r3, [pc, #340]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006cd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cd4:	4b56      	ldr	r3, [pc, #344]	; (8006e30 <HAL_RCC_OscConfig+0x754>)
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006cdc:	00d2      	lsls	r2, r2, #3
 8006cde:	4952      	ldr	r1, [pc, #328]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006ce4:	4b50      	ldr	r3, [pc, #320]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce8:	f023 020c 	bic.w	r2, r3, #12
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf0:	494d      	ldr	r1, [pc, #308]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006cf6:	4b4c      	ldr	r3, [pc, #304]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cfa:	f023 0202 	bic.w	r2, r3, #2
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d02:	4949      	ldr	r1, [pc, #292]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d08:	4b47      	ldr	r3, [pc, #284]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d0c:	4a46      	ldr	r2, [pc, #280]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d12:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d14:	4b44      	ldr	r3, [pc, #272]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d18:	4a43      	ldr	r2, [pc, #268]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006d20:	4b41      	ldr	r3, [pc, #260]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d24:	4a40      	ldr	r2, [pc, #256]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d2a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006d2c:	4b3e      	ldr	r3, [pc, #248]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d30:	4a3d      	ldr	r2, [pc, #244]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d32:	f043 0301 	orr.w	r3, r3, #1
 8006d36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d38:	4b3b      	ldr	r3, [pc, #236]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a3a      	ldr	r2, [pc, #232]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d44:	f7fb feb8 	bl	8002ab8 <HAL_GetTick>
 8006d48:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d4a:	e008      	b.n	8006d5e <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d4c:	f7fb feb4 	bl	8002ab8 <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d901      	bls.n	8006d5e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	e05f      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d5e:	4b32      	ldr	r3, [pc, #200]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d0f0      	beq.n	8006d4c <HAL_RCC_OscConfig+0x670>
 8006d6a:	e057      	b.n	8006e1c <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d6c:	4b2e      	ldr	r3, [pc, #184]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a2d      	ldr	r2, [pc, #180]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d78:	f7fb fe9e 	bl	8002ab8 <HAL_GetTick>
 8006d7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d7e:	e008      	b.n	8006d92 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d80:	f7fb fe9a 	bl	8002ab8 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e045      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d92:	4b25      	ldr	r3, [pc, #148]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1f0      	bne.n	8006d80 <HAL_RCC_OscConfig+0x6a4>
 8006d9e:	e03d      	b.n	8006e1c <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006da0:	4b21      	ldr	r3, [pc, #132]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006da4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006da6:	4b20      	ldr	r3, [pc, #128]	; (8006e28 <HAL_RCC_OscConfig+0x74c>)
 8006da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006daa:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d031      	beq.n	8006e18 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	f003 0203 	and.w	r2, r3, #3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d12a      	bne.n	8006e18 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	091b      	lsrs	r3, r3, #4
 8006dc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d122      	bne.n	8006e18 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ddc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d11a      	bne.n	8006e18 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	0a5b      	lsrs	r3, r3, #9
 8006de6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dee:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d111      	bne.n	8006e18 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	0c1b      	lsrs	r3, r3, #16
 8006df8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e00:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d108      	bne.n	8006e18 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	0e1b      	lsrs	r3, r3, #24
 8006e0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e12:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d001      	beq.n	8006e1c <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e000      	b.n	8006e1e <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3730      	adds	r7, #48	; 0x30
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	58024400 	.word	0x58024400
 8006e2c:	fffffc0c 	.word	0xfffffc0c
 8006e30:	ffff0007 	.word	0xffff0007

08006e34 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b086      	sub	sp, #24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e19c      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e48:	4b8a      	ldr	r3, [pc, #552]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 030f 	and.w	r3, r3, #15
 8006e50:	683a      	ldr	r2, [r7, #0]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d910      	bls.n	8006e78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e56:	4b87      	ldr	r3, [pc, #540]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f023 020f 	bic.w	r2, r3, #15
 8006e5e:	4985      	ldr	r1, [pc, #532]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e66:	4b83      	ldr	r3, [pc, #524]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 030f 	and.w	r3, r3, #15
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d001      	beq.n	8006e78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e184      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0304 	and.w	r3, r3, #4
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d010      	beq.n	8006ea6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	691a      	ldr	r2, [r3, #16]
 8006e88:	4b7b      	ldr	r3, [pc, #492]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d908      	bls.n	8006ea6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006e94:	4b78      	ldr	r3, [pc, #480]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006e96:	699b      	ldr	r3, [r3, #24]
 8006e98:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	4975      	ldr	r1, [pc, #468]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0308 	and.w	r3, r3, #8
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d010      	beq.n	8006ed4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	695a      	ldr	r2, [r3, #20]
 8006eb6:	4b70      	ldr	r3, [pc, #448]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d908      	bls.n	8006ed4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006ec2:	4b6d      	ldr	r3, [pc, #436]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	496a      	ldr	r1, [pc, #424]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 0310 	and.w	r3, r3, #16
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d010      	beq.n	8006f02 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	699a      	ldr	r2, [r3, #24]
 8006ee4:	4b64      	ldr	r3, [pc, #400]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d908      	bls.n	8006f02 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006ef0:	4b61      	ldr	r3, [pc, #388]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	495e      	ldr	r1, [pc, #376]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006efe:	4313      	orrs	r3, r2
 8006f00:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d010      	beq.n	8006f30 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	69da      	ldr	r2, [r3, #28]
 8006f12:	4b59      	ldr	r3, [pc, #356]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d908      	bls.n	8006f30 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006f1e:	4b56      	ldr	r3, [pc, #344]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	69db      	ldr	r3, [r3, #28]
 8006f2a:	4953      	ldr	r1, [pc, #332]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0302 	and.w	r3, r3, #2
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d010      	beq.n	8006f5e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	68da      	ldr	r2, [r3, #12]
 8006f40:	4b4d      	ldr	r3, [pc, #308]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f42:	699b      	ldr	r3, [r3, #24]
 8006f44:	f003 030f 	and.w	r3, r3, #15
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d908      	bls.n	8006f5e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f4c:	4b4a      	ldr	r3, [pc, #296]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	f023 020f 	bic.w	r2, r3, #15
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	4947      	ldr	r1, [pc, #284]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d055      	beq.n	8007016 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006f6a:	4b43      	ldr	r3, [pc, #268]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	4940      	ldr	r1, [pc, #256]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d107      	bne.n	8006f94 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006f84:	4b3c      	ldr	r3, [pc, #240]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d121      	bne.n	8006fd4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e0f6      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d107      	bne.n	8006fac <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006f9c:	4b36      	ldr	r3, [pc, #216]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d115      	bne.n	8006fd4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e0ea      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d107      	bne.n	8006fc4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006fb4:	4b30      	ldr	r3, [pc, #192]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d109      	bne.n	8006fd4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e0de      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006fc4:	4b2c      	ldr	r3, [pc, #176]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0304 	and.w	r3, r3, #4
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d101      	bne.n	8006fd4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e0d6      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006fd4:	4b28      	ldr	r3, [pc, #160]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	f023 0207 	bic.w	r2, r3, #7
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4925      	ldr	r1, [pc, #148]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fe6:	f7fb fd67 	bl	8002ab8 <HAL_GetTick>
 8006fea:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fec:	e00a      	b.n	8007004 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fee:	f7fb fd63 	bl	8002ab8 <HAL_GetTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d901      	bls.n	8007004 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e0be      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007004:	4b1c      	ldr	r3, [pc, #112]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	00db      	lsls	r3, r3, #3
 8007012:	429a      	cmp	r2, r3
 8007014:	d1eb      	bne.n	8006fee <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d010      	beq.n	8007044 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68da      	ldr	r2, [r3, #12]
 8007026:	4b14      	ldr	r3, [pc, #80]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	429a      	cmp	r2, r3
 8007030:	d208      	bcs.n	8007044 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007032:	4b11      	ldr	r3, [pc, #68]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	f023 020f 	bic.w	r2, r3, #15
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	490e      	ldr	r1, [pc, #56]	; (8007078 <HAL_RCC_ClockConfig+0x244>)
 8007040:	4313      	orrs	r3, r2
 8007042:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007044:	4b0b      	ldr	r3, [pc, #44]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 030f 	and.w	r3, r3, #15
 800704c:	683a      	ldr	r2, [r7, #0]
 800704e:	429a      	cmp	r2, r3
 8007050:	d214      	bcs.n	800707c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007052:	4b08      	ldr	r3, [pc, #32]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f023 020f 	bic.w	r2, r3, #15
 800705a:	4906      	ldr	r1, [pc, #24]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	4313      	orrs	r3, r2
 8007060:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007062:	4b04      	ldr	r3, [pc, #16]	; (8007074 <HAL_RCC_ClockConfig+0x240>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 030f 	and.w	r3, r3, #15
 800706a:	683a      	ldr	r2, [r7, #0]
 800706c:	429a      	cmp	r2, r3
 800706e:	d005      	beq.n	800707c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e086      	b.n	8007182 <HAL_RCC_ClockConfig+0x34e>
 8007074:	52002000 	.word	0x52002000
 8007078:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0304 	and.w	r3, r3, #4
 8007084:	2b00      	cmp	r3, #0
 8007086:	d010      	beq.n	80070aa <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	691a      	ldr	r2, [r3, #16]
 800708c:	4b3f      	ldr	r3, [pc, #252]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007094:	429a      	cmp	r2, r3
 8007096:	d208      	bcs.n	80070aa <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007098:	4b3c      	ldr	r3, [pc, #240]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	4939      	ldr	r1, [pc, #228]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0308 	and.w	r3, r3, #8
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d010      	beq.n	80070d8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	695a      	ldr	r2, [r3, #20]
 80070ba:	4b34      	ldr	r3, [pc, #208]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 80070bc:	69db      	ldr	r3, [r3, #28]
 80070be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d208      	bcs.n	80070d8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80070c6:	4b31      	ldr	r3, [pc, #196]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	492e      	ldr	r1, [pc, #184]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 80070d4:	4313      	orrs	r3, r2
 80070d6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0310 	and.w	r3, r3, #16
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d010      	beq.n	8007106 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	699a      	ldr	r2, [r3, #24]
 80070e8:	4b28      	ldr	r3, [pc, #160]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d208      	bcs.n	8007106 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80070f4:	4b25      	ldr	r3, [pc, #148]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 80070f6:	69db      	ldr	r3, [r3, #28]
 80070f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	699b      	ldr	r3, [r3, #24]
 8007100:	4922      	ldr	r1, [pc, #136]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 8007102:	4313      	orrs	r3, r2
 8007104:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0320 	and.w	r3, r3, #32
 800710e:	2b00      	cmp	r3, #0
 8007110:	d010      	beq.n	8007134 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	69da      	ldr	r2, [r3, #28]
 8007116:	4b1d      	ldr	r3, [pc, #116]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800711e:	429a      	cmp	r2, r3
 8007120:	d208      	bcs.n	8007134 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007122:	4b1a      	ldr	r3, [pc, #104]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	4917      	ldr	r1, [pc, #92]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 8007130:	4313      	orrs	r3, r2
 8007132:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007134:	f000 f844 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 8007138:	4602      	mov	r2, r0
 800713a:	4b14      	ldr	r3, [pc, #80]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 800713c:	699b      	ldr	r3, [r3, #24]
 800713e:	0a1b      	lsrs	r3, r3, #8
 8007140:	f003 030f 	and.w	r3, r3, #15
 8007144:	4912      	ldr	r1, [pc, #72]	; (8007190 <HAL_RCC_ClockConfig+0x35c>)
 8007146:	5ccb      	ldrb	r3, [r1, r3]
 8007148:	f003 031f 	and.w	r3, r3, #31
 800714c:	fa22 f303 	lsr.w	r3, r2, r3
 8007150:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007152:	4b0e      	ldr	r3, [pc, #56]	; (800718c <HAL_RCC_ClockConfig+0x358>)
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	f003 030f 	and.w	r3, r3, #15
 800715a:	4a0d      	ldr	r2, [pc, #52]	; (8007190 <HAL_RCC_ClockConfig+0x35c>)
 800715c:	5cd3      	ldrb	r3, [r2, r3]
 800715e:	f003 031f 	and.w	r3, r3, #31
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	fa22 f303 	lsr.w	r3, r2, r3
 8007168:	4a0a      	ldr	r2, [pc, #40]	; (8007194 <HAL_RCC_ClockConfig+0x360>)
 800716a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800716c:	4a0a      	ldr	r2, [pc, #40]	; (8007198 <HAL_RCC_ClockConfig+0x364>)
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007172:	4b0a      	ldr	r3, [pc, #40]	; (800719c <HAL_RCC_ClockConfig+0x368>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4618      	mov	r0, r3
 8007178:	f7fb fc54 	bl	8002a24 <HAL_InitTick>
 800717c:	4603      	mov	r3, r0
 800717e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007180:	7bfb      	ldrb	r3, [r7, #15]
}
 8007182:	4618      	mov	r0, r3
 8007184:	3718      	adds	r7, #24
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	58024400 	.word	0x58024400
 8007190:	0800eca0 	.word	0x0800eca0
 8007194:	24000004 	.word	0x24000004
 8007198:	24000000 	.word	0x24000000
 800719c:	24000008 	.word	0x24000008

080071a0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80071a0:	b480      	push	{r7}
 80071a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 80071a4:	4b05      	ldr	r3, [pc, #20]	; (80071bc <HAL_RCC_EnableCSS+0x1c>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a04      	ldr	r2, [pc, #16]	; (80071bc <HAL_RCC_EnableCSS+0x1c>)
 80071aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80071ae:	6013      	str	r3, [r2, #0]
}
 80071b0:	bf00      	nop
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	58024400 	.word	0x58024400

080071c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b089      	sub	sp, #36	; 0x24
 80071c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071c6:	4bb3      	ldr	r3, [pc, #716]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071ce:	2b18      	cmp	r3, #24
 80071d0:	f200 8155 	bhi.w	800747e <HAL_RCC_GetSysClockFreq+0x2be>
 80071d4:	a201      	add	r2, pc, #4	; (adr r2, 80071dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80071d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071da:	bf00      	nop
 80071dc:	08007241 	.word	0x08007241
 80071e0:	0800747f 	.word	0x0800747f
 80071e4:	0800747f 	.word	0x0800747f
 80071e8:	0800747f 	.word	0x0800747f
 80071ec:	0800747f 	.word	0x0800747f
 80071f0:	0800747f 	.word	0x0800747f
 80071f4:	0800747f 	.word	0x0800747f
 80071f8:	0800747f 	.word	0x0800747f
 80071fc:	08007267 	.word	0x08007267
 8007200:	0800747f 	.word	0x0800747f
 8007204:	0800747f 	.word	0x0800747f
 8007208:	0800747f 	.word	0x0800747f
 800720c:	0800747f 	.word	0x0800747f
 8007210:	0800747f 	.word	0x0800747f
 8007214:	0800747f 	.word	0x0800747f
 8007218:	0800747f 	.word	0x0800747f
 800721c:	0800726d 	.word	0x0800726d
 8007220:	0800747f 	.word	0x0800747f
 8007224:	0800747f 	.word	0x0800747f
 8007228:	0800747f 	.word	0x0800747f
 800722c:	0800747f 	.word	0x0800747f
 8007230:	0800747f 	.word	0x0800747f
 8007234:	0800747f 	.word	0x0800747f
 8007238:	0800747f 	.word	0x0800747f
 800723c:	08007273 	.word	0x08007273
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007240:	4b94      	ldr	r3, [pc, #592]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0320 	and.w	r3, r3, #32
 8007248:	2b00      	cmp	r3, #0
 800724a:	d009      	beq.n	8007260 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800724c:	4b91      	ldr	r3, [pc, #580]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	08db      	lsrs	r3, r3, #3
 8007252:	f003 0303 	and.w	r3, r3, #3
 8007256:	4a90      	ldr	r2, [pc, #576]	; (8007498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007258:	fa22 f303 	lsr.w	r3, r2, r3
 800725c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800725e:	e111      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007260:	4b8d      	ldr	r3, [pc, #564]	; (8007498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007262:	61bb      	str	r3, [r7, #24]
    break;
 8007264:	e10e      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007266:	4b8d      	ldr	r3, [pc, #564]	; (800749c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007268:	61bb      	str	r3, [r7, #24]
    break;
 800726a:	e10b      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800726c:	4b8c      	ldr	r3, [pc, #560]	; (80074a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800726e:	61bb      	str	r3, [r7, #24]
    break;
 8007270:	e108      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007272:	4b88      	ldr	r3, [pc, #544]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007276:	f003 0303 	and.w	r3, r3, #3
 800727a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800727c:	4b85      	ldr	r3, [pc, #532]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800727e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007280:	091b      	lsrs	r3, r3, #4
 8007282:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007286:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007288:	4b82      	ldr	r3, [pc, #520]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800728a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007292:	4b80      	ldr	r3, [pc, #512]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007296:	08db      	lsrs	r3, r3, #3
 8007298:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	fb02 f303 	mul.w	r3, r2, r3
 80072a2:	ee07 3a90 	vmov	s15, r3
 80072a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072aa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 80e1 	beq.w	8007478 <HAL_RCC_GetSysClockFreq+0x2b8>
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	f000 8083 	beq.w	80073c4 <HAL_RCC_GetSysClockFreq+0x204>
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	f200 80a1 	bhi.w	8007408 <HAL_RCC_GetSysClockFreq+0x248>
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <HAL_RCC_GetSysClockFreq+0x114>
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d056      	beq.n	8007380 <HAL_RCC_GetSysClockFreq+0x1c0>
 80072d2:	e099      	b.n	8007408 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072d4:	4b6f      	ldr	r3, [pc, #444]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d02d      	beq.n	800733c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80072e0:	4b6c      	ldr	r3, [pc, #432]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	08db      	lsrs	r3, r3, #3
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	4a6b      	ldr	r2, [pc, #428]	; (8007498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80072ec:	fa22 f303 	lsr.w	r3, r2, r3
 80072f0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	ee07 3a90 	vmov	s15, r3
 80072f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	ee07 3a90 	vmov	s15, r3
 8007302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800730a:	4b62      	ldr	r3, [pc, #392]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800730c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007312:	ee07 3a90 	vmov	s15, r3
 8007316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800731a:	ed97 6a02 	vldr	s12, [r7, #8]
 800731e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800732a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800732e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007336:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800733a:	e087      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	ee07 3a90 	vmov	s15, r3
 8007342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007346:	eddf 6a58 	vldr	s13, [pc, #352]	; 80074a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800734a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800734e:	4b51      	ldr	r3, [pc, #324]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007356:	ee07 3a90 	vmov	s15, r3
 800735a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800735e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007362:	eddf 5a50 	vldr	s11, [pc, #320]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800736a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800736e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800737a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800737e:	e065      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	ee07 3a90 	vmov	s15, r3
 8007386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800738a:	eddf 6a48 	vldr	s13, [pc, #288]	; 80074ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800738e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007392:	4b40      	ldr	r3, [pc, #256]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800739a:	ee07 3a90 	vmov	s15, r3
 800739e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80073a6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80073aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073c2:	e043      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	ee07 3a90 	vmov	s15, r3
 80073ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073ce:	eddf 6a38 	vldr	s13, [pc, #224]	; 80074b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80073d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073d6:	4b2f      	ldr	r3, [pc, #188]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073de:	ee07 3a90 	vmov	s15, r3
 80073e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80073ea:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80073ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007402:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007406:	e021      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	ee07 3a90 	vmov	s15, r3
 800740e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007412:	eddf 6a26 	vldr	s13, [pc, #152]	; 80074ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8007416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800741a:	4b1e      	ldr	r3, [pc, #120]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800741c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800741e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007422:	ee07 3a90 	vmov	s15, r3
 8007426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800742a:	ed97 6a02 	vldr	s12, [r7, #8]
 800742e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800743a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800743e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007446:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800744a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800744c:	4b11      	ldr	r3, [pc, #68]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800744e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007450:	0a5b      	lsrs	r3, r3, #9
 8007452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007456:	3301      	adds	r3, #1
 8007458:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	ee07 3a90 	vmov	s15, r3
 8007460:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007464:	edd7 6a07 	vldr	s13, [r7, #28]
 8007468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800746c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007470:	ee17 3a90 	vmov	r3, s15
 8007474:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007476:	e005      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	61bb      	str	r3, [r7, #24]
    break;
 800747c:	e002      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800747e:	4b07      	ldr	r3, [pc, #28]	; (800749c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007480:	61bb      	str	r3, [r7, #24]
    break;
 8007482:	bf00      	nop
  }

  return sysclockfreq;
 8007484:	69bb      	ldr	r3, [r7, #24]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3724      	adds	r7, #36	; 0x24
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	58024400 	.word	0x58024400
 8007498:	03d09000 	.word	0x03d09000
 800749c:	003d0900 	.word	0x003d0900
 80074a0:	017d7840 	.word	0x017d7840
 80074a4:	46000000 	.word	0x46000000
 80074a8:	4c742400 	.word	0x4c742400
 80074ac:	4a742400 	.word	0x4a742400
 80074b0:	4bbebc20 	.word	0x4bbebc20

080074b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80074ba:	f7ff fe81 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 80074be:	4602      	mov	r2, r0
 80074c0:	4b10      	ldr	r3, [pc, #64]	; (8007504 <HAL_RCC_GetHCLKFreq+0x50>)
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	0a1b      	lsrs	r3, r3, #8
 80074c6:	f003 030f 	and.w	r3, r3, #15
 80074ca:	490f      	ldr	r1, [pc, #60]	; (8007508 <HAL_RCC_GetHCLKFreq+0x54>)
 80074cc:	5ccb      	ldrb	r3, [r1, r3]
 80074ce:	f003 031f 	and.w	r3, r3, #31
 80074d2:	fa22 f303 	lsr.w	r3, r2, r3
 80074d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80074d8:	4b0a      	ldr	r3, [pc, #40]	; (8007504 <HAL_RCC_GetHCLKFreq+0x50>)
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	f003 030f 	and.w	r3, r3, #15
 80074e0:	4a09      	ldr	r2, [pc, #36]	; (8007508 <HAL_RCC_GetHCLKFreq+0x54>)
 80074e2:	5cd3      	ldrb	r3, [r2, r3]
 80074e4:	f003 031f 	and.w	r3, r3, #31
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	fa22 f303 	lsr.w	r3, r2, r3
 80074ee:	4a07      	ldr	r2, [pc, #28]	; (800750c <HAL_RCC_GetHCLKFreq+0x58>)
 80074f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80074f2:	4a07      	ldr	r2, [pc, #28]	; (8007510 <HAL_RCC_GetHCLKFreq+0x5c>)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80074f8:	4b04      	ldr	r3, [pc, #16]	; (800750c <HAL_RCC_GetHCLKFreq+0x58>)
 80074fa:	681b      	ldr	r3, [r3, #0]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	58024400 	.word	0x58024400
 8007508:	0800eca0 	.word	0x0800eca0
 800750c:	24000004 	.word	0x24000004
 8007510:	24000000 	.word	0x24000000

08007514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007518:	f7ff ffcc 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 800751c:	4602      	mov	r2, r0
 800751e:	4b06      	ldr	r3, [pc, #24]	; (8007538 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	091b      	lsrs	r3, r3, #4
 8007524:	f003 0307 	and.w	r3, r3, #7
 8007528:	4904      	ldr	r1, [pc, #16]	; (800753c <HAL_RCC_GetPCLK1Freq+0x28>)
 800752a:	5ccb      	ldrb	r3, [r1, r3]
 800752c:	f003 031f 	and.w	r3, r3, #31
 8007530:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007534:	4618      	mov	r0, r3
 8007536:	bd80      	pop	{r7, pc}
 8007538:	58024400 	.word	0x58024400
 800753c:	0800eca0 	.word	0x0800eca0

08007540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007544:	f7ff ffb6 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 8007548:	4602      	mov	r2, r0
 800754a:	4b06      	ldr	r3, [pc, #24]	; (8007564 <HAL_RCC_GetPCLK2Freq+0x24>)
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	0a1b      	lsrs	r3, r3, #8
 8007550:	f003 0307 	and.w	r3, r3, #7
 8007554:	4904      	ldr	r1, [pc, #16]	; (8007568 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007556:	5ccb      	ldrb	r3, [r1, r3]
 8007558:	f003 031f 	and.w	r3, r3, #31
 800755c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007560:	4618      	mov	r0, r3
 8007562:	bd80      	pop	{r7, pc}
 8007564:	58024400 	.word	0x58024400
 8007568:	0800eca0 	.word	0x0800eca0

0800756c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8007570:	4b07      	ldr	r3, [pc, #28]	; (8007590 <HAL_RCC_NMI_IRQHandler+0x24>)
 8007572:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800757c:	d105      	bne.n	800758a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CCSCallback();
 800757e:	f000 f809 	bl	8007594 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8007582:	4b03      	ldr	r3, [pc, #12]	; (8007590 <HAL_RCC_NMI_IRQHandler+0x24>)
 8007584:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007588:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 800758a:	bf00      	nop
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	58024400 	.word	0x58024400

08007594 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CCSCallback(void)
{
 8007594:	b480      	push	{r7}
 8007596:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CCSCallback could be implemented in the user file
   */
}
 8007598:	bf00      	nop
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
	...

080075a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80075ac:	2300      	movs	r3, #0
 80075ae:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80075b0:	2300      	movs	r3, #0
 80075b2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d03f      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80075c8:	d02a      	beq.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80075ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80075ce:	d824      	bhi.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80075d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075d4:	d018      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80075d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075da:	d81e      	bhi.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80075e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075e4:	d007      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80075e6:	e018      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075e8:	4bab      	ldr	r3, [pc, #684]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80075ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ec:	4aaa      	ldr	r2, [pc, #680]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80075ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80075f4:	e015      	b.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	3304      	adds	r3, #4
 80075fa:	2102      	movs	r1, #2
 80075fc:	4618      	mov	r0, r3
 80075fe:	f001 feff 	bl	8009400 <RCCEx_PLL2_Config>
 8007602:	4603      	mov	r3, r0
 8007604:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007606:	e00c      	b.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	3324      	adds	r3, #36	; 0x24
 800760c:	2102      	movs	r1, #2
 800760e:	4618      	mov	r0, r3
 8007610:	f001 ffa8 	bl	8009564 <RCCEx_PLL3_Config>
 8007614:	4603      	mov	r3, r0
 8007616:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007618:	e003      	b.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	75fb      	strb	r3, [r7, #23]
      break;
 800761e:	e000      	b.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007620:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007622:	7dfb      	ldrb	r3, [r7, #23]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d109      	bne.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007628:	4b9b      	ldr	r3, [pc, #620]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800762a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800762c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007634:	4998      	ldr	r1, [pc, #608]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007636:	4313      	orrs	r3, r2
 8007638:	650b      	str	r3, [r1, #80]	; 0x50
 800763a:	e001      	b.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800763c:	7dfb      	ldrb	r3, [r7, #23]
 800763e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007648:	2b00      	cmp	r3, #0
 800764a:	d03d      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007650:	2b04      	cmp	r3, #4
 8007652:	d826      	bhi.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007654:	a201      	add	r2, pc, #4	; (adr r2, 800765c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800765a:	bf00      	nop
 800765c:	08007671 	.word	0x08007671
 8007660:	0800767f 	.word	0x0800767f
 8007664:	08007691 	.word	0x08007691
 8007668:	080076a9 	.word	0x080076a9
 800766c:	080076a9 	.word	0x080076a9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007670:	4b89      	ldr	r3, [pc, #548]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007674:	4a88      	ldr	r2, [pc, #544]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007676:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800767a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800767c:	e015      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3304      	adds	r3, #4
 8007682:	2100      	movs	r1, #0
 8007684:	4618      	mov	r0, r3
 8007686:	f001 febb 	bl	8009400 <RCCEx_PLL2_Config>
 800768a:	4603      	mov	r3, r0
 800768c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800768e:	e00c      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	3324      	adds	r3, #36	; 0x24
 8007694:	2100      	movs	r1, #0
 8007696:	4618      	mov	r0, r3
 8007698:	f001 ff64 	bl	8009564 <RCCEx_PLL3_Config>
 800769c:	4603      	mov	r3, r0
 800769e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80076a0:	e003      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	75fb      	strb	r3, [r7, #23]
      break;
 80076a6:	e000      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80076a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076aa:	7dfb      	ldrb	r3, [r7, #23]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d109      	bne.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80076b0:	4b79      	ldr	r3, [pc, #484]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076b4:	f023 0207 	bic.w	r2, r3, #7
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076bc:	4976      	ldr	r1, [pc, #472]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	650b      	str	r3, [r1, #80]	; 0x50
 80076c2:	e001      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c4:	7dfb      	ldrb	r3, [r7, #23]
 80076c6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d051      	beq.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80076da:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80076de:	d036      	beq.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80076e0:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80076e4:	d830      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80076e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076ea:	d032      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80076ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076f0:	d82a      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80076f2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80076f6:	d02e      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80076f8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80076fc:	d824      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80076fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007702:	d018      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007704:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007708:	d81e      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800770a:	2b00      	cmp	r3, #0
 800770c:	d003      	beq.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800770e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007712:	d007      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8007714:	e018      	b.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007716:	4b60      	ldr	r3, [pc, #384]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771a:	4a5f      	ldr	r2, [pc, #380]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800771c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007720:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007722:	e019      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	3304      	adds	r3, #4
 8007728:	2100      	movs	r1, #0
 800772a:	4618      	mov	r0, r3
 800772c:	f001 fe68 	bl	8009400 <RCCEx_PLL2_Config>
 8007730:	4603      	mov	r3, r0
 8007732:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007734:	e010      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	3324      	adds	r3, #36	; 0x24
 800773a:	2100      	movs	r1, #0
 800773c:	4618      	mov	r0, r3
 800773e:	f001 ff11 	bl	8009564 <RCCEx_PLL3_Config>
 8007742:	4603      	mov	r3, r0
 8007744:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007746:	e007      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	75fb      	strb	r3, [r7, #23]
      break;
 800774c:	e004      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800774e:	bf00      	nop
 8007750:	e002      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8007752:	bf00      	nop
 8007754:	e000      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8007756:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007758:	7dfb      	ldrb	r3, [r7, #23]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10a      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800775e:	4b4e      	ldr	r3, [pc, #312]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007762:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800776c:	494a      	ldr	r1, [pc, #296]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800776e:	4313      	orrs	r3, r2
 8007770:	658b      	str	r3, [r1, #88]	; 0x58
 8007772:	e001      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007774:	7dfb      	ldrb	r3, [r7, #23]
 8007776:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007780:	2b00      	cmp	r3, #0
 8007782:	d051      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800778a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800778e:	d036      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8007790:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8007794:	d830      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007796:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800779a:	d032      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800779c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077a0:	d82a      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80077a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077a6:	d02e      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x262>
 80077a8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077ac:	d824      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80077ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077b2:	d018      	beq.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0x242>
 80077b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077b8:	d81e      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 80077be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80077c2:	d007      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80077c4:	e018      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077c6:	4b34      	ldr	r3, [pc, #208]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ca:	4a33      	ldr	r2, [pc, #204]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80077d2:	e019      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	3304      	adds	r3, #4
 80077d8:	2100      	movs	r1, #0
 80077da:	4618      	mov	r0, r3
 80077dc:	f001 fe10 	bl	8009400 <RCCEx_PLL2_Config>
 80077e0:	4603      	mov	r3, r0
 80077e2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80077e4:	e010      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	3324      	adds	r3, #36	; 0x24
 80077ea:	2100      	movs	r1, #0
 80077ec:	4618      	mov	r0, r3
 80077ee:	f001 feb9 	bl	8009564 <RCCEx_PLL3_Config>
 80077f2:	4603      	mov	r3, r0
 80077f4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80077f6:	e007      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	75fb      	strb	r3, [r7, #23]
      break;
 80077fc:	e004      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80077fe:	bf00      	nop
 8007800:	e002      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8007802:	bf00      	nop
 8007804:	e000      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8007806:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007808:	7dfb      	ldrb	r3, [r7, #23]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10a      	bne.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800780e:	4b22      	ldr	r3, [pc, #136]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007812:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800781c:	491e      	ldr	r1, [pc, #120]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800781e:	4313      	orrs	r3, r2
 8007820:	658b      	str	r3, [r1, #88]	; 0x58
 8007822:	e001      	b.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007824:	7dfb      	ldrb	r3, [r7, #23]
 8007826:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007830:	2b00      	cmp	r3, #0
 8007832:	d035      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007838:	2b30      	cmp	r3, #48	; 0x30
 800783a:	d01c      	beq.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800783c:	2b30      	cmp	r3, #48	; 0x30
 800783e:	d817      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8007840:	2b20      	cmp	r3, #32
 8007842:	d00c      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8007844:	2b20      	cmp	r3, #32
 8007846:	d813      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8007848:	2b00      	cmp	r3, #0
 800784a:	d016      	beq.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800784c:	2b10      	cmp	r3, #16
 800784e:	d10f      	bne.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007850:	4b11      	ldr	r3, [pc, #68]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007854:	4a10      	ldr	r2, [pc, #64]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007856:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800785a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800785c:	e00e      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	3304      	adds	r3, #4
 8007862:	2102      	movs	r1, #2
 8007864:	4618      	mov	r0, r3
 8007866:	f001 fdcb 	bl	8009400 <RCCEx_PLL2_Config>
 800786a:	4603      	mov	r3, r0
 800786c:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800786e:	e005      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	75fb      	strb	r3, [r7, #23]
      break;
 8007874:	e002      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8007876:	bf00      	nop
 8007878:	e000      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800787a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800787c:	7dfb      	ldrb	r3, [r7, #23]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d10c      	bne.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007882:	4b05      	ldr	r3, [pc, #20]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007886:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800788e:	4902      	ldr	r1, [pc, #8]	; (8007898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007890:	4313      	orrs	r3, r2
 8007892:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007894:	e004      	b.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007896:	bf00      	nop
 8007898:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800789c:	7dfb      	ldrb	r3, [r7, #23]
 800789e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d047      	beq.n	800793c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078b4:	d030      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80078b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078ba:	d82a      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80078bc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078c0:	d02c      	beq.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x378>
 80078c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078c6:	d824      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80078c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078cc:	d018      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80078ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078d2:	d81e      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d003      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80078d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078dc:	d007      	beq.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80078de:	e018      	b.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078e0:	4bac      	ldr	r3, [pc, #688]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80078e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e4:	4aab      	ldr	r2, [pc, #684]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80078e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80078ec:	e017      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	3304      	adds	r3, #4
 80078f2:	2100      	movs	r1, #0
 80078f4:	4618      	mov	r0, r3
 80078f6:	f001 fd83 	bl	8009400 <RCCEx_PLL2_Config>
 80078fa:	4603      	mov	r3, r0
 80078fc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80078fe:	e00e      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	3324      	adds	r3, #36	; 0x24
 8007904:	2100      	movs	r1, #0
 8007906:	4618      	mov	r0, r3
 8007908:	f001 fe2c 	bl	8009564 <RCCEx_PLL3_Config>
 800790c:	4603      	mov	r3, r0
 800790e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007910:	e005      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	75fb      	strb	r3, [r7, #23]
      break;
 8007916:	e002      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8007918:	bf00      	nop
 800791a:	e000      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800791c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800791e:	7dfb      	ldrb	r3, [r7, #23]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d109      	bne.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007924:	4b9b      	ldr	r3, [pc, #620]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007928:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007930:	4998      	ldr	r1, [pc, #608]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007932:	4313      	orrs	r3, r2
 8007934:	650b      	str	r3, [r1, #80]	; 0x50
 8007936:	e001      	b.n	800793c <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007938:	7dfb      	ldrb	r3, [r7, #23]
 800793a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007944:	2b00      	cmp	r3, #0
 8007946:	d049      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800794c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007950:	d02e      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8007952:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007956:	d828      	bhi.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x406>
 8007958:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800795c:	d02a      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800795e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007962:	d822      	bhi.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x406>
 8007964:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007968:	d026      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800796a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800796e:	d81c      	bhi.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x406>
 8007970:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007974:	d010      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8007976:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800797a:	d816      	bhi.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x406>
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01d      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x418>
 8007980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007984:	d111      	bne.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	3304      	adds	r3, #4
 800798a:	2101      	movs	r1, #1
 800798c:	4618      	mov	r0, r3
 800798e:	f001 fd37 	bl	8009400 <RCCEx_PLL2_Config>
 8007992:	4603      	mov	r3, r0
 8007994:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007996:	e012      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	3324      	adds	r3, #36	; 0x24
 800799c:	2101      	movs	r1, #1
 800799e:	4618      	mov	r0, r3
 80079a0:	f001 fde0 	bl	8009564 <RCCEx_PLL3_Config>
 80079a4:	4603      	mov	r3, r0
 80079a6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80079a8:	e009      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	75fb      	strb	r3, [r7, #23]
      break;
 80079ae:	e006      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80079b0:	bf00      	nop
 80079b2:	e004      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80079b4:	bf00      	nop
 80079b6:	e002      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80079b8:	bf00      	nop
 80079ba:	e000      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80079bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079be:	7dfb      	ldrb	r3, [r7, #23]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d109      	bne.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80079c4:	4b73      	ldr	r3, [pc, #460]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80079c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079c8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079d0:	4970      	ldr	r1, [pc, #448]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80079d2:	4313      	orrs	r3, r2
 80079d4:	650b      	str	r3, [r1, #80]	; 0x50
 80079d6:	e001      	b.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d8:	7dfb      	ldrb	r3, [r7, #23]
 80079da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d04b      	beq.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80079ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80079f2:	d02e      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80079f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80079f8:	d828      	bhi.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80079fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079fe:	d02a      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8007a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a04:	d822      	bhi.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007a06:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a0a:	d026      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8007a0c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a10:	d81c      	bhi.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007a12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a16:	d010      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x496>
 8007a18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a1c:	d816      	bhi.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d01d      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8007a22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a26:	d111      	bne.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	3304      	adds	r3, #4
 8007a2c:	2101      	movs	r1, #1
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f001 fce6 	bl	8009400 <RCCEx_PLL2_Config>
 8007a34:	4603      	mov	r3, r0
 8007a36:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007a38:	e012      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	3324      	adds	r3, #36	; 0x24
 8007a3e:	2101      	movs	r1, #1
 8007a40:	4618      	mov	r0, r3
 8007a42:	f001 fd8f 	bl	8009564 <RCCEx_PLL3_Config>
 8007a46:	4603      	mov	r3, r0
 8007a48:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007a4a:	e009      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	75fb      	strb	r3, [r7, #23]
      break;
 8007a50:	e006      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8007a52:	bf00      	nop
 8007a54:	e004      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8007a56:	bf00      	nop
 8007a58:	e002      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8007a5a:	bf00      	nop
 8007a5c:	e000      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8007a5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a60:	7dfb      	ldrb	r3, [r7, #23]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10a      	bne.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007a66:	4b4b      	ldr	r3, [pc, #300]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a6a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007a74:	4947      	ldr	r1, [pc, #284]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	658b      	str	r3, [r1, #88]	; 0x58
 8007a7a:	e001      	b.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a7c:	7dfb      	ldrb	r3, [r7, #23]
 8007a7e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d02f      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a94:	d00e      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8007a96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a9a:	d814      	bhi.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d015      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007aa0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007aa4:	d10f      	bne.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007aa6:	4b3b      	ldr	r3, [pc, #236]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aaa:	4a3a      	ldr	r2, [pc, #232]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ab0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007ab2:	e00c      	b.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	2101      	movs	r1, #1
 8007aba:	4618      	mov	r0, r3
 8007abc:	f001 fca0 	bl	8009400 <RCCEx_PLL2_Config>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007ac4:	e003      	b.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	75fb      	strb	r3, [r7, #23]
      break;
 8007aca:	e000      	b.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8007acc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ace:	7dfb      	ldrb	r3, [r7, #23]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d109      	bne.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007ad4:	4b2f      	ldr	r3, [pc, #188]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ad8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ae0:	492c      	ldr	r1, [pc, #176]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	650b      	str	r3, [r1, #80]	; 0x50
 8007ae6:	e001      	b.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae8:	7dfb      	ldrb	r3, [r7, #23]
 8007aea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d032      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007afc:	2b03      	cmp	r3, #3
 8007afe:	d81b      	bhi.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8007b00:	a201      	add	r2, pc, #4	; (adr r2, 8007b08 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8007b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b06:	bf00      	nop
 8007b08:	08007b3f 	.word	0x08007b3f
 8007b0c:	08007b19 	.word	0x08007b19
 8007b10:	08007b27 	.word	0x08007b27
 8007b14:	08007b3f 	.word	0x08007b3f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b18:	4b1e      	ldr	r3, [pc, #120]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b1c:	4a1d      	ldr	r2, [pc, #116]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007b1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b22:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007b24:	e00c      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	3304      	adds	r3, #4
 8007b2a:	2102      	movs	r1, #2
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f001 fc67 	bl	8009400 <RCCEx_PLL2_Config>
 8007b32:	4603      	mov	r3, r0
 8007b34:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007b36:	e003      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b3c:	e000      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8007b3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b40:	7dfb      	ldrb	r3, [r7, #23]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d109      	bne.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007b46:	4b13      	ldr	r3, [pc, #76]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b4a:	f023 0203 	bic.w	r2, r3, #3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b52:	4910      	ldr	r1, [pc, #64]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007b54:	4313      	orrs	r3, r2
 8007b56:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007b58:	e001      	b.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f000 808a 	beq.w	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b6c:	4b0a      	ldr	r3, [pc, #40]	; (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a09      	ldr	r2, [pc, #36]	; (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b78:	f7fa ff9e 	bl	8002ab8 <HAL_GetTick>
 8007b7c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b7e:	e00d      	b.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b80:	f7fa ff9a 	bl	8002ab8 <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	2b64      	cmp	r3, #100	; 0x64
 8007b8c:	d906      	bls.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	75fb      	strb	r3, [r7, #23]
        break;
 8007b92:	e009      	b.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007b94:	58024400 	.word	0x58024400
 8007b98:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b9c:	4bb9      	ldr	r3, [pc, #740]	; (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d0eb      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8007ba8:	7dfb      	ldrb	r3, [r7, #23]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d166      	bne.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007bae:	4bb6      	ldr	r3, [pc, #728]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007bb0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007bb8:	4053      	eors	r3, r2
 8007bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d013      	beq.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bc2:	4bb1      	ldr	r3, [pc, #708]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bca:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007bcc:	4bae      	ldr	r3, [pc, #696]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bd0:	4aad      	ldr	r2, [pc, #692]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007bd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bd6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007bd8:	4bab      	ldr	r3, [pc, #684]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bdc:	4aaa      	ldr	r2, [pc, #680]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007be2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007be4:	4aa8      	ldr	r2, [pc, #672]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007bf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bf4:	d115      	bne.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bf6:	f7fa ff5f 	bl	8002ab8 <HAL_GetTick>
 8007bfa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007bfc:	e00b      	b.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bfe:	f7fa ff5b 	bl	8002ab8 <HAL_GetTick>
 8007c02:	4602      	mov	r2, r0
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d902      	bls.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8007c10:	2303      	movs	r3, #3
 8007c12:	75fb      	strb	r3, [r7, #23]
            break;
 8007c14:	e005      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c16:	4b9c      	ldr	r3, [pc, #624]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0ed      	beq.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8007c22:	7dfb      	ldrb	r3, [r7, #23]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d126      	bne.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007c2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c36:	d10d      	bne.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8007c38:	4b93      	ldr	r3, [pc, #588]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007c46:	0919      	lsrs	r1, r3, #4
 8007c48:	4b90      	ldr	r3, [pc, #576]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007c4a:	400b      	ands	r3, r1
 8007c4c:	498e      	ldr	r1, [pc, #568]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	610b      	str	r3, [r1, #16]
 8007c52:	e005      	b.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8007c54:	4b8c      	ldr	r3, [pc, #560]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	4a8b      	ldr	r2, [pc, #556]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c5a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007c5e:	6113      	str	r3, [r2, #16]
 8007c60:	4b89      	ldr	r3, [pc, #548]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c6e:	4986      	ldr	r1, [pc, #536]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	670b      	str	r3, [r1, #112]	; 0x70
 8007c74:	e004      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007c76:	7dfb      	ldrb	r3, [r7, #23]
 8007c78:	75bb      	strb	r3, [r7, #22]
 8007c7a:	e001      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c7c:	7dfb      	ldrb	r3, [r7, #23]
 8007c7e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d07e      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c90:	2b28      	cmp	r3, #40	; 0x28
 8007c92:	d867      	bhi.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8007c94:	a201      	add	r2, pc, #4	; (adr r2, 8007c9c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8007c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c9a:	bf00      	nop
 8007c9c:	08007d6b 	.word	0x08007d6b
 8007ca0:	08007d65 	.word	0x08007d65
 8007ca4:	08007d65 	.word	0x08007d65
 8007ca8:	08007d65 	.word	0x08007d65
 8007cac:	08007d65 	.word	0x08007d65
 8007cb0:	08007d65 	.word	0x08007d65
 8007cb4:	08007d65 	.word	0x08007d65
 8007cb8:	08007d65 	.word	0x08007d65
 8007cbc:	08007d41 	.word	0x08007d41
 8007cc0:	08007d65 	.word	0x08007d65
 8007cc4:	08007d65 	.word	0x08007d65
 8007cc8:	08007d65 	.word	0x08007d65
 8007ccc:	08007d65 	.word	0x08007d65
 8007cd0:	08007d65 	.word	0x08007d65
 8007cd4:	08007d65 	.word	0x08007d65
 8007cd8:	08007d65 	.word	0x08007d65
 8007cdc:	08007d53 	.word	0x08007d53
 8007ce0:	08007d65 	.word	0x08007d65
 8007ce4:	08007d65 	.word	0x08007d65
 8007ce8:	08007d65 	.word	0x08007d65
 8007cec:	08007d65 	.word	0x08007d65
 8007cf0:	08007d65 	.word	0x08007d65
 8007cf4:	08007d65 	.word	0x08007d65
 8007cf8:	08007d65 	.word	0x08007d65
 8007cfc:	08007d6b 	.word	0x08007d6b
 8007d00:	08007d65 	.word	0x08007d65
 8007d04:	08007d65 	.word	0x08007d65
 8007d08:	08007d65 	.word	0x08007d65
 8007d0c:	08007d65 	.word	0x08007d65
 8007d10:	08007d65 	.word	0x08007d65
 8007d14:	08007d65 	.word	0x08007d65
 8007d18:	08007d65 	.word	0x08007d65
 8007d1c:	08007d6b 	.word	0x08007d6b
 8007d20:	08007d65 	.word	0x08007d65
 8007d24:	08007d65 	.word	0x08007d65
 8007d28:	08007d65 	.word	0x08007d65
 8007d2c:	08007d65 	.word	0x08007d65
 8007d30:	08007d65 	.word	0x08007d65
 8007d34:	08007d65 	.word	0x08007d65
 8007d38:	08007d65 	.word	0x08007d65
 8007d3c:	08007d6b 	.word	0x08007d6b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	3304      	adds	r3, #4
 8007d44:	2101      	movs	r1, #1
 8007d46:	4618      	mov	r0, r3
 8007d48:	f001 fb5a 	bl	8009400 <RCCEx_PLL2_Config>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007d50:	e00c      	b.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	3324      	adds	r3, #36	; 0x24
 8007d56:	2101      	movs	r1, #1
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f001 fc03 	bl	8009564 <RCCEx_PLL3_Config>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007d62:	e003      	b.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	75fb      	strb	r3, [r7, #23]
      break;
 8007d68:	e000      	b.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8007d6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d6c:	7dfb      	ldrb	r3, [r7, #23]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d109      	bne.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007d72:	4b45      	ldr	r3, [pc, #276]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d76:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d7e:	4942      	ldr	r1, [pc, #264]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007d80:	4313      	orrs	r3, r2
 8007d82:	654b      	str	r3, [r1, #84]	; 0x54
 8007d84:	e001      	b.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d86:	7dfb      	ldrb	r3, [r7, #23]
 8007d88:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f003 0302 	and.w	r3, r3, #2
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d037      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d9a:	2b05      	cmp	r3, #5
 8007d9c:	d820      	bhi.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007d9e:	a201      	add	r2, pc, #4	; (adr r2, 8007da4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8007da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da4:	08007de7 	.word	0x08007de7
 8007da8:	08007dbd 	.word	0x08007dbd
 8007dac:	08007dcf 	.word	0x08007dcf
 8007db0:	08007de7 	.word	0x08007de7
 8007db4:	08007de7 	.word	0x08007de7
 8007db8:	08007de7 	.word	0x08007de7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	3304      	adds	r3, #4
 8007dc0:	2101      	movs	r1, #1
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f001 fb1c 	bl	8009400 <RCCEx_PLL2_Config>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007dcc:	e00c      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	3324      	adds	r3, #36	; 0x24
 8007dd2:	2101      	movs	r1, #1
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f001 fbc5 	bl	8009564 <RCCEx_PLL3_Config>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007dde:	e003      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	75fb      	strb	r3, [r7, #23]
      break;
 8007de4:	e000      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8007de6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007de8:	7dfb      	ldrb	r3, [r7, #23]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d109      	bne.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007dee:	4b26      	ldr	r3, [pc, #152]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007df2:	f023 0207 	bic.w	r2, r3, #7
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dfa:	4923      	ldr	r1, [pc, #140]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	654b      	str	r3, [r1, #84]	; 0x54
 8007e00:	e001      	b.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e02:	7dfb      	ldrb	r3, [r7, #23]
 8007e04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0304 	and.w	r3, r3, #4
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d040      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e18:	2b05      	cmp	r3, #5
 8007e1a:	d821      	bhi.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8007e1c:	a201      	add	r2, pc, #4	; (adr r2, 8007e24 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8007e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e22:	bf00      	nop
 8007e24:	08007e67 	.word	0x08007e67
 8007e28:	08007e3d 	.word	0x08007e3d
 8007e2c:	08007e4f 	.word	0x08007e4f
 8007e30:	08007e67 	.word	0x08007e67
 8007e34:	08007e67 	.word	0x08007e67
 8007e38:	08007e67 	.word	0x08007e67
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	3304      	adds	r3, #4
 8007e40:	2101      	movs	r1, #1
 8007e42:	4618      	mov	r0, r3
 8007e44:	f001 fadc 	bl	8009400 <RCCEx_PLL2_Config>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007e4c:	e00c      	b.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	3324      	adds	r3, #36	; 0x24
 8007e52:	2101      	movs	r1, #1
 8007e54:	4618      	mov	r0, r3
 8007e56:	f001 fb85 	bl	8009564 <RCCEx_PLL3_Config>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007e5e:	e003      	b.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	75fb      	strb	r3, [r7, #23]
      break;
 8007e64:	e000      	b.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8007e66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e68:	7dfb      	ldrb	r3, [r7, #23]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d110      	bne.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e6e:	4b06      	ldr	r3, [pc, #24]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e72:	f023 0207 	bic.w	r2, r3, #7
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e7c:	4902      	ldr	r1, [pc, #8]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	658b      	str	r3, [r1, #88]	; 0x58
 8007e82:	e007      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8007e84:	58024800 	.word	0x58024800
 8007e88:	58024400 	.word	0x58024400
 8007e8c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
 8007e92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 0320 	and.w	r3, r3, #32
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d04b      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ea6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007eaa:	d02e      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x966>
 8007eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007eb0:	d828      	bhi.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007eb6:	d02a      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8007eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ebc:	d822      	bhi.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007ebe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ec2:	d026      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007ec4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ec8:	d81c      	bhi.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007eca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ece:	d010      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8007ed0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ed4:	d816      	bhi.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d01d      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8007eda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ede:	d111      	bne.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f001 fa8a 	bl	8009400 <RCCEx_PLL2_Config>
 8007eec:	4603      	mov	r3, r0
 8007eee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007ef0:	e012      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	3324      	adds	r3, #36	; 0x24
 8007ef6:	2102      	movs	r1, #2
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f001 fb33 	bl	8009564 <RCCEx_PLL3_Config>
 8007efe:	4603      	mov	r3, r0
 8007f00:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007f02:	e009      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	75fb      	strb	r3, [r7, #23]
      break;
 8007f08:	e006      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8007f0a:	bf00      	nop
 8007f0c:	e004      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8007f0e:	bf00      	nop
 8007f10:	e002      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8007f12:	bf00      	nop
 8007f14:	e000      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8007f16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f18:	7dfb      	ldrb	r3, [r7, #23]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d10a      	bne.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f1e:	4bb2      	ldr	r3, [pc, #712]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f22:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f2c:	49ae      	ldr	r1, [pc, #696]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	654b      	str	r3, [r1, #84]	; 0x54
 8007f32:	e001      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f34:	7dfb      	ldrb	r3, [r7, #23]
 8007f36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d04b      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f4a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f4e:	d02e      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8007f50:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f54:	d828      	bhi.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8007f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f5a:	d02a      	beq.n	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8007f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f60:	d822      	bhi.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8007f62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f66:	d026      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8007f68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f6c:	d81c      	bhi.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8007f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f72:	d010      	beq.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8007f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f78:	d816      	bhi.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d01d      	beq.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8007f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f82:	d111      	bne.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	3304      	adds	r3, #4
 8007f88:	2100      	movs	r1, #0
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f001 fa38 	bl	8009400 <RCCEx_PLL2_Config>
 8007f90:	4603      	mov	r3, r0
 8007f92:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007f94:	e012      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	3324      	adds	r3, #36	; 0x24
 8007f9a:	2102      	movs	r1, #2
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f001 fae1 	bl	8009564 <RCCEx_PLL3_Config>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007fa6:	e009      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	75fb      	strb	r3, [r7, #23]
      break;
 8007fac:	e006      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007fae:	bf00      	nop
 8007fb0:	e004      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007fb2:	bf00      	nop
 8007fb4:	e002      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007fb6:	bf00      	nop
 8007fb8:	e000      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007fba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007fbc:	7dfb      	ldrb	r3, [r7, #23]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10a      	bne.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fc2:	4b89      	ldr	r3, [pc, #548]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fc6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fd0:	4985      	ldr	r1, [pc, #532]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	658b      	str	r3, [r1, #88]	; 0x58
 8007fd6:	e001      	b.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fd8:	7dfb      	ldrb	r3, [r7, #23]
 8007fda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d04b      	beq.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007fee:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007ff2:	d02e      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8007ff4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007ff8:	d828      	bhi.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8007ffa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ffe:	d02a      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8008000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008004:	d822      	bhi.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8008006:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800800a:	d026      	beq.n	800805a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800800c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008010:	d81c      	bhi.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8008012:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008016:	d010      	beq.n	800803a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8008018:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800801c:	d816      	bhi.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800801e:	2b00      	cmp	r3, #0
 8008020:	d01d      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8008022:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008026:	d111      	bne.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	3304      	adds	r3, #4
 800802c:	2100      	movs	r1, #0
 800802e:	4618      	mov	r0, r3
 8008030:	f001 f9e6 	bl	8009400 <RCCEx_PLL2_Config>
 8008034:	4603      	mov	r3, r0
 8008036:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008038:	e012      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	3324      	adds	r3, #36	; 0x24
 800803e:	2102      	movs	r1, #2
 8008040:	4618      	mov	r0, r3
 8008042:	f001 fa8f 	bl	8009564 <RCCEx_PLL3_Config>
 8008046:	4603      	mov	r3, r0
 8008048:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800804a:	e009      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	75fb      	strb	r3, [r7, #23]
      break;
 8008050:	e006      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8008052:	bf00      	nop
 8008054:	e004      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8008056:	bf00      	nop
 8008058:	e002      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800805a:	bf00      	nop
 800805c:	e000      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800805e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008060:	7dfb      	ldrb	r3, [r7, #23]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d10a      	bne.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008066:	4b60      	ldr	r3, [pc, #384]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8008068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800806a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008074:	495c      	ldr	r1, [pc, #368]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8008076:	4313      	orrs	r3, r2
 8008078:	658b      	str	r3, [r1, #88]	; 0x58
 800807a:	e001      	b.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800807c:	7dfb      	ldrb	r3, [r7, #23]
 800807e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f003 0308 	and.w	r3, r3, #8
 8008088:	2b00      	cmp	r3, #0
 800808a:	d018      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008094:	d10a      	bne.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	3324      	adds	r3, #36	; 0x24
 800809a:	2102      	movs	r1, #2
 800809c:	4618      	mov	r0, r3
 800809e:	f001 fa61 	bl	8009564 <RCCEx_PLL3_Config>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d001      	beq.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80080ac:	4b4e      	ldr	r3, [pc, #312]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80080ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080b8:	494b      	ldr	r1, [pc, #300]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80080ba:	4313      	orrs	r3, r2
 80080bc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0310 	and.w	r3, r3, #16
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d01a      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080d4:	d10a      	bne.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	3324      	adds	r3, #36	; 0x24
 80080da:	2102      	movs	r1, #2
 80080dc:	4618      	mov	r0, r3
 80080de:	f001 fa41 	bl	8009564 <RCCEx_PLL3_Config>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080ec:	4b3e      	ldr	r3, [pc, #248]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80080ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080fa:	493b      	ldr	r1, [pc, #236]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80080fc:	4313      	orrs	r3, r2
 80080fe:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008108:	2b00      	cmp	r3, #0
 800810a:	d034      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008112:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008116:	d01d      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8008118:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800811c:	d817      	bhi.n	800814e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 800811e:	2b00      	cmp	r3, #0
 8008120:	d003      	beq.n	800812a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8008122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008126:	d009      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008128:	e011      	b.n	800814e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	3304      	adds	r3, #4
 800812e:	2100      	movs	r1, #0
 8008130:	4618      	mov	r0, r3
 8008132:	f001 f965 	bl	8009400 <RCCEx_PLL2_Config>
 8008136:	4603      	mov	r3, r0
 8008138:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800813a:	e00c      	b.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	3324      	adds	r3, #36	; 0x24
 8008140:	2102      	movs	r1, #2
 8008142:	4618      	mov	r0, r3
 8008144:	f001 fa0e 	bl	8009564 <RCCEx_PLL3_Config>
 8008148:	4603      	mov	r3, r0
 800814a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800814c:	e003      	b.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	75fb      	strb	r3, [r7, #23]
      break;
 8008152:	e000      	b.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8008154:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008156:	7dfb      	ldrb	r3, [r7, #23]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10a      	bne.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800815c:	4b22      	ldr	r3, [pc, #136]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800815e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008160:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800816a:	491f      	ldr	r1, [pc, #124]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800816c:	4313      	orrs	r3, r2
 800816e:	658b      	str	r3, [r1, #88]	; 0x58
 8008170:	e001      	b.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008172:	7dfb      	ldrb	r3, [r7, #23]
 8008174:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800817e:	2b00      	cmp	r3, #0
 8008180:	d036      	beq.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008188:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800818c:	d01c      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800818e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008192:	d816      	bhi.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008194:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008198:	d003      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800819a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800819e:	d007      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 80081a0:	e00f      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081a2:	4b11      	ldr	r3, [pc, #68]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80081a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a6:	4a10      	ldr	r2, [pc, #64]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80081a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80081ae:	e00c      	b.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	3324      	adds	r3, #36	; 0x24
 80081b4:	2101      	movs	r1, #1
 80081b6:	4618      	mov	r0, r3
 80081b8:	f001 f9d4 	bl	8009564 <RCCEx_PLL3_Config>
 80081bc:	4603      	mov	r3, r0
 80081be:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80081c0:	e003      	b.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	75fb      	strb	r3, [r7, #23]
      break;
 80081c6:	e000      	b.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 80081c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081ca:	7dfb      	ldrb	r3, [r7, #23]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d10d      	bne.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80081d0:	4b05      	ldr	r3, [pc, #20]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80081d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081de:	4902      	ldr	r1, [pc, #8]	; (80081e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80081e0:	4313      	orrs	r3, r2
 80081e2:	654b      	str	r3, [r1, #84]	; 0x54
 80081e4:	e004      	b.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 80081e6:	bf00      	nop
 80081e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081ec:	7dfb      	ldrb	r3, [r7, #23]
 80081ee:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d029      	beq.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008200:	2b00      	cmp	r3, #0
 8008202:	d003      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8008204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008208:	d007      	beq.n	800821a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800820a:	e00f      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800820c:	4b61      	ldr	r3, [pc, #388]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800820e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008210:	4a60      	ldr	r2, [pc, #384]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008216:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008218:	e00b      	b.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	3304      	adds	r3, #4
 800821e:	2102      	movs	r1, #2
 8008220:	4618      	mov	r0, r3
 8008222:	f001 f8ed 	bl	8009400 <RCCEx_PLL2_Config>
 8008226:	4603      	mov	r3, r0
 8008228:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800822a:	e002      	b.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	75fb      	strb	r3, [r7, #23]
      break;
 8008230:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008232:	7dfb      	ldrb	r3, [r7, #23]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d109      	bne.n	800824c <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008238:	4b56      	ldr	r3, [pc, #344]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800823a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800823c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008244:	4953      	ldr	r1, [pc, #332]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008246:	4313      	orrs	r3, r2
 8008248:	64cb      	str	r3, [r1, #76]	; 0x4c
 800824a:	e001      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800824c:	7dfb      	ldrb	r3, [r7, #23]
 800824e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00a      	beq.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	3324      	adds	r3, #36	; 0x24
 8008260:	2102      	movs	r1, #2
 8008262:	4618      	mov	r0, r3
 8008264:	f001 f97e 	bl	8009564 <RCCEx_PLL3_Config>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d001      	beq.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800827a:	2b00      	cmp	r3, #0
 800827c:	d030      	beq.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008282:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008286:	d017      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008288:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800828c:	d811      	bhi.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800828e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008292:	d013      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8008294:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008298:	d80b      	bhi.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800829a:	2b00      	cmp	r3, #0
 800829c:	d010      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800829e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082a2:	d106      	bne.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082a4:	4b3b      	ldr	r3, [pc, #236]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80082a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a8:	4a3a      	ldr	r2, [pc, #232]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80082aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80082ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80082b0:	e007      	b.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	75fb      	strb	r3, [r7, #23]
      break;
 80082b6:	e004      	b.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 80082b8:	bf00      	nop
 80082ba:	e002      	b.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 80082bc:	bf00      	nop
 80082be:	e000      	b.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 80082c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082c2:	7dfb      	ldrb	r3, [r7, #23]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d109      	bne.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80082c8:	4b32      	ldr	r3, [pc, #200]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80082ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082d4:	492f      	ldr	r1, [pc, #188]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80082d6:	4313      	orrs	r3, r2
 80082d8:	654b      	str	r3, [r1, #84]	; 0x54
 80082da:	e001      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082dc:	7dfb      	ldrb	r3, [r7, #23]
 80082de:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d008      	beq.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80082ec:	4b29      	ldr	r3, [pc, #164]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80082ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082f8:	4926      	ldr	r1, [pc, #152]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80082fa:	4313      	orrs	r3, r2
 80082fc:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d008      	beq.n	800831c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800830a:	4b22      	ldr	r3, [pc, #136]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800830c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800830e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008316:	491f      	ldr	r1, [pc, #124]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008318:	4313      	orrs	r3, r2
 800831a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d00d      	beq.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008328:	4b1a      	ldr	r3, [pc, #104]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	4a19      	ldr	r2, [pc, #100]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800832e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008332:	6113      	str	r3, [r2, #16]
 8008334:	4b17      	ldr	r3, [pc, #92]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008336:	691a      	ldr	r2, [r3, #16]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800833e:	4915      	ldr	r1, [pc, #84]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008340:	4313      	orrs	r3, r2
 8008342:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	da08      	bge.n	800835e <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800834c:	4b11      	ldr	r3, [pc, #68]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800834e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008350:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008358:	490e      	ldr	r1, [pc, #56]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800835a:	4313      	orrs	r3, r2
 800835c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008366:	2b00      	cmp	r3, #0
 8008368:	d009      	beq.n	800837e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800836a:	4b0a      	ldr	r3, [pc, #40]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800836c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800836e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008378:	4906      	ldr	r1, [pc, #24]	; (8008394 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800837a:	4313      	orrs	r3, r2
 800837c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800837e:	7dbb      	ldrb	r3, [r7, #22]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d101      	bne.n	8008388 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8008384:	2300      	movs	r3, #0
 8008386:	e000      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
}
 800838a:	4618      	mov	r0, r3
 800838c:	3718      	adds	r7, #24
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	58024400 	.word	0x58024400

08008398 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b090      	sub	sp, #64	; 0x40
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083a6:	f040 8089 	bne.w	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80083aa:	4b95      	ldr	r3, [pc, #596]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80083ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083ae:	f003 0307 	and.w	r3, r3, #7
 80083b2:	633b      	str	r3, [r7, #48]	; 0x30
 80083b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083b6:	2b04      	cmp	r3, #4
 80083b8:	d87d      	bhi.n	80084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 80083ba:	a201      	add	r2, pc, #4	; (adr r2, 80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 80083bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c0:	080083d5 	.word	0x080083d5
 80083c4:	080083f9 	.word	0x080083f9
 80083c8:	0800841d 	.word	0x0800841d
 80083cc:	080084b1 	.word	0x080084b1
 80083d0:	08008441 	.word	0x08008441

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083d4:	4b8a      	ldr	r3, [pc, #552]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083e0:	d107      	bne.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 feb8 	bl	800915c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80083ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80083f0:	e3ed      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80083f2:	2300      	movs	r3, #0
 80083f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083f6:	e3ea      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083f8:	4b81      	ldr	r3, [pc, #516]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008400:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008404:	d107      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008406:	f107 0318 	add.w	r3, r7, #24
 800840a:	4618      	mov	r0, r3
 800840c:	f000 fbfe 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008414:	e3db      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008416:	2300      	movs	r3, #0
 8008418:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800841a:	e3d8      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800841c:	4b78      	ldr	r3, [pc, #480]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008424:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008428:	d107      	bne.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800842a:	f107 030c 	add.w	r3, r7, #12
 800842e:	4618      	mov	r0, r3
 8008430:	f000 fd40 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008438:	e3c9      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800843a:	2300      	movs	r3, #0
 800843c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800843e:	e3c6      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008440:	4b6f      	ldr	r3, [pc, #444]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008444:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008448:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800844a:	4b6d      	ldr	r3, [pc, #436]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0304 	and.w	r3, r3, #4
 8008452:	2b04      	cmp	r3, #4
 8008454:	d10c      	bne.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8008456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008458:	2b00      	cmp	r3, #0
 800845a:	d109      	bne.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800845c:	4b68      	ldr	r3, [pc, #416]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	08db      	lsrs	r3, r3, #3
 8008462:	f003 0303 	and.w	r3, r3, #3
 8008466:	4a67      	ldr	r2, [pc, #412]	; (8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8008468:	fa22 f303 	lsr.w	r3, r2, r3
 800846c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800846e:	e01e      	b.n	80084ae <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008470:	4b63      	ldr	r3, [pc, #396]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008478:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800847c:	d106      	bne.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800847e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008480:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008484:	d102      	bne.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008486:	4b60      	ldr	r3, [pc, #384]	; (8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008488:	63fb      	str	r3, [r7, #60]	; 0x3c
 800848a:	e010      	b.n	80084ae <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800848c:	4b5c      	ldr	r3, [pc, #368]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008494:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008498:	d106      	bne.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800849a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084a0:	d102      	bne.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80084a2:	4b5a      	ldr	r3, [pc, #360]	; (800860c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80084a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084a6:	e002      	b.n	80084ae <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80084a8:	2300      	movs	r3, #0
 80084aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80084ac:	e38f      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80084ae:	e38e      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80084b0:	4b57      	ldr	r3, [pc, #348]	; (8008610 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80084b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084b4:	e38b      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 80084b6:	2300      	movs	r3, #0
 80084b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084ba:	e388      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084c2:	f040 80a7 	bne.w	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80084c6:	4b4e      	ldr	r3, [pc, #312]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80084c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084ca:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80084ce:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80084d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80084d6:	d054      	beq.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80084d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80084de:	f200 808b 	bhi.w	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80084e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80084e8:	f000 8083 	beq.w	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80084ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ee:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80084f2:	f200 8081 	bhi.w	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80084f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80084fc:	d02f      	beq.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 80084fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008500:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008504:	d878      	bhi.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8008506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008508:	2b00      	cmp	r3, #0
 800850a:	d004      	beq.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 800850c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008512:	d012      	beq.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8008514:	e070      	b.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008516:	4b3a      	ldr	r3, [pc, #232]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800851e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008522:	d107      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008524:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008528:	4618      	mov	r0, r3
 800852a:	f000 fe17 	bl	800915c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800852e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008530:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008532:	e34c      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008534:	2300      	movs	r3, #0
 8008536:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008538:	e349      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800853a:	4b31      	ldr	r3, [pc, #196]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008542:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008546:	d107      	bne.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008548:	f107 0318 	add.w	r3, r7, #24
 800854c:	4618      	mov	r0, r3
 800854e:	f000 fb5d 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008556:	e33a      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008558:	2300      	movs	r3, #0
 800855a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800855c:	e337      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800855e:	4b28      	ldr	r3, [pc, #160]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008566:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800856a:	d107      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800856c:	f107 030c 	add.w	r3, r7, #12
 8008570:	4618      	mov	r0, r3
 8008572:	f000 fc9f 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800857a:	e328      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800857c:	2300      	movs	r3, #0
 800857e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008580:	e325      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008582:	4b1f      	ldr	r3, [pc, #124]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008586:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800858a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800858c:	4b1c      	ldr	r3, [pc, #112]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 0304 	and.w	r3, r3, #4
 8008594:	2b04      	cmp	r3, #4
 8008596:	d10c      	bne.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8008598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800859a:	2b00      	cmp	r3, #0
 800859c:	d109      	bne.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800859e:	4b18      	ldr	r3, [pc, #96]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	08db      	lsrs	r3, r3, #3
 80085a4:	f003 0303 	and.w	r3, r3, #3
 80085a8:	4a16      	ldr	r2, [pc, #88]	; (8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 80085aa:	fa22 f303 	lsr.w	r3, r2, r3
 80085ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085b0:	e01e      	b.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085b2:	4b13      	ldr	r3, [pc, #76]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085be:	d106      	bne.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80085c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085c6:	d102      	bne.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80085c8:	4b0f      	ldr	r3, [pc, #60]	; (8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085cc:	e010      	b.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085ce:	4b0c      	ldr	r3, [pc, #48]	; (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085da:	d106      	bne.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 80085dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085e2:	d102      	bne.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80085e4:	4b09      	ldr	r3, [pc, #36]	; (800860c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80085e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085e8:	e002      	b.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80085ea:	2300      	movs	r3, #0
 80085ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80085ee:	e2ee      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80085f0:	e2ed      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80085f2:	4b07      	ldr	r3, [pc, #28]	; (8008610 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80085f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085f6:	e2ea      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085fc:	e2e7      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80085fe:	bf00      	nop
 8008600:	58024400 	.word	0x58024400
 8008604:	03d09000 	.word	0x03d09000
 8008608:	003d0900 	.word	0x003d0900
 800860c:	017d7840 	.word	0x017d7840
 8008610:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800861a:	f040 809c 	bne.w	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800861e:	4b9e      	ldr	r3, [pc, #632]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008622:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8008626:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800862a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800862e:	d054      	beq.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008632:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008636:	f200 808b 	bhi.w	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800863a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800863c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008640:	f000 8083 	beq.w	800874a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008646:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800864a:	f200 8081 	bhi.w	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800864e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008650:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008654:	d02f      	beq.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008658:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800865c:	d878      	bhi.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800865e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008660:	2b00      	cmp	r3, #0
 8008662:	d004      	beq.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8008664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008666:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800866a:	d012      	beq.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800866c:	e070      	b.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800866e:	4b8a      	ldr	r3, [pc, #552]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008676:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800867a:	d107      	bne.n	800868c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800867c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008680:	4618      	mov	r0, r3
 8008682:	f000 fd6b 	bl	800915c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008688:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800868a:	e2a0      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800868c:	2300      	movs	r3, #0
 800868e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008690:	e29d      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008692:	4b81      	ldr	r3, [pc, #516]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800869a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800869e:	d107      	bne.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086a0:	f107 0318 	add.w	r3, r7, #24
 80086a4:	4618      	mov	r0, r3
 80086a6:	f000 fab1 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80086ae:	e28e      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80086b0:	2300      	movs	r3, #0
 80086b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086b4:	e28b      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086b6:	4b78      	ldr	r3, [pc, #480]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80086be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086c2:	d107      	bne.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086c4:	f107 030c 	add.w	r3, r7, #12
 80086c8:	4618      	mov	r0, r3
 80086ca:	f000 fbf3 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80086d2:	e27c      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80086d4:	2300      	movs	r3, #0
 80086d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086d8:	e279      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80086da:	4b6f      	ldr	r3, [pc, #444]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80086dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80086e2:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086e4:	4b6c      	ldr	r3, [pc, #432]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 0304 	and.w	r3, r3, #4
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	d10c      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80086f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d109      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80086f6:	4b68      	ldr	r3, [pc, #416]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	08db      	lsrs	r3, r3, #3
 80086fc:	f003 0303 	and.w	r3, r3, #3
 8008700:	4a66      	ldr	r2, [pc, #408]	; (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008702:	fa22 f303 	lsr.w	r3, r2, r3
 8008706:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008708:	e01e      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800870a:	4b63      	ldr	r3, [pc, #396]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008716:	d106      	bne.n	8008726 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 8008718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800871a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800871e:	d102      	bne.n	8008726 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008720:	4b5f      	ldr	r3, [pc, #380]	; (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8008722:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008724:	e010      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008726:	4b5c      	ldr	r3, [pc, #368]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800872e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008732:	d106      	bne.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8008734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800873a:	d102      	bne.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800873c:	4b59      	ldr	r3, [pc, #356]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800873e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008740:	e002      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008742:	2300      	movs	r3, #0
 8008744:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008746:	e242      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8008748:	e241      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800874a:	4b57      	ldr	r3, [pc, #348]	; (80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800874c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800874e:	e23e      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008754:	e23b      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800875c:	f040 80a6 	bne.w	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008760:	4b4d      	ldr	r3, [pc, #308]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008764:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008768:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800876a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008770:	d054      	beq.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8008772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008774:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008778:	f200 808b 	bhi.w	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800877c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008782:	f000 8083 	beq.w	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8008786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008788:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800878c:	f200 8081 	bhi.w	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008792:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008796:	d02f      	beq.n	80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 8008798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800879a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800879e:	d878      	bhi.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80087a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d004      	beq.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80087a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087ac:	d012      	beq.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 80087ae:	e070      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087b0:	4b39      	ldr	r3, [pc, #228]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80087bc:	d107      	bne.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80087c2:	4618      	mov	r0, r3
 80087c4:	f000 fcca 	bl	800915c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ca:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80087cc:	e1ff      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80087ce:	2300      	movs	r3, #0
 80087d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087d2:	e1fc      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087d4:	4b30      	ldr	r3, [pc, #192]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80087e0:	d107      	bne.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087e2:	f107 0318 	add.w	r3, r7, #24
 80087e6:	4618      	mov	r0, r3
 80087e8:	f000 fa10 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80087f0:	e1ed      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80087f2:	2300      	movs	r3, #0
 80087f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087f6:	e1ea      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087f8:	4b27      	ldr	r3, [pc, #156]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008800:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008804:	d107      	bne.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008806:	f107 030c 	add.w	r3, r7, #12
 800880a:	4618      	mov	r0, r3
 800880c:	f000 fb52 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008814:	e1db      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008816:	2300      	movs	r3, #0
 8008818:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800881a:	e1d8      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800881c:	4b1e      	ldr	r3, [pc, #120]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800881e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008820:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008824:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008826:	4b1c      	ldr	r3, [pc, #112]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0304 	and.w	r3, r3, #4
 800882e:	2b04      	cmp	r3, #4
 8008830:	d10c      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8008832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008834:	2b00      	cmp	r3, #0
 8008836:	d109      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008838:	4b17      	ldr	r3, [pc, #92]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	08db      	lsrs	r3, r3, #3
 800883e:	f003 0303 	and.w	r3, r3, #3
 8008842:	4a16      	ldr	r2, [pc, #88]	; (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008844:	fa22 f303 	lsr.w	r3, r2, r3
 8008848:	63fb      	str	r3, [r7, #60]	; 0x3c
 800884a:	e01e      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800884c:	4b12      	ldr	r3, [pc, #72]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008858:	d106      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800885a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008860:	d102      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008862:	4b0f      	ldr	r3, [pc, #60]	; (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8008864:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008866:	e010      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008868:	4b0b      	ldr	r3, [pc, #44]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008870:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008874:	d106      	bne.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800887c:	d102      	bne.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800887e:	4b09      	ldr	r3, [pc, #36]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8008880:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008882:	e002      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008884:	2300      	movs	r3, #0
 8008886:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008888:	e1a1      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800888a:	e1a0      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800888c:	4b06      	ldr	r3, [pc, #24]	; (80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800888e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008890:	e19d      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008896:	e19a      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8008898:	58024400 	.word	0x58024400
 800889c:	03d09000 	.word	0x03d09000
 80088a0:	003d0900 	.word	0x003d0900
 80088a4:	017d7840 	.word	0x017d7840
 80088a8:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80088b2:	d173      	bne.n	800899c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80088b4:	4b9a      	ldr	r3, [pc, #616]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80088b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80088bc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80088be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088c4:	d02f      	beq.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80088c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088cc:	d863      	bhi.n	8008996 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80088ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d004      	beq.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 80088d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088da:	d012      	beq.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 80088dc:	e05b      	b.n	8008996 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088de:	4b90      	ldr	r3, [pc, #576]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80088e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80088ea:	d107      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088ec:	f107 0318 	add.w	r3, r7, #24
 80088f0:	4618      	mov	r0, r3
 80088f2:	f000 f98b 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80088fa:	e168      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80088fc:	2300      	movs	r3, #0
 80088fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008900:	e165      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008902:	4b87      	ldr	r3, [pc, #540]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800890a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800890e:	d107      	bne.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008910:	f107 030c 	add.w	r3, r7, #12
 8008914:	4618      	mov	r0, r3
 8008916:	f000 facd 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800891e:	e156      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008920:	2300      	movs	r3, #0
 8008922:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008924:	e153      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008926:	4b7e      	ldr	r3, [pc, #504]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800892a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800892e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008930:	4b7b      	ldr	r3, [pc, #492]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 0304 	and.w	r3, r3, #4
 8008938:	2b04      	cmp	r3, #4
 800893a:	d10c      	bne.n	8008956 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 800893c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800893e:	2b00      	cmp	r3, #0
 8008940:	d109      	bne.n	8008956 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008942:	4b77      	ldr	r3, [pc, #476]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	08db      	lsrs	r3, r3, #3
 8008948:	f003 0303 	and.w	r3, r3, #3
 800894c:	4a75      	ldr	r2, [pc, #468]	; (8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800894e:	fa22 f303 	lsr.w	r3, r2, r3
 8008952:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008954:	e01e      	b.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008956:	4b72      	ldr	r3, [pc, #456]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800895e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008962:	d106      	bne.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8008964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008966:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800896a:	d102      	bne.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800896c:	4b6e      	ldr	r3, [pc, #440]	; (8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800896e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008970:	e010      	b.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008972:	4b6b      	ldr	r3, [pc, #428]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800897a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800897e:	d106      	bne.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008982:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008986:	d102      	bne.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008988:	4b68      	ldr	r3, [pc, #416]	; (8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 800898a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800898c:	e002      	b.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008992:	e11c      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8008994:	e11b      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8008996:	2300      	movs	r3, #0
 8008998:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800899a:	e118      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089a2:	d133      	bne.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80089a4:	4b5e      	ldr	r3, [pc, #376]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80089a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089ac:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80089ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d004      	beq.n	80089be <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80089b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089ba:	d012      	beq.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 80089bc:	e023      	b.n	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089be:	4b58      	ldr	r3, [pc, #352]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80089ca:	d107      	bne.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089d0:	4618      	mov	r0, r3
 80089d2:	f000 fbc3 	bl	800915c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80089d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80089da:	e0f8      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80089dc:	2300      	movs	r3, #0
 80089de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089e0:	e0f5      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089e2:	4b4f      	ldr	r3, [pc, #316]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089ee:	d107      	bne.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089f0:	f107 0318 	add.w	r3, r7, #24
 80089f4:	4618      	mov	r0, r3
 80089f6:	f000 f909 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80089fa:	6a3b      	ldr	r3, [r7, #32]
 80089fc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80089fe:	e0e6      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008a00:	2300      	movs	r3, #0
 8008a02:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a04:	e0e3      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8008a06:	2300      	movs	r3, #0
 8008a08:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a0a:	e0e0      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a12:	f040 808d 	bne.w	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8008a16:	4b42      	ldr	r3, [pc, #264]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a1a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008a1e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a26:	d06b      	beq.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 8008a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a2e:	d874      	bhi.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8008a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a36:	d056      	beq.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8008a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a3e:	d86c      	bhi.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8008a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a42:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008a46:	d03b      	beq.n	8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8008a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a4a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008a4e:	d864      	bhi.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8008a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a56:	d021      	beq.n	8008a9c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a5e:	d85c      	bhi.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8008a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d004      	beq.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8008a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a6c:	d004      	beq.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8008a6e:	e054      	b.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008a70:	f000 f8b6 	bl	8008be0 <HAL_RCCEx_GetD3PCLK1Freq>
 8008a74:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8008a76:	e0aa      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a78:	4b29      	ldr	r3, [pc, #164]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a84:	d107      	bne.n	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a86:	f107 0318 	add.w	r3, r7, #24
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f000 f8be 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008a94:	e09b      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008a96:	2300      	movs	r3, #0
 8008a98:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a9a:	e098      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a9c:	4b20      	ldr	r3, [pc, #128]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008aa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aa8:	d107      	bne.n	8008aba <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008aaa:	f107 030c 	add.w	r3, r7, #12
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f000 fa00 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008ab8:	e089      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008aba:	2300      	movs	r3, #0
 8008abc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008abe:	e086      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ac0:	4b17      	ldr	r3, [pc, #92]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 0304 	and.w	r3, r3, #4
 8008ac8:	2b04      	cmp	r3, #4
 8008aca:	d109      	bne.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008acc:	4b14      	ldr	r3, [pc, #80]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	08db      	lsrs	r3, r3, #3
 8008ad2:	f003 0303 	and.w	r3, r3, #3
 8008ad6:	4a13      	ldr	r2, [pc, #76]	; (8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8008ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8008adc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008ade:	e076      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008ae4:	e073      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008ae6:	4b0e      	ldr	r3, [pc, #56]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008af2:	d102      	bne.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 8008af4:	4b0c      	ldr	r3, [pc, #48]	; (8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8008af6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008af8:	e069      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8008afa:	2300      	movs	r3, #0
 8008afc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008afe:	e066      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008b00:	4b07      	ldr	r3, [pc, #28]	; (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b0c:	d102      	bne.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 8008b0e:	4b07      	ldr	r3, [pc, #28]	; (8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8008b10:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008b12:	e05c      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008b14:	2300      	movs	r3, #0
 8008b16:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b18:	e059      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b1e:	e056      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8008b20:	58024400 	.word	0x58024400
 8008b24:	03d09000 	.word	0x03d09000
 8008b28:	003d0900 	.word	0x003d0900
 8008b2c:	017d7840 	.word	0x017d7840
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b36:	d148      	bne.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8008b38:	4b27      	ldr	r3, [pc, #156]	; (8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008b40:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b48:	d02a      	beq.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 8008b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b50:	d838      	bhi.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 8008b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d004      	beq.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 8008b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b5e:	d00d      	beq.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 8008b60:	e030      	b.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008b62:	4b1d      	ldr	r3, [pc, #116]	; (8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b6e:	d102      	bne.n	8008b76 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 8008b70:	4b1a      	ldr	r3, [pc, #104]	; (8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008b72:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008b74:	e02b      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008b76:	2300      	movs	r3, #0
 8008b78:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b7a:	e028      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b7c:	4b16      	ldr	r3, [pc, #88]	; (8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b88:	d107      	bne.n	8008b9a <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f000 fae4 	bl	800915c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b96:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008b98:	e019      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b9e:	e016      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ba0:	4b0d      	ldr	r3, [pc, #52]	; (8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ba8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008bac:	d107      	bne.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bae:	f107 0318 	add.w	r3, r7, #24
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f000 f82a 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008bbc:	e007      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008bc2:	e004      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008bc8:	e001      	b.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8008bce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3740      	adds	r7, #64	; 0x40
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	58024400 	.word	0x58024400
 8008bdc:	017d7840 	.word	0x017d7840

08008be0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008be4:	f7fe fc66 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 8008be8:	4602      	mov	r2, r0
 8008bea:	4b06      	ldr	r3, [pc, #24]	; (8008c04 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	091b      	lsrs	r3, r3, #4
 8008bf0:	f003 0307 	and.w	r3, r3, #7
 8008bf4:	4904      	ldr	r1, [pc, #16]	; (8008c08 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008bf6:	5ccb      	ldrb	r3, [r1, r3]
 8008bf8:	f003 031f 	and.w	r3, r3, #31
 8008bfc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	58024400 	.word	0x58024400
 8008c08:	0800eca0 	.word	0x0800eca0

08008c0c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b089      	sub	sp, #36	; 0x24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c14:	4ba1      	ldr	r3, [pc, #644]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c18:	f003 0303 	and.w	r3, r3, #3
 8008c1c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008c1e:	4b9f      	ldr	r3, [pc, #636]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c22:	0b1b      	lsrs	r3, r3, #12
 8008c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c28:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008c2a:	4b9c      	ldr	r3, [pc, #624]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c2e:	091b      	lsrs	r3, r3, #4
 8008c30:	f003 0301 	and.w	r3, r3, #1
 8008c34:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008c36:	4b99      	ldr	r3, [pc, #612]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c3a:	08db      	lsrs	r3, r3, #3
 8008c3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	fb02 f303 	mul.w	r3, r2, r3
 8008c46:	ee07 3a90 	vmov	s15, r3
 8008c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	f000 8111 	beq.w	8008e7c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	2b02      	cmp	r3, #2
 8008c5e:	f000 8083 	beq.w	8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	f200 80a1 	bhi.w	8008dac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d003      	beq.n	8008c78 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d056      	beq.n	8008d24 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008c76:	e099      	b.n	8008dac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c78:	4b88      	ldr	r3, [pc, #544]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f003 0320 	and.w	r3, r3, #32
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d02d      	beq.n	8008ce0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008c84:	4b85      	ldr	r3, [pc, #532]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	08db      	lsrs	r3, r3, #3
 8008c8a:	f003 0303 	and.w	r3, r3, #3
 8008c8e:	4a84      	ldr	r2, [pc, #528]	; (8008ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008c90:	fa22 f303 	lsr.w	r3, r2, r3
 8008c94:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	ee07 3a90 	vmov	s15, r3
 8008c9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	ee07 3a90 	vmov	s15, r3
 8008ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cae:	4b7b      	ldr	r3, [pc, #492]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb6:	ee07 3a90 	vmov	s15, r3
 8008cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cc2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cda:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008cde:	e087      	b.n	8008df0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	ee07 3a90 	vmov	s15, r3
 8008ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cea:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cf2:	4b6a      	ldr	r3, [pc, #424]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cfa:	ee07 3a90 	vmov	s15, r3
 8008cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d02:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d06:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008d22:	e065      	b.n	8008df0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	ee07 3a90 	vmov	s15, r3
 8008d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008eac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d36:	4b59      	ldr	r3, [pc, #356]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d3e:	ee07 3a90 	vmov	s15, r3
 8008d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d46:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d4a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008d66:	e043      	b.n	8008df0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	ee07 3a90 	vmov	s15, r3
 8008d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d72:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d7a:	4b48      	ldr	r3, [pc, #288]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d82:	ee07 3a90 	vmov	s15, r3
 8008d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d8e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008daa:	e021      	b.n	8008df0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	ee07 3a90 	vmov	s15, r3
 8008db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008eac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dbe:	4b37      	ldr	r3, [pc, #220]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc6:	ee07 3a90 	vmov	s15, r3
 8008dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dce:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dd2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008dee:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008df0:	4b2a      	ldr	r3, [pc, #168]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008df4:	0a5b      	lsrs	r3, r3, #9
 8008df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dfa:	ee07 3a90 	vmov	s15, r3
 8008dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e16:	ee17 2a90 	vmov	r2, s15
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008e1e:	4b1f      	ldr	r3, [pc, #124]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e22:	0c1b      	lsrs	r3, r3, #16
 8008e24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e28:	ee07 3a90 	vmov	s15, r3
 8008e2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e38:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e44:	ee17 2a90 	vmov	r2, s15
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008e4c:	4b13      	ldr	r3, [pc, #76]	; (8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e50:	0e1b      	lsrs	r3, r3, #24
 8008e52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e56:	ee07 3a90 	vmov	s15, r3
 8008e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e66:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e72:	ee17 2a90 	vmov	r2, s15
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008e7a:	e008      	b.n	8008e8e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	609a      	str	r2, [r3, #8]
}
 8008e8e:	bf00      	nop
 8008e90:	3724      	adds	r7, #36	; 0x24
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	58024400 	.word	0x58024400
 8008ea0:	03d09000 	.word	0x03d09000
 8008ea4:	46000000 	.word	0x46000000
 8008ea8:	4c742400 	.word	0x4c742400
 8008eac:	4a742400 	.word	0x4a742400
 8008eb0:	4bbebc20 	.word	0x4bbebc20

08008eb4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b089      	sub	sp, #36	; 0x24
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ebc:	4ba1      	ldr	r3, [pc, #644]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec0:	f003 0303 	and.w	r3, r3, #3
 8008ec4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008ec6:	4b9f      	ldr	r3, [pc, #636]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eca:	0d1b      	lsrs	r3, r3, #20
 8008ecc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ed0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008ed2:	4b9c      	ldr	r3, [pc, #624]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed6:	0a1b      	lsrs	r3, r3, #8
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008ede:	4b99      	ldr	r3, [pc, #612]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee2:	08db      	lsrs	r3, r3, #3
 8008ee4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	fb02 f303 	mul.w	r3, r2, r3
 8008eee:	ee07 3a90 	vmov	s15, r3
 8008ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ef6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f000 8111 	beq.w	8009124 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	2b02      	cmp	r3, #2
 8008f06:	f000 8083 	beq.w	8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	f200 80a1 	bhi.w	8009054 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d003      	beq.n	8008f20 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008f18:	69bb      	ldr	r3, [r7, #24]
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d056      	beq.n	8008fcc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008f1e:	e099      	b.n	8009054 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f20:	4b88      	ldr	r3, [pc, #544]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f003 0320 	and.w	r3, r3, #32
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d02d      	beq.n	8008f88 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008f2c:	4b85      	ldr	r3, [pc, #532]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	08db      	lsrs	r3, r3, #3
 8008f32:	f003 0303 	and.w	r3, r3, #3
 8008f36:	4a84      	ldr	r2, [pc, #528]	; (8009148 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008f38:	fa22 f303 	lsr.w	r3, r2, r3
 8008f3c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	ee07 3a90 	vmov	s15, r3
 8008f44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	ee07 3a90 	vmov	s15, r3
 8008f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f56:	4b7b      	ldr	r3, [pc, #492]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f5e:	ee07 3a90 	vmov	s15, r3
 8008f62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f66:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f6a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800914c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f82:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008f86:	e087      	b.n	8009098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	ee07 3a90 	vmov	s15, r3
 8008f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f92:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009150 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f9a:	4b6a      	ldr	r3, [pc, #424]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fa2:	ee07 3a90 	vmov	s15, r3
 8008fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008faa:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fae:	eddf 5a67 	vldr	s11, [pc, #412]	; 800914c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fc6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008fca:	e065      	b.n	8009098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	ee07 3a90 	vmov	s15, r3
 8008fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fd6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009154 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fde:	4b59      	ldr	r3, [pc, #356]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fe6:	ee07 3a90 	vmov	s15, r3
 8008fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fee:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ff2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800914c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ffe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800900a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800900e:	e043      	b.n	8009098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	ee07 3a90 	vmov	s15, r3
 8009016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800901a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009158 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800901e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009022:	4b48      	ldr	r3, [pc, #288]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800902a:	ee07 3a90 	vmov	s15, r3
 800902e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009032:	ed97 6a03 	vldr	s12, [r7, #12]
 8009036:	eddf 5a45 	vldr	s11, [pc, #276]	; 800914c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800903a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800903e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009042:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800904a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800904e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009052:	e021      	b.n	8009098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	ee07 3a90 	vmov	s15, r3
 800905a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800905e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009154 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009066:	4b37      	ldr	r3, [pc, #220]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800906a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800906e:	ee07 3a90 	vmov	s15, r3
 8009072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009076:	ed97 6a03 	vldr	s12, [r7, #12]
 800907a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800914c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800907e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009086:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800908a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800908e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009092:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009096:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009098:	4b2a      	ldr	r3, [pc, #168]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800909a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909c:	0a5b      	lsrs	r3, r3, #9
 800909e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090a2:	ee07 3a90 	vmov	s15, r3
 80090a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80090b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090be:	ee17 2a90 	vmov	r2, s15
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80090c6:	4b1f      	ldr	r3, [pc, #124]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ca:	0c1b      	lsrs	r3, r3, #16
 80090cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090d0:	ee07 3a90 	vmov	s15, r3
 80090d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80090e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090ec:	ee17 2a90 	vmov	r2, s15
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80090f4:	4b13      	ldr	r3, [pc, #76]	; (8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f8:	0e1b      	lsrs	r3, r3, #24
 80090fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090fe:	ee07 3a90 	vmov	s15, r3
 8009102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009106:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800910a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800910e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009116:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800911a:	ee17 2a90 	vmov	r2, s15
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009122:	e008      	b.n	8009136 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	609a      	str	r2, [r3, #8]
}
 8009136:	bf00      	nop
 8009138:	3724      	adds	r7, #36	; 0x24
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	58024400 	.word	0x58024400
 8009148:	03d09000 	.word	0x03d09000
 800914c:	46000000 	.word	0x46000000
 8009150:	4c742400 	.word	0x4c742400
 8009154:	4a742400 	.word	0x4a742400
 8009158:	4bbebc20 	.word	0x4bbebc20

0800915c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800915c:	b480      	push	{r7}
 800915e:	b089      	sub	sp, #36	; 0x24
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009164:	4ba0      	ldr	r3, [pc, #640]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009168:	f003 0303 	and.w	r3, r3, #3
 800916c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800916e:	4b9e      	ldr	r3, [pc, #632]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009172:	091b      	lsrs	r3, r3, #4
 8009174:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009178:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800917a:	4b9b      	ldr	r3, [pc, #620]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800917c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800917e:	f003 0301 	and.w	r3, r3, #1
 8009182:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009184:	4b98      	ldr	r3, [pc, #608]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009188:	08db      	lsrs	r3, r3, #3
 800918a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	fb02 f303 	mul.w	r3, r2, r3
 8009194:	ee07 3a90 	vmov	s15, r3
 8009198:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800919c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f000 8111 	beq.w	80093ca <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	f000 8083 	beq.w	80092b6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80091b0:	69bb      	ldr	r3, [r7, #24]
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	f200 80a1 	bhi.w	80092fa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80091b8:	69bb      	ldr	r3, [r7, #24]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d003      	beq.n	80091c6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80091be:	69bb      	ldr	r3, [r7, #24]
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d056      	beq.n	8009272 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80091c4:	e099      	b.n	80092fa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091c6:	4b88      	ldr	r3, [pc, #544]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 0320 	and.w	r3, r3, #32
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d02d      	beq.n	800922e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091d2:	4b85      	ldr	r3, [pc, #532]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	08db      	lsrs	r3, r3, #3
 80091d8:	f003 0303 	and.w	r3, r3, #3
 80091dc:	4a83      	ldr	r2, [pc, #524]	; (80093ec <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80091de:	fa22 f303 	lsr.w	r3, r2, r3
 80091e2:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	ee07 3a90 	vmov	s15, r3
 80091ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	ee07 3a90 	vmov	s15, r3
 80091f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091fc:	4b7a      	ldr	r3, [pc, #488]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009204:	ee07 3a90 	vmov	s15, r3
 8009208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800920c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009210:	eddf 5a77 	vldr	s11, [pc, #476]	; 80093f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009214:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009218:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800921c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009220:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009228:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800922c:	e087      	b.n	800933e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	ee07 3a90 	vmov	s15, r3
 8009234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009238:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80093f4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800923c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009240:	4b69      	ldr	r3, [pc, #420]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009248:	ee07 3a90 	vmov	s15, r3
 800924c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009250:	ed97 6a03 	vldr	s12, [r7, #12]
 8009254:	eddf 5a66 	vldr	s11, [pc, #408]	; 80093f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009258:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800925c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009260:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009264:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800926c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009270:	e065      	b.n	800933e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	ee07 3a90 	vmov	s15, r3
 8009278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800927c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80093f8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009280:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009284:	4b58      	ldr	r3, [pc, #352]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800928c:	ee07 3a90 	vmov	s15, r3
 8009290:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009294:	ed97 6a03 	vldr	s12, [r7, #12]
 8009298:	eddf 5a55 	vldr	s11, [pc, #340]	; 80093f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800929c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092b0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80092b4:	e043      	b.n	800933e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	ee07 3a90 	vmov	s15, r3
 80092bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092c0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80093fc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80092c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092c8:	4b47      	ldr	r3, [pc, #284]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092d0:	ee07 3a90 	vmov	s15, r3
 80092d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80092dc:	eddf 5a44 	vldr	s11, [pc, #272]	; 80093f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80092e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80092f8:	e021      	b.n	800933e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	ee07 3a90 	vmov	s15, r3
 8009300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009304:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80093f4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009308:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800930c:	4b36      	ldr	r3, [pc, #216]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800930e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009314:	ee07 3a90 	vmov	s15, r3
 8009318:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800931c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009320:	eddf 5a33 	vldr	s11, [pc, #204]	; 80093f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009324:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009328:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800932c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009330:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009334:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009338:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800933c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800933e:	4b2a      	ldr	r3, [pc, #168]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009342:	0a5b      	lsrs	r3, r3, #9
 8009344:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009348:	ee07 3a90 	vmov	s15, r3
 800934c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009350:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009354:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009358:	edd7 6a07 	vldr	s13, [r7, #28]
 800935c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009364:	ee17 2a90 	vmov	r2, s15
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800936c:	4b1e      	ldr	r3, [pc, #120]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800936e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009370:	0c1b      	lsrs	r3, r3, #16
 8009372:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009376:	ee07 3a90 	vmov	s15, r3
 800937a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800937e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009382:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009386:	edd7 6a07 	vldr	s13, [r7, #28]
 800938a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800938e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009392:	ee17 2a90 	vmov	r2, s15
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800939a:	4b13      	ldr	r3, [pc, #76]	; (80093e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800939c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800939e:	0e1b      	lsrs	r3, r3, #24
 80093a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093a4:	ee07 3a90 	vmov	s15, r3
 80093a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80093b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093c0:	ee17 2a90 	vmov	r2, s15
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80093c8:	e008      	b.n	80093dc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2200      	movs	r2, #0
 80093ce:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2200      	movs	r2, #0
 80093d4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	609a      	str	r2, [r3, #8]
}
 80093dc:	bf00      	nop
 80093de:	3724      	adds	r7, #36	; 0x24
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr
 80093e8:	58024400 	.word	0x58024400
 80093ec:	03d09000 	.word	0x03d09000
 80093f0:	46000000 	.word	0x46000000
 80093f4:	4c742400 	.word	0x4c742400
 80093f8:	4a742400 	.word	0x4a742400
 80093fc:	4bbebc20 	.word	0x4bbebc20

08009400 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800940a:	2300      	movs	r3, #0
 800940c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800940e:	4b53      	ldr	r3, [pc, #332]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009412:	f003 0303 	and.w	r3, r3, #3
 8009416:	2b03      	cmp	r3, #3
 8009418:	d101      	bne.n	800941e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e099      	b.n	8009552 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800941e:	4b4f      	ldr	r3, [pc, #316]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a4e      	ldr	r2, [pc, #312]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009424:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800942a:	f7f9 fb45 	bl	8002ab8 <HAL_GetTick>
 800942e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009430:	e008      	b.n	8009444 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009432:	f7f9 fb41 	bl	8002ab8 <HAL_GetTick>
 8009436:	4602      	mov	r2, r0
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	1ad3      	subs	r3, r2, r3
 800943c:	2b02      	cmp	r3, #2
 800943e:	d901      	bls.n	8009444 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009440:	2303      	movs	r3, #3
 8009442:	e086      	b.n	8009552 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009444:	4b45      	ldr	r3, [pc, #276]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1f0      	bne.n	8009432 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009450:	4b42      	ldr	r3, [pc, #264]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009454:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	031b      	lsls	r3, r3, #12
 800945e:	493f      	ldr	r1, [pc, #252]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009460:	4313      	orrs	r3, r2
 8009462:	628b      	str	r3, [r1, #40]	; 0x28
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	3b01      	subs	r3, #1
 800946a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	3b01      	subs	r3, #1
 8009474:	025b      	lsls	r3, r3, #9
 8009476:	b29b      	uxth	r3, r3
 8009478:	431a      	orrs	r2, r3
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	3b01      	subs	r3, #1
 8009480:	041b      	lsls	r3, r3, #16
 8009482:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009486:	431a      	orrs	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	691b      	ldr	r3, [r3, #16]
 800948c:	3b01      	subs	r3, #1
 800948e:	061b      	lsls	r3, r3, #24
 8009490:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009494:	4931      	ldr	r1, [pc, #196]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009496:	4313      	orrs	r3, r2
 8009498:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800949a:	4b30      	ldr	r3, [pc, #192]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 800949c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800949e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	695b      	ldr	r3, [r3, #20]
 80094a6:	492d      	ldr	r1, [pc, #180]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094a8:	4313      	orrs	r3, r2
 80094aa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80094ac:	4b2b      	ldr	r3, [pc, #172]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b0:	f023 0220 	bic.w	r2, r3, #32
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	699b      	ldr	r3, [r3, #24]
 80094b8:	4928      	ldr	r1, [pc, #160]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094ba:	4313      	orrs	r3, r2
 80094bc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80094be:	4b27      	ldr	r3, [pc, #156]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c2:	4a26      	ldr	r2, [pc, #152]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094c4:	f023 0310 	bic.w	r3, r3, #16
 80094c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80094ca:	4b24      	ldr	r3, [pc, #144]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80094ce:	4b24      	ldr	r3, [pc, #144]	; (8009560 <RCCEx_PLL2_Config+0x160>)
 80094d0:	4013      	ands	r3, r2
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	69d2      	ldr	r2, [r2, #28]
 80094d6:	00d2      	lsls	r2, r2, #3
 80094d8:	4920      	ldr	r1, [pc, #128]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094da:	4313      	orrs	r3, r2
 80094dc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80094de:	4b1f      	ldr	r3, [pc, #124]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e2:	4a1e      	ldr	r2, [pc, #120]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094e4:	f043 0310 	orr.w	r3, r3, #16
 80094e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d106      	bne.n	80094fe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80094f0:	4b1a      	ldr	r3, [pc, #104]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094f4:	4a19      	ldr	r2, [pc, #100]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 80094f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80094fa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80094fc:	e00f      	b.n	800951e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	2b01      	cmp	r3, #1
 8009502:	d106      	bne.n	8009512 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009504:	4b15      	ldr	r3, [pc, #84]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009508:	4a14      	ldr	r2, [pc, #80]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 800950a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800950e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009510:	e005      	b.n	800951e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009512:	4b12      	ldr	r3, [pc, #72]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009516:	4a11      	ldr	r2, [pc, #68]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009518:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800951c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800951e:	4b0f      	ldr	r3, [pc, #60]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a0e      	ldr	r2, [pc, #56]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009524:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009528:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800952a:	f7f9 fac5 	bl	8002ab8 <HAL_GetTick>
 800952e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009530:	e008      	b.n	8009544 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009532:	f7f9 fac1 	bl	8002ab8 <HAL_GetTick>
 8009536:	4602      	mov	r2, r0
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	1ad3      	subs	r3, r2, r3
 800953c:	2b02      	cmp	r3, #2
 800953e:	d901      	bls.n	8009544 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009540:	2303      	movs	r3, #3
 8009542:	e006      	b.n	8009552 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009544:	4b05      	ldr	r3, [pc, #20]	; (800955c <RCCEx_PLL2_Config+0x15c>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800954c:	2b00      	cmp	r3, #0
 800954e:	d0f0      	beq.n	8009532 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009550:	7bfb      	ldrb	r3, [r7, #15]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	58024400 	.word	0x58024400
 8009560:	ffff0007 	.word	0xffff0007

08009564 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800956e:	2300      	movs	r3, #0
 8009570:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009572:	4b53      	ldr	r3, [pc, #332]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009576:	f003 0303 	and.w	r3, r3, #3
 800957a:	2b03      	cmp	r3, #3
 800957c:	d101      	bne.n	8009582 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e099      	b.n	80096b6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009582:	4b4f      	ldr	r3, [pc, #316]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a4e      	ldr	r2, [pc, #312]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800958c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800958e:	f7f9 fa93 	bl	8002ab8 <HAL_GetTick>
 8009592:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009594:	e008      	b.n	80095a8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009596:	f7f9 fa8f 	bl	8002ab8 <HAL_GetTick>
 800959a:	4602      	mov	r2, r0
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	1ad3      	subs	r3, r2, r3
 80095a0:	2b02      	cmp	r3, #2
 80095a2:	d901      	bls.n	80095a8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80095a4:	2303      	movs	r3, #3
 80095a6:	e086      	b.n	80096b6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095a8:	4b45      	ldr	r3, [pc, #276]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1f0      	bne.n	8009596 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80095b4:	4b42      	ldr	r3, [pc, #264]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 80095b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	051b      	lsls	r3, r3, #20
 80095c2:	493f      	ldr	r1, [pc, #252]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 80095c4:	4313      	orrs	r3, r2
 80095c6:	628b      	str	r3, [r1, #40]	; 0x28
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	3b01      	subs	r3, #1
 80095ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	3b01      	subs	r3, #1
 80095d8:	025b      	lsls	r3, r3, #9
 80095da:	b29b      	uxth	r3, r3
 80095dc:	431a      	orrs	r2, r3
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	3b01      	subs	r3, #1
 80095e4:	041b      	lsls	r3, r3, #16
 80095e6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80095ea:	431a      	orrs	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	3b01      	subs	r3, #1
 80095f2:	061b      	lsls	r3, r3, #24
 80095f4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80095f8:	4931      	ldr	r1, [pc, #196]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 80095fa:	4313      	orrs	r3, r2
 80095fc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80095fe:	4b30      	ldr	r3, [pc, #192]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009602:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	695b      	ldr	r3, [r3, #20]
 800960a:	492d      	ldr	r1, [pc, #180]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800960c:	4313      	orrs	r3, r2
 800960e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009610:	4b2b      	ldr	r3, [pc, #172]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009614:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	699b      	ldr	r3, [r3, #24]
 800961c:	4928      	ldr	r1, [pc, #160]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800961e:	4313      	orrs	r3, r2
 8009620:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009622:	4b27      	ldr	r3, [pc, #156]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009626:	4a26      	ldr	r2, [pc, #152]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009628:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800962c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800962e:	4b24      	ldr	r3, [pc, #144]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009632:	4b24      	ldr	r3, [pc, #144]	; (80096c4 <RCCEx_PLL3_Config+0x160>)
 8009634:	4013      	ands	r3, r2
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	69d2      	ldr	r2, [r2, #28]
 800963a:	00d2      	lsls	r2, r2, #3
 800963c:	4920      	ldr	r1, [pc, #128]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800963e:	4313      	orrs	r3, r2
 8009640:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009642:	4b1f      	ldr	r3, [pc, #124]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009646:	4a1e      	ldr	r2, [pc, #120]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800964c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d106      	bne.n	8009662 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009654:	4b1a      	ldr	r3, [pc, #104]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009658:	4a19      	ldr	r2, [pc, #100]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800965a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800965e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009660:	e00f      	b.n	8009682 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	2b01      	cmp	r3, #1
 8009666:	d106      	bne.n	8009676 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009668:	4b15      	ldr	r3, [pc, #84]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800966a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800966c:	4a14      	ldr	r2, [pc, #80]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800966e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009672:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009674:	e005      	b.n	8009682 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009676:	4b12      	ldr	r3, [pc, #72]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800967a:	4a11      	ldr	r2, [pc, #68]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 800967c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009680:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009682:	4b0f      	ldr	r3, [pc, #60]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a0e      	ldr	r2, [pc, #56]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 8009688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800968c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800968e:	f7f9 fa13 	bl	8002ab8 <HAL_GetTick>
 8009692:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009694:	e008      	b.n	80096a8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009696:	f7f9 fa0f 	bl	8002ab8 <HAL_GetTick>
 800969a:	4602      	mov	r2, r0
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	1ad3      	subs	r3, r2, r3
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d901      	bls.n	80096a8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80096a4:	2303      	movs	r3, #3
 80096a6:	e006      	b.n	80096b6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80096a8:	4b05      	ldr	r3, [pc, #20]	; (80096c0 <RCCEx_PLL3_Config+0x15c>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d0f0      	beq.n	8009696 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80096b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	58024400 	.word	0x58024400
 80096c4:	ffff0007 	.word	0xffff0007

080096c8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d101      	bne.n	80096da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e0f1      	b.n	80098be <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a78      	ldr	r2, [pc, #480]	; (80098c8 <HAL_SPI_Init+0x200>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d00f      	beq.n	800970a <HAL_SPI_Init+0x42>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a77      	ldr	r2, [pc, #476]	; (80098cc <HAL_SPI_Init+0x204>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d00a      	beq.n	800970a <HAL_SPI_Init+0x42>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a75      	ldr	r2, [pc, #468]	; (80098d0 <HAL_SPI_Init+0x208>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d005      	beq.n	800970a <HAL_SPI_Init+0x42>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	68db      	ldr	r3, [r3, #12]
 8009702:	2b0f      	cmp	r3, #15
 8009704:	d901      	bls.n	800970a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e0d9      	b.n	80098be <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f8e2 	bl	80098d4 <SPI_GetPacketSize>
 8009710:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a6c      	ldr	r2, [pc, #432]	; (80098c8 <HAL_SPI_Init+0x200>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d00c      	beq.n	8009736 <HAL_SPI_Init+0x6e>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a6a      	ldr	r2, [pc, #424]	; (80098cc <HAL_SPI_Init+0x204>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d007      	beq.n	8009736 <HAL_SPI_Init+0x6e>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a69      	ldr	r2, [pc, #420]	; (80098d0 <HAL_SPI_Init+0x208>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d002      	beq.n	8009736 <HAL_SPI_Init+0x6e>
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2b08      	cmp	r3, #8
 8009734:	d811      	bhi.n	800975a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800973a:	4a63      	ldr	r2, [pc, #396]	; (80098c8 <HAL_SPI_Init+0x200>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d009      	beq.n	8009754 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a61      	ldr	r2, [pc, #388]	; (80098cc <HAL_SPI_Init+0x204>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d004      	beq.n	8009754 <HAL_SPI_Init+0x8c>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a60      	ldr	r2, [pc, #384]	; (80098d0 <HAL_SPI_Init+0x208>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d104      	bne.n	800975e <HAL_SPI_Init+0x96>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2b10      	cmp	r3, #16
 8009758:	d901      	bls.n	800975e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800975a:	2301      	movs	r3, #1
 800975c:	e0af      	b.n	80098be <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009764:	b2db      	uxtb	r3, r3
 8009766:	2b00      	cmp	r3, #0
 8009768:	d106      	bne.n	8009778 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7f7 fcac 	bl	80010d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f022 0201 	bic.w	r2, r2, #1
 800978e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800979a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80097a4:	d119      	bne.n	80097da <HAL_SPI_Init+0x112>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80097ae:	d103      	bne.n	80097b8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d008      	beq.n	80097ca <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d10c      	bne.n	80097da <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80097c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097c8:	d107      	bne.n	80097da <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681a      	ldr	r2, [r3, #0]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80097d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	69da      	ldr	r2, [r3, #28]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097e2:	431a      	orrs	r2, r3
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	431a      	orrs	r2, r3
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097ec:	ea42 0103 	orr.w	r1, r2, r3
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68da      	ldr	r2, [r3, #12]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	430a      	orrs	r2, r1
 80097fa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009804:	431a      	orrs	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800980a:	431a      	orrs	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	431a      	orrs	r2, r3
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	431a      	orrs	r2, r3
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	695b      	ldr	r3, [r3, #20]
 800981c:	431a      	orrs	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	431a      	orrs	r2, r3
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	431a      	orrs	r2, r3
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800982e:	431a      	orrs	r2, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	689b      	ldr	r3, [r3, #8]
 8009834:	431a      	orrs	r2, r3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800983a:	ea42 0103 	orr.w	r1, r2, r3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	430a      	orrs	r2, r1
 8009848:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d113      	bne.n	800987a <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	689b      	ldr	r3, [r3, #8]
 8009858:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009864:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	689b      	ldr	r3, [r3, #8]
 800986c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009878:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f022 0201 	bic.w	r2, r2, #1
 8009888:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	68db      	ldr	r3, [r3, #12]
 800989c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2200      	movs	r2, #0
 80098b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2201      	movs	r2, #1
 80098b8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80098bc:	2300      	movs	r3, #0
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	40013000 	.word	0x40013000
 80098cc:	40003800 	.word	0x40003800
 80098d0:	40003c00 	.word	0x40003c00

080098d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098e0:	095b      	lsrs	r3, r3, #5
 80098e2:	3301      	adds	r3, #1
 80098e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	3301      	adds	r3, #1
 80098ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	3307      	adds	r3, #7
 80098f2:	08db      	lsrs	r3, r3, #3
 80098f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	fb02 f303 	mul.w	r3, r2, r3
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3714      	adds	r7, #20
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr

0800990a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b082      	sub	sp, #8
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d101      	bne.n	800991c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009918:	2301      	movs	r3, #1
 800991a:	e049      	b.n	80099b0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009922:	b2db      	uxtb	r3, r3
 8009924:	2b00      	cmp	r3, #0
 8009926:	d106      	bne.n	8009936 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7f8 fb91 	bl	8002058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2202      	movs	r2, #2
 800993a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	3304      	adds	r3, #4
 8009946:	4619      	mov	r1, r3
 8009948:	4610      	mov	r0, r2
 800994a:	f000 fe29 	bl	800a5a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2201      	movs	r2, #1
 8009952:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2201      	movs	r2, #1
 800995a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2201      	movs	r2, #1
 8009962:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2201      	movs	r2, #1
 800996a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2201      	movs	r2, #1
 8009972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2201      	movs	r2, #1
 800997a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2201      	movs	r2, #1
 8009982:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2201      	movs	r2, #1
 8009992:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2201      	movs	r2, #1
 800999a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2201      	movs	r2, #1
 80099a2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2201      	movs	r2, #1
 80099aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d001      	beq.n	80099d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	e05e      	b.n	8009a8e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2202      	movs	r2, #2
 80099d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68da      	ldr	r2, [r3, #12]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f042 0201 	orr.w	r2, r2, #1
 80099e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a2b      	ldr	r2, [pc, #172]	; (8009a9c <HAL_TIM_Base_Start_IT+0xe4>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d02c      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099fa:	d027      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a27      	ldr	r2, [pc, #156]	; (8009aa0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d022      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a26      	ldr	r2, [pc, #152]	; (8009aa4 <HAL_TIM_Base_Start_IT+0xec>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d01d      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a24      	ldr	r2, [pc, #144]	; (8009aa8 <HAL_TIM_Base_Start_IT+0xf0>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d018      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a23      	ldr	r2, [pc, #140]	; (8009aac <HAL_TIM_Base_Start_IT+0xf4>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d013      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a21      	ldr	r2, [pc, #132]	; (8009ab0 <HAL_TIM_Base_Start_IT+0xf8>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d00e      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a20      	ldr	r2, [pc, #128]	; (8009ab4 <HAL_TIM_Base_Start_IT+0xfc>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d009      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a1e      	ldr	r2, [pc, #120]	; (8009ab8 <HAL_TIM_Base_Start_IT+0x100>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d004      	beq.n	8009a4c <HAL_TIM_Base_Start_IT+0x94>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a1d      	ldr	r2, [pc, #116]	; (8009abc <HAL_TIM_Base_Start_IT+0x104>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d115      	bne.n	8009a78 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	689a      	ldr	r2, [r3, #8]
 8009a52:	4b1b      	ldr	r3, [pc, #108]	; (8009ac0 <HAL_TIM_Base_Start_IT+0x108>)
 8009a54:	4013      	ands	r3, r2
 8009a56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2b06      	cmp	r3, #6
 8009a5c:	d015      	beq.n	8009a8a <HAL_TIM_Base_Start_IT+0xd2>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a64:	d011      	beq.n	8009a8a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f042 0201 	orr.w	r2, r2, #1
 8009a74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a76:	e008      	b.n	8009a8a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f042 0201 	orr.w	r2, r2, #1
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	e000      	b.n	8009a8c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a8c:	2300      	movs	r3, #0
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3714      	adds	r7, #20
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	40010000 	.word	0x40010000
 8009aa0:	40000400 	.word	0x40000400
 8009aa4:	40000800 	.word	0x40000800
 8009aa8:	40000c00 	.word	0x40000c00
 8009aac:	40010400 	.word	0x40010400
 8009ab0:	40001800 	.word	0x40001800
 8009ab4:	40014000 	.word	0x40014000
 8009ab8:	4000e000 	.word	0x4000e000
 8009abc:	4000e400 	.word	0x4000e400
 8009ac0:	00010007 	.word	0x00010007

08009ac4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b082      	sub	sp, #8
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d101      	bne.n	8009ad6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e049      	b.n	8009b6a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d106      	bne.n	8009af0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f7f8 fb66 	bl	80021bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2202      	movs	r2, #2
 8009af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	3304      	adds	r3, #4
 8009b00:	4619      	mov	r1, r3
 8009b02:	4610      	mov	r0, r2
 8009b04:	f000 fd4c 	bl	800a5a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2201      	movs	r2, #1
 8009b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009b68:	2300      	movs	r3, #0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3708      	adds	r7, #8
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
	...

08009b74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d109      	bne.n	8009b98 <HAL_TIM_PWM_Start+0x24>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	2b01      	cmp	r3, #1
 8009b8e:	bf14      	ite	ne
 8009b90:	2301      	movne	r3, #1
 8009b92:	2300      	moveq	r3, #0
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	e03c      	b.n	8009c12 <HAL_TIM_PWM_Start+0x9e>
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	2b04      	cmp	r3, #4
 8009b9c:	d109      	bne.n	8009bb2 <HAL_TIM_PWM_Start+0x3e>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009ba4:	b2db      	uxtb	r3, r3
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	bf14      	ite	ne
 8009baa:	2301      	movne	r3, #1
 8009bac:	2300      	moveq	r3, #0
 8009bae:	b2db      	uxtb	r3, r3
 8009bb0:	e02f      	b.n	8009c12 <HAL_TIM_PWM_Start+0x9e>
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b08      	cmp	r3, #8
 8009bb6:	d109      	bne.n	8009bcc <HAL_TIM_PWM_Start+0x58>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	bf14      	ite	ne
 8009bc4:	2301      	movne	r3, #1
 8009bc6:	2300      	moveq	r3, #0
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	e022      	b.n	8009c12 <HAL_TIM_PWM_Start+0x9e>
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	2b0c      	cmp	r3, #12
 8009bd0:	d109      	bne.n	8009be6 <HAL_TIM_PWM_Start+0x72>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	bf14      	ite	ne
 8009bde:	2301      	movne	r3, #1
 8009be0:	2300      	moveq	r3, #0
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	e015      	b.n	8009c12 <HAL_TIM_PWM_Start+0x9e>
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	2b10      	cmp	r3, #16
 8009bea:	d109      	bne.n	8009c00 <HAL_TIM_PWM_Start+0x8c>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	bf14      	ite	ne
 8009bf8:	2301      	movne	r3, #1
 8009bfa:	2300      	moveq	r3, #0
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	e008      	b.n	8009c12 <HAL_TIM_PWM_Start+0x9e>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	bf14      	ite	ne
 8009c0c:	2301      	movne	r3, #1
 8009c0e:	2300      	moveq	r3, #0
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d001      	beq.n	8009c1a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	e0ab      	b.n	8009d72 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d104      	bne.n	8009c2a <HAL_TIM_PWM_Start+0xb6>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c28:	e023      	b.n	8009c72 <HAL_TIM_PWM_Start+0xfe>
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	2b04      	cmp	r3, #4
 8009c2e:	d104      	bne.n	8009c3a <HAL_TIM_PWM_Start+0xc6>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2202      	movs	r2, #2
 8009c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c38:	e01b      	b.n	8009c72 <HAL_TIM_PWM_Start+0xfe>
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	2b08      	cmp	r3, #8
 8009c3e:	d104      	bne.n	8009c4a <HAL_TIM_PWM_Start+0xd6>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2202      	movs	r2, #2
 8009c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c48:	e013      	b.n	8009c72 <HAL_TIM_PWM_Start+0xfe>
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	2b0c      	cmp	r3, #12
 8009c4e:	d104      	bne.n	8009c5a <HAL_TIM_PWM_Start+0xe6>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2202      	movs	r2, #2
 8009c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009c58:	e00b      	b.n	8009c72 <HAL_TIM_PWM_Start+0xfe>
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	2b10      	cmp	r3, #16
 8009c5e:	d104      	bne.n	8009c6a <HAL_TIM_PWM_Start+0xf6>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2202      	movs	r2, #2
 8009c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c68:	e003      	b.n	8009c72 <HAL_TIM_PWM_Start+0xfe>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2202      	movs	r2, #2
 8009c6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	2201      	movs	r2, #1
 8009c78:	6839      	ldr	r1, [r7, #0]
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f001 f8aa 	bl	800add4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a3d      	ldr	r2, [pc, #244]	; (8009d7c <HAL_TIM_PWM_Start+0x208>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d013      	beq.n	8009cb2 <HAL_TIM_PWM_Start+0x13e>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a3c      	ldr	r2, [pc, #240]	; (8009d80 <HAL_TIM_PWM_Start+0x20c>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d00e      	beq.n	8009cb2 <HAL_TIM_PWM_Start+0x13e>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a3a      	ldr	r2, [pc, #232]	; (8009d84 <HAL_TIM_PWM_Start+0x210>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d009      	beq.n	8009cb2 <HAL_TIM_PWM_Start+0x13e>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a39      	ldr	r2, [pc, #228]	; (8009d88 <HAL_TIM_PWM_Start+0x214>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d004      	beq.n	8009cb2 <HAL_TIM_PWM_Start+0x13e>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a37      	ldr	r2, [pc, #220]	; (8009d8c <HAL_TIM_PWM_Start+0x218>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d101      	bne.n	8009cb6 <HAL_TIM_PWM_Start+0x142>
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	e000      	b.n	8009cb8 <HAL_TIM_PWM_Start+0x144>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d007      	beq.n	8009ccc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009cca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a2a      	ldr	r2, [pc, #168]	; (8009d7c <HAL_TIM_PWM_Start+0x208>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d02c      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cde:	d027      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a2a      	ldr	r2, [pc, #168]	; (8009d90 <HAL_TIM_PWM_Start+0x21c>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d022      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a29      	ldr	r2, [pc, #164]	; (8009d94 <HAL_TIM_PWM_Start+0x220>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d01d      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a27      	ldr	r2, [pc, #156]	; (8009d98 <HAL_TIM_PWM_Start+0x224>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d018      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a1f      	ldr	r2, [pc, #124]	; (8009d80 <HAL_TIM_PWM_Start+0x20c>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d013      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a23      	ldr	r2, [pc, #140]	; (8009d9c <HAL_TIM_PWM_Start+0x228>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d00e      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a1b      	ldr	r2, [pc, #108]	; (8009d84 <HAL_TIM_PWM_Start+0x210>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d009      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a1f      	ldr	r2, [pc, #124]	; (8009da0 <HAL_TIM_PWM_Start+0x22c>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d004      	beq.n	8009d30 <HAL_TIM_PWM_Start+0x1bc>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a1e      	ldr	r2, [pc, #120]	; (8009da4 <HAL_TIM_PWM_Start+0x230>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d115      	bne.n	8009d5c <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	689a      	ldr	r2, [r3, #8]
 8009d36:	4b1c      	ldr	r3, [pc, #112]	; (8009da8 <HAL_TIM_PWM_Start+0x234>)
 8009d38:	4013      	ands	r3, r2
 8009d3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2b06      	cmp	r3, #6
 8009d40:	d015      	beq.n	8009d6e <HAL_TIM_PWM_Start+0x1fa>
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d48:	d011      	beq.n	8009d6e <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f042 0201 	orr.w	r2, r2, #1
 8009d58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d5a:	e008      	b.n	8009d6e <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681a      	ldr	r2, [r3, #0]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f042 0201 	orr.w	r2, r2, #1
 8009d6a:	601a      	str	r2, [r3, #0]
 8009d6c:	e000      	b.n	8009d70 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009d70:	2300      	movs	r3, #0
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}
 8009d7a:	bf00      	nop
 8009d7c:	40010000 	.word	0x40010000
 8009d80:	40010400 	.word	0x40010400
 8009d84:	40014000 	.word	0x40014000
 8009d88:	40014400 	.word	0x40014400
 8009d8c:	40014800 	.word	0x40014800
 8009d90:	40000400 	.word	0x40000400
 8009d94:	40000800 	.word	0x40000800
 8009d98:	40000c00 	.word	0x40000c00
 8009d9c:	40001800 	.word	0x40001800
 8009da0:	4000e000 	.word	0x4000e000
 8009da4:	4000e400 	.word	0x4000e400
 8009da8:	00010007 	.word	0x00010007

08009dac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b086      	sub	sp, #24
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d101      	bne.n	8009dc0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e08f      	b.n	8009ee0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d106      	bne.n	8009dda <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7f8 f84d 	bl	8001e74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2202      	movs	r2, #2
 8009dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	6899      	ldr	r1, [r3, #8]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	4b3e      	ldr	r3, [pc, #248]	; (8009ee8 <HAL_TIM_Encoder_Init+0x13c>)
 8009dee:	400b      	ands	r3, r1
 8009df0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681a      	ldr	r2, [r3, #0]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	3304      	adds	r3, #4
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4610      	mov	r0, r2
 8009dfe:	f000 fbcf 	bl	800a5a0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	699b      	ldr	r3, [r3, #24]
 8009e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	6a1b      	ldr	r3, [r3, #32]
 8009e18:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	697a      	ldr	r2, [r7, #20]
 8009e20:	4313      	orrs	r3, r2
 8009e22:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	4b31      	ldr	r3, [pc, #196]	; (8009eec <HAL_TIM_Encoder_Init+0x140>)
 8009e28:	4013      	ands	r3, r2
 8009e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	689a      	ldr	r2, [r3, #8]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	699b      	ldr	r3, [r3, #24]
 8009e34:	021b      	lsls	r3, r3, #8
 8009e36:	4313      	orrs	r3, r2
 8009e38:	693a      	ldr	r2, [r7, #16]
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	4b2b      	ldr	r3, [pc, #172]	; (8009ef0 <HAL_TIM_Encoder_Init+0x144>)
 8009e42:	4013      	ands	r3, r2
 8009e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	4b2a      	ldr	r3, [pc, #168]	; (8009ef4 <HAL_TIM_Encoder_Init+0x148>)
 8009e4a:	4013      	ands	r3, r2
 8009e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	68da      	ldr	r2, [r3, #12]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	69db      	ldr	r3, [r3, #28]
 8009e56:	021b      	lsls	r3, r3, #8
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	693a      	ldr	r2, [r7, #16]
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	691b      	ldr	r3, [r3, #16]
 8009e64:	011a      	lsls	r2, r3, #4
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	6a1b      	ldr	r3, [r3, #32]
 8009e6a:	031b      	lsls	r3, r3, #12
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	693a      	ldr	r2, [r7, #16]
 8009e70:	4313      	orrs	r3, r2
 8009e72:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009e7a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009e82:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	695b      	ldr	r3, [r3, #20]
 8009e8c:	011b      	lsls	r3, r3, #4
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	68fa      	ldr	r2, [r7, #12]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	697a      	ldr	r2, [r7, #20]
 8009e9c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	68fa      	ldr	r2, [r7, #12]
 8009eac:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2201      	movs	r2, #1
 8009ed2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ede:	2300      	movs	r3, #0
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3718      	adds	r7, #24
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}
 8009ee8:	fffebff8 	.word	0xfffebff8
 8009eec:	fffffcfc 	.word	0xfffffcfc
 8009ef0:	fffff3f3 	.word	0xfffff3f3
 8009ef4:	ffff0f0f 	.word	0xffff0f0f

08009ef8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	f003 0302 	and.w	r3, r3, #2
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d122      	bne.n	8009f54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	f003 0302 	and.w	r3, r3, #2
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d11b      	bne.n	8009f54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f06f 0202 	mvn.w	r2, #2
 8009f24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	699b      	ldr	r3, [r3, #24]
 8009f32:	f003 0303 	and.w	r3, r3, #3
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d003      	beq.n	8009f42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 fb12 	bl	800a564 <HAL_TIM_IC_CaptureCallback>
 8009f40:	e005      	b.n	8009f4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 fb04 	bl	800a550 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f000 fb15 	bl	800a578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	691b      	ldr	r3, [r3, #16]
 8009f5a:	f003 0304 	and.w	r3, r3, #4
 8009f5e:	2b04      	cmp	r3, #4
 8009f60:	d122      	bne.n	8009fa8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	68db      	ldr	r3, [r3, #12]
 8009f68:	f003 0304 	and.w	r3, r3, #4
 8009f6c:	2b04      	cmp	r3, #4
 8009f6e:	d11b      	bne.n	8009fa8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f06f 0204 	mvn.w	r2, #4
 8009f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2202      	movs	r2, #2
 8009f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d003      	beq.n	8009f96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fae8 	bl	800a564 <HAL_TIM_IC_CaptureCallback>
 8009f94:	e005      	b.n	8009fa2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 fada 	bl	800a550 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 faeb 	bl	800a578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	691b      	ldr	r3, [r3, #16]
 8009fae:	f003 0308 	and.w	r3, r3, #8
 8009fb2:	2b08      	cmp	r3, #8
 8009fb4:	d122      	bne.n	8009ffc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	f003 0308 	and.w	r3, r3, #8
 8009fc0:	2b08      	cmp	r3, #8
 8009fc2:	d11b      	bne.n	8009ffc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f06f 0208 	mvn.w	r2, #8
 8009fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2204      	movs	r2, #4
 8009fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	69db      	ldr	r3, [r3, #28]
 8009fda:	f003 0303 	and.w	r3, r3, #3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d003      	beq.n	8009fea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 fabe 	bl	800a564 <HAL_TIM_IC_CaptureCallback>
 8009fe8:	e005      	b.n	8009ff6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 fab0 	bl	800a550 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 fac1 	bl	800a578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	691b      	ldr	r3, [r3, #16]
 800a002:	f003 0310 	and.w	r3, r3, #16
 800a006:	2b10      	cmp	r3, #16
 800a008:	d122      	bne.n	800a050 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	f003 0310 	and.w	r3, r3, #16
 800a014:	2b10      	cmp	r3, #16
 800a016:	d11b      	bne.n	800a050 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f06f 0210 	mvn.w	r2, #16
 800a020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2208      	movs	r2, #8
 800a026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	69db      	ldr	r3, [r3, #28]
 800a02e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a032:	2b00      	cmp	r3, #0
 800a034:	d003      	beq.n	800a03e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 fa94 	bl	800a564 <HAL_TIM_IC_CaptureCallback>
 800a03c:	e005      	b.n	800a04a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 fa86 	bl	800a550 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 fa97 	bl	800a578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	691b      	ldr	r3, [r3, #16]
 800a056:	f003 0301 	and.w	r3, r3, #1
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d10e      	bne.n	800a07c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	f003 0301 	and.w	r3, r3, #1
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d107      	bne.n	800a07c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f06f 0201 	mvn.w	r2, #1
 800a074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f7f6 fea4 	bl	8000dc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a086:	2b80      	cmp	r3, #128	; 0x80
 800a088:	d10e      	bne.n	800a0a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a094:	2b80      	cmp	r3, #128	; 0x80
 800a096:	d107      	bne.n	800a0a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a0a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f001 f802 	bl	800b0ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	691b      	ldr	r3, [r3, #16]
 800a0ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0b6:	d10e      	bne.n	800a0d6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0c2:	2b80      	cmp	r3, #128	; 0x80
 800a0c4:	d107      	bne.n	800a0d6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a0ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 fff5 	bl	800b0c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e0:	2b40      	cmp	r3, #64	; 0x40
 800a0e2:	d10e      	bne.n	800a102 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ee:	2b40      	cmp	r3, #64	; 0x40
 800a0f0:	d107      	bne.n	800a102 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a0fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 fa45 	bl	800a58c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	691b      	ldr	r3, [r3, #16]
 800a108:	f003 0320 	and.w	r3, r3, #32
 800a10c:	2b20      	cmp	r3, #32
 800a10e:	d10e      	bne.n	800a12e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	f003 0320 	and.w	r3, r3, #32
 800a11a:	2b20      	cmp	r3, #32
 800a11c:	d107      	bne.n	800a12e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f06f 0220 	mvn.w	r2, #32
 800a126:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f000 ffb5 	bl	800b098 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a12e:	bf00      	nop
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
	...

0800a138 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a144:	2300      	movs	r3, #0
 800a146:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d101      	bne.n	800a156 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a152:	2302      	movs	r3, #2
 800a154:	e0ff      	b.n	800a356 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2201      	movs	r2, #1
 800a15a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2b14      	cmp	r3, #20
 800a162:	f200 80f0 	bhi.w	800a346 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a166:	a201      	add	r2, pc, #4	; (adr r2, 800a16c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a16c:	0800a1c1 	.word	0x0800a1c1
 800a170:	0800a347 	.word	0x0800a347
 800a174:	0800a347 	.word	0x0800a347
 800a178:	0800a347 	.word	0x0800a347
 800a17c:	0800a201 	.word	0x0800a201
 800a180:	0800a347 	.word	0x0800a347
 800a184:	0800a347 	.word	0x0800a347
 800a188:	0800a347 	.word	0x0800a347
 800a18c:	0800a243 	.word	0x0800a243
 800a190:	0800a347 	.word	0x0800a347
 800a194:	0800a347 	.word	0x0800a347
 800a198:	0800a347 	.word	0x0800a347
 800a19c:	0800a283 	.word	0x0800a283
 800a1a0:	0800a347 	.word	0x0800a347
 800a1a4:	0800a347 	.word	0x0800a347
 800a1a8:	0800a347 	.word	0x0800a347
 800a1ac:	0800a2c5 	.word	0x0800a2c5
 800a1b0:	0800a347 	.word	0x0800a347
 800a1b4:	0800a347 	.word	0x0800a347
 800a1b8:	0800a347 	.word	0x0800a347
 800a1bc:	0800a305 	.word	0x0800a305
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68b9      	ldr	r1, [r7, #8]
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f000 fa90 	bl	800a6ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	699a      	ldr	r2, [r3, #24]
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f042 0208 	orr.w	r2, r2, #8
 800a1da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	699a      	ldr	r2, [r3, #24]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f022 0204 	bic.w	r2, r2, #4
 800a1ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	6999      	ldr	r1, [r3, #24]
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	691a      	ldr	r2, [r3, #16]
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	430a      	orrs	r2, r1
 800a1fc:	619a      	str	r2, [r3, #24]
      break;
 800a1fe:	e0a5      	b.n	800a34c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	68b9      	ldr	r1, [r7, #8]
 800a206:	4618      	mov	r0, r3
 800a208:	f000 fb00 	bl	800a80c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	699a      	ldr	r2, [r3, #24]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a21a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	699a      	ldr	r2, [r3, #24]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a22a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6999      	ldr	r1, [r3, #24]
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	021a      	lsls	r2, r3, #8
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	430a      	orrs	r2, r1
 800a23e:	619a      	str	r2, [r3, #24]
      break;
 800a240:	e084      	b.n	800a34c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	68b9      	ldr	r1, [r7, #8]
 800a248:	4618      	mov	r0, r3
 800a24a:	f000 fb69 	bl	800a920 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	69da      	ldr	r2, [r3, #28]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f042 0208 	orr.w	r2, r2, #8
 800a25c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	69da      	ldr	r2, [r3, #28]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f022 0204 	bic.w	r2, r2, #4
 800a26c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	69d9      	ldr	r1, [r3, #28]
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	691a      	ldr	r2, [r3, #16]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	430a      	orrs	r2, r1
 800a27e:	61da      	str	r2, [r3, #28]
      break;
 800a280:	e064      	b.n	800a34c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68b9      	ldr	r1, [r7, #8]
 800a288:	4618      	mov	r0, r3
 800a28a:	f000 fbd1 	bl	800aa30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	69da      	ldr	r2, [r3, #28]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a29c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	69da      	ldr	r2, [r3, #28]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	69d9      	ldr	r1, [r3, #28]
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	691b      	ldr	r3, [r3, #16]
 800a2b8:	021a      	lsls	r2, r3, #8
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	61da      	str	r2, [r3, #28]
      break;
 800a2c2:	e043      	b.n	800a34c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	68b9      	ldr	r1, [r7, #8]
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f000 fc1a 	bl	800ab04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f042 0208 	orr.w	r2, r2, #8
 800a2de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f022 0204 	bic.w	r2, r2, #4
 800a2ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	691a      	ldr	r2, [r3, #16]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	430a      	orrs	r2, r1
 800a300:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a302:	e023      	b.n	800a34c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	68b9      	ldr	r1, [r7, #8]
 800a30a:	4618      	mov	r0, r3
 800a30c:	f000 fc5e 	bl	800abcc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a31e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a32e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	691b      	ldr	r3, [r3, #16]
 800a33a:	021a      	lsls	r2, r3, #8
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	430a      	orrs	r2, r1
 800a342:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a344:	e002      	b.n	800a34c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	75fb      	strb	r3, [r7, #23]
      break;
 800a34a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2200      	movs	r2, #0
 800a350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a354:	7dfb      	ldrb	r3, [r7, #23]
}
 800a356:	4618      	mov	r0, r3
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop

0800a360 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a36a:	2300      	movs	r3, #0
 800a36c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a374:	2b01      	cmp	r3, #1
 800a376:	d101      	bne.n	800a37c <HAL_TIM_ConfigClockSource+0x1c>
 800a378:	2302      	movs	r3, #2
 800a37a:	e0dc      	b.n	800a536 <HAL_TIM_ConfigClockSource+0x1d6>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2202      	movs	r2, #2
 800a388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	4b6a      	ldr	r3, [pc, #424]	; (800a540 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a398:	4013      	ands	r3, r2
 800a39a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a3a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	68ba      	ldr	r2, [r7, #8]
 800a3aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a64      	ldr	r2, [pc, #400]	; (800a544 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	f000 80a9 	beq.w	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a3b8:	4a62      	ldr	r2, [pc, #392]	; (800a544 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	f200 80ae 	bhi.w	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a3c0:	4a61      	ldr	r2, [pc, #388]	; (800a548 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	f000 80a1 	beq.w	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a3c8:	4a5f      	ldr	r2, [pc, #380]	; (800a548 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	f200 80a6 	bhi.w	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a3d0:	4a5e      	ldr	r2, [pc, #376]	; (800a54c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	f000 8099 	beq.w	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a3d8:	4a5c      	ldr	r2, [pc, #368]	; (800a54c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	f200 809e 	bhi.w	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a3e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a3e4:	f000 8091 	beq.w	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a3e8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a3ec:	f200 8096 	bhi.w	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a3f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a3f4:	f000 8089 	beq.w	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a3f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a3fc:	f200 808e 	bhi.w	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a400:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a404:	d03e      	beq.n	800a484 <HAL_TIM_ConfigClockSource+0x124>
 800a406:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a40a:	f200 8087 	bhi.w	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a40e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a412:	f000 8086 	beq.w	800a522 <HAL_TIM_ConfigClockSource+0x1c2>
 800a416:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a41a:	d87f      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a41c:	2b70      	cmp	r3, #112	; 0x70
 800a41e:	d01a      	beq.n	800a456 <HAL_TIM_ConfigClockSource+0xf6>
 800a420:	2b70      	cmp	r3, #112	; 0x70
 800a422:	d87b      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a424:	2b60      	cmp	r3, #96	; 0x60
 800a426:	d050      	beq.n	800a4ca <HAL_TIM_ConfigClockSource+0x16a>
 800a428:	2b60      	cmp	r3, #96	; 0x60
 800a42a:	d877      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a42c:	2b50      	cmp	r3, #80	; 0x50
 800a42e:	d03c      	beq.n	800a4aa <HAL_TIM_ConfigClockSource+0x14a>
 800a430:	2b50      	cmp	r3, #80	; 0x50
 800a432:	d873      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a434:	2b40      	cmp	r3, #64	; 0x40
 800a436:	d058      	beq.n	800a4ea <HAL_TIM_ConfigClockSource+0x18a>
 800a438:	2b40      	cmp	r3, #64	; 0x40
 800a43a:	d86f      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a43c:	2b30      	cmp	r3, #48	; 0x30
 800a43e:	d064      	beq.n	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a440:	2b30      	cmp	r3, #48	; 0x30
 800a442:	d86b      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a444:	2b20      	cmp	r3, #32
 800a446:	d060      	beq.n	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a448:	2b20      	cmp	r3, #32
 800a44a:	d867      	bhi.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d05c      	beq.n	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a450:	2b10      	cmp	r3, #16
 800a452:	d05a      	beq.n	800a50a <HAL_TIM_ConfigClockSource+0x1aa>
 800a454:	e062      	b.n	800a51c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6818      	ldr	r0, [r3, #0]
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	6899      	ldr	r1, [r3, #8]
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	685a      	ldr	r2, [r3, #4]
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	68db      	ldr	r3, [r3, #12]
 800a466:	f000 fc95 	bl	800ad94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a478:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	68ba      	ldr	r2, [r7, #8]
 800a480:	609a      	str	r2, [r3, #8]
      break;
 800a482:	e04f      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6818      	ldr	r0, [r3, #0]
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	6899      	ldr	r1, [r3, #8]
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	685a      	ldr	r2, [r3, #4]
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	68db      	ldr	r3, [r3, #12]
 800a494:	f000 fc7e 	bl	800ad94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	689a      	ldr	r2, [r3, #8]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a4a6:	609a      	str	r2, [r3, #8]
      break;
 800a4a8:	e03c      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6818      	ldr	r0, [r3, #0]
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	6859      	ldr	r1, [r3, #4]
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	68db      	ldr	r3, [r3, #12]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	f000 fbee 	bl	800ac98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	2150      	movs	r1, #80	; 0x50
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f000 fc48 	bl	800ad58 <TIM_ITRx_SetConfig>
      break;
 800a4c8:	e02c      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6818      	ldr	r0, [r3, #0]
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	6859      	ldr	r1, [r3, #4]
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f000 fc0d 	bl	800acf6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	2160      	movs	r1, #96	; 0x60
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f000 fc38 	bl	800ad58 <TIM_ITRx_SetConfig>
      break;
 800a4e8:	e01c      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6818      	ldr	r0, [r3, #0]
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	6859      	ldr	r1, [r3, #4]
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	68db      	ldr	r3, [r3, #12]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	f000 fbce 	bl	800ac98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	2140      	movs	r1, #64	; 0x40
 800a502:	4618      	mov	r0, r3
 800a504:	f000 fc28 	bl	800ad58 <TIM_ITRx_SetConfig>
      break;
 800a508:	e00c      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4619      	mov	r1, r3
 800a514:	4610      	mov	r0, r2
 800a516:	f000 fc1f 	bl	800ad58 <TIM_ITRx_SetConfig>
      break;
 800a51a:	e003      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a51c:	2301      	movs	r3, #1
 800a51e:	73fb      	strb	r3, [r7, #15]
      break;
 800a520:	e000      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a522:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a534:	7bfb      	ldrb	r3, [r7, #15]
}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	ffceff88 	.word	0xffceff88
 800a544:	00100040 	.word	0x00100040
 800a548:	00100030 	.word	0x00100030
 800a54c:	00100020 	.word	0x00100020

0800a550 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a550:	b480      	push	{r7}
 800a552:	b083      	sub	sp, #12
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr

0800a564 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a56c:	bf00      	nop
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a580:	bf00      	nop
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a44      	ldr	r2, [pc, #272]	; (800a6c4 <TIM_Base_SetConfig+0x124>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d013      	beq.n	800a5e0 <TIM_Base_SetConfig+0x40>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5be:	d00f      	beq.n	800a5e0 <TIM_Base_SetConfig+0x40>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4a41      	ldr	r2, [pc, #260]	; (800a6c8 <TIM_Base_SetConfig+0x128>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d00b      	beq.n	800a5e0 <TIM_Base_SetConfig+0x40>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a40      	ldr	r2, [pc, #256]	; (800a6cc <TIM_Base_SetConfig+0x12c>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d007      	beq.n	800a5e0 <TIM_Base_SetConfig+0x40>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	4a3f      	ldr	r2, [pc, #252]	; (800a6d0 <TIM_Base_SetConfig+0x130>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d003      	beq.n	800a5e0 <TIM_Base_SetConfig+0x40>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	4a3e      	ldr	r2, [pc, #248]	; (800a6d4 <TIM_Base_SetConfig+0x134>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d108      	bne.n	800a5f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a33      	ldr	r2, [pc, #204]	; (800a6c4 <TIM_Base_SetConfig+0x124>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d027      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a600:	d023      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a30      	ldr	r2, [pc, #192]	; (800a6c8 <TIM_Base_SetConfig+0x128>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d01f      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	4a2f      	ldr	r2, [pc, #188]	; (800a6cc <TIM_Base_SetConfig+0x12c>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d01b      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4a2e      	ldr	r2, [pc, #184]	; (800a6d0 <TIM_Base_SetConfig+0x130>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d017      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	4a2d      	ldr	r2, [pc, #180]	; (800a6d4 <TIM_Base_SetConfig+0x134>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d013      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	4a2c      	ldr	r2, [pc, #176]	; (800a6d8 <TIM_Base_SetConfig+0x138>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d00f      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	4a2b      	ldr	r2, [pc, #172]	; (800a6dc <TIM_Base_SetConfig+0x13c>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d00b      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	4a2a      	ldr	r2, [pc, #168]	; (800a6e0 <TIM_Base_SetConfig+0x140>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d007      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	4a29      	ldr	r2, [pc, #164]	; (800a6e4 <TIM_Base_SetConfig+0x144>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d003      	beq.n	800a64a <TIM_Base_SetConfig+0xaa>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4a28      	ldr	r2, [pc, #160]	; (800a6e8 <TIM_Base_SetConfig+0x148>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d108      	bne.n	800a65c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	68db      	ldr	r3, [r3, #12]
 800a656:	68fa      	ldr	r2, [r7, #12]
 800a658:	4313      	orrs	r3, r2
 800a65a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	695b      	ldr	r3, [r3, #20]
 800a666:	4313      	orrs	r3, r2
 800a668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	68fa      	ldr	r2, [r7, #12]
 800a66e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	689a      	ldr	r2, [r3, #8]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	4a10      	ldr	r2, [pc, #64]	; (800a6c4 <TIM_Base_SetConfig+0x124>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d00f      	beq.n	800a6a8 <TIM_Base_SetConfig+0x108>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4a12      	ldr	r2, [pc, #72]	; (800a6d4 <TIM_Base_SetConfig+0x134>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d00b      	beq.n	800a6a8 <TIM_Base_SetConfig+0x108>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	4a11      	ldr	r2, [pc, #68]	; (800a6d8 <TIM_Base_SetConfig+0x138>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d007      	beq.n	800a6a8 <TIM_Base_SetConfig+0x108>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	4a10      	ldr	r2, [pc, #64]	; (800a6dc <TIM_Base_SetConfig+0x13c>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d003      	beq.n	800a6a8 <TIM_Base_SetConfig+0x108>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	4a0f      	ldr	r2, [pc, #60]	; (800a6e0 <TIM_Base_SetConfig+0x140>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d103      	bne.n	800a6b0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	691a      	ldr	r2, [r3, #16]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	615a      	str	r2, [r3, #20]
}
 800a6b6:	bf00      	nop
 800a6b8:	3714      	adds	r7, #20
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	40010000 	.word	0x40010000
 800a6c8:	40000400 	.word	0x40000400
 800a6cc:	40000800 	.word	0x40000800
 800a6d0:	40000c00 	.word	0x40000c00
 800a6d4:	40010400 	.word	0x40010400
 800a6d8:	40014000 	.word	0x40014000
 800a6dc:	40014400 	.word	0x40014400
 800a6e0:	40014800 	.word	0x40014800
 800a6e4:	4000e000 	.word	0x4000e000
 800a6e8:	4000e400 	.word	0x4000e400

0800a6ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b087      	sub	sp, #28
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6a1b      	ldr	r3, [r3, #32]
 800a6fa:	f023 0201 	bic.w	r2, r3, #1
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6a1b      	ldr	r3, [r3, #32]
 800a706:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	699b      	ldr	r3, [r3, #24]
 800a712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	4b37      	ldr	r3, [pc, #220]	; (800a7f4 <TIM_OC1_SetConfig+0x108>)
 800a718:	4013      	ands	r3, r2
 800a71a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f023 0303 	bic.w	r3, r3, #3
 800a722:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	68fa      	ldr	r2, [r7, #12]
 800a72a:	4313      	orrs	r3, r2
 800a72c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	f023 0302 	bic.w	r3, r3, #2
 800a734:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	697a      	ldr	r2, [r7, #20]
 800a73c:	4313      	orrs	r3, r2
 800a73e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	4a2d      	ldr	r2, [pc, #180]	; (800a7f8 <TIM_OC1_SetConfig+0x10c>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d00f      	beq.n	800a768 <TIM_OC1_SetConfig+0x7c>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	4a2c      	ldr	r2, [pc, #176]	; (800a7fc <TIM_OC1_SetConfig+0x110>)
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d00b      	beq.n	800a768 <TIM_OC1_SetConfig+0x7c>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	4a2b      	ldr	r2, [pc, #172]	; (800a800 <TIM_OC1_SetConfig+0x114>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d007      	beq.n	800a768 <TIM_OC1_SetConfig+0x7c>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	4a2a      	ldr	r2, [pc, #168]	; (800a804 <TIM_OC1_SetConfig+0x118>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d003      	beq.n	800a768 <TIM_OC1_SetConfig+0x7c>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	4a29      	ldr	r2, [pc, #164]	; (800a808 <TIM_OC1_SetConfig+0x11c>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d10c      	bne.n	800a782 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	f023 0308 	bic.w	r3, r3, #8
 800a76e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	697a      	ldr	r2, [r7, #20]
 800a776:	4313      	orrs	r3, r2
 800a778:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	f023 0304 	bic.w	r3, r3, #4
 800a780:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	4a1c      	ldr	r2, [pc, #112]	; (800a7f8 <TIM_OC1_SetConfig+0x10c>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d00f      	beq.n	800a7aa <TIM_OC1_SetConfig+0xbe>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4a1b      	ldr	r2, [pc, #108]	; (800a7fc <TIM_OC1_SetConfig+0x110>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d00b      	beq.n	800a7aa <TIM_OC1_SetConfig+0xbe>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a1a      	ldr	r2, [pc, #104]	; (800a800 <TIM_OC1_SetConfig+0x114>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d007      	beq.n	800a7aa <TIM_OC1_SetConfig+0xbe>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	4a19      	ldr	r2, [pc, #100]	; (800a804 <TIM_OC1_SetConfig+0x118>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d003      	beq.n	800a7aa <TIM_OC1_SetConfig+0xbe>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	4a18      	ldr	r2, [pc, #96]	; (800a808 <TIM_OC1_SetConfig+0x11c>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d111      	bne.n	800a7ce <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a7b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a7b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	695b      	ldr	r3, [r3, #20]
 800a7be:	693a      	ldr	r2, [r7, #16]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	699b      	ldr	r3, [r3, #24]
 800a7c8:	693a      	ldr	r2, [r7, #16]
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	693a      	ldr	r2, [r7, #16]
 800a7d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	68fa      	ldr	r2, [r7, #12]
 800a7d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	685a      	ldr	r2, [r3, #4]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	697a      	ldr	r2, [r7, #20]
 800a7e6:	621a      	str	r2, [r3, #32]
}
 800a7e8:	bf00      	nop
 800a7ea:	371c      	adds	r7, #28
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr
 800a7f4:	fffeff8f 	.word	0xfffeff8f
 800a7f8:	40010000 	.word	0x40010000
 800a7fc:	40010400 	.word	0x40010400
 800a800:	40014000 	.word	0x40014000
 800a804:	40014400 	.word	0x40014400
 800a808:	40014800 	.word	0x40014800

0800a80c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b087      	sub	sp, #28
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6a1b      	ldr	r3, [r3, #32]
 800a81a:	f023 0210 	bic.w	r2, r3, #16
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a1b      	ldr	r3, [r3, #32]
 800a826:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	699b      	ldr	r3, [r3, #24]
 800a832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a834:	68fa      	ldr	r2, [r7, #12]
 800a836:	4b34      	ldr	r3, [pc, #208]	; (800a908 <TIM_OC2_SetConfig+0xfc>)
 800a838:	4013      	ands	r3, r2
 800a83a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	021b      	lsls	r3, r3, #8
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	4313      	orrs	r3, r2
 800a84e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	f023 0320 	bic.w	r3, r3, #32
 800a856:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	011b      	lsls	r3, r3, #4
 800a85e:	697a      	ldr	r2, [r7, #20]
 800a860:	4313      	orrs	r3, r2
 800a862:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	4a29      	ldr	r2, [pc, #164]	; (800a90c <TIM_OC2_SetConfig+0x100>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d003      	beq.n	800a874 <TIM_OC2_SetConfig+0x68>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	4a28      	ldr	r2, [pc, #160]	; (800a910 <TIM_OC2_SetConfig+0x104>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d10d      	bne.n	800a890 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a87a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	68db      	ldr	r3, [r3, #12]
 800a880:	011b      	lsls	r3, r3, #4
 800a882:	697a      	ldr	r2, [r7, #20]
 800a884:	4313      	orrs	r3, r2
 800a886:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a88e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	4a1e      	ldr	r2, [pc, #120]	; (800a90c <TIM_OC2_SetConfig+0x100>)
 800a894:	4293      	cmp	r3, r2
 800a896:	d00f      	beq.n	800a8b8 <TIM_OC2_SetConfig+0xac>
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	4a1d      	ldr	r2, [pc, #116]	; (800a910 <TIM_OC2_SetConfig+0x104>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d00b      	beq.n	800a8b8 <TIM_OC2_SetConfig+0xac>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	4a1c      	ldr	r2, [pc, #112]	; (800a914 <TIM_OC2_SetConfig+0x108>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d007      	beq.n	800a8b8 <TIM_OC2_SetConfig+0xac>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	4a1b      	ldr	r2, [pc, #108]	; (800a918 <TIM_OC2_SetConfig+0x10c>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d003      	beq.n	800a8b8 <TIM_OC2_SetConfig+0xac>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4a1a      	ldr	r2, [pc, #104]	; (800a91c <TIM_OC2_SetConfig+0x110>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d113      	bne.n	800a8e0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a8be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a8c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	695b      	ldr	r3, [r3, #20]
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	693a      	ldr	r2, [r7, #16]
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	699b      	ldr	r3, [r3, #24]
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	693a      	ldr	r2, [r7, #16]
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	693a      	ldr	r2, [r7, #16]
 800a8e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	68fa      	ldr	r2, [r7, #12]
 800a8ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	685a      	ldr	r2, [r3, #4]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	697a      	ldr	r2, [r7, #20]
 800a8f8:	621a      	str	r2, [r3, #32]
}
 800a8fa:	bf00      	nop
 800a8fc:	371c      	adds	r7, #28
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	feff8fff 	.word	0xfeff8fff
 800a90c:	40010000 	.word	0x40010000
 800a910:	40010400 	.word	0x40010400
 800a914:	40014000 	.word	0x40014000
 800a918:	40014400 	.word	0x40014400
 800a91c:	40014800 	.word	0x40014800

0800a920 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a920:	b480      	push	{r7}
 800a922:	b087      	sub	sp, #28
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6a1b      	ldr	r3, [r3, #32]
 800a92e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6a1b      	ldr	r3, [r3, #32]
 800a93a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	69db      	ldr	r3, [r3, #28]
 800a946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	4b33      	ldr	r3, [pc, #204]	; (800aa18 <TIM_OC3_SetConfig+0xf8>)
 800a94c:	4013      	ands	r3, r2
 800a94e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f023 0303 	bic.w	r3, r3, #3
 800a956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	4313      	orrs	r3, r2
 800a960:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a968:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	689b      	ldr	r3, [r3, #8]
 800a96e:	021b      	lsls	r3, r3, #8
 800a970:	697a      	ldr	r2, [r7, #20]
 800a972:	4313      	orrs	r3, r2
 800a974:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a28      	ldr	r2, [pc, #160]	; (800aa1c <TIM_OC3_SetConfig+0xfc>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d003      	beq.n	800a986 <TIM_OC3_SetConfig+0x66>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	4a27      	ldr	r2, [pc, #156]	; (800aa20 <TIM_OC3_SetConfig+0x100>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d10d      	bne.n	800a9a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a98c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	021b      	lsls	r3, r3, #8
 800a994:	697a      	ldr	r2, [r7, #20]
 800a996:	4313      	orrs	r3, r2
 800a998:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a9a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a1d      	ldr	r2, [pc, #116]	; (800aa1c <TIM_OC3_SetConfig+0xfc>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d00f      	beq.n	800a9ca <TIM_OC3_SetConfig+0xaa>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a1c      	ldr	r2, [pc, #112]	; (800aa20 <TIM_OC3_SetConfig+0x100>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d00b      	beq.n	800a9ca <TIM_OC3_SetConfig+0xaa>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	4a1b      	ldr	r2, [pc, #108]	; (800aa24 <TIM_OC3_SetConfig+0x104>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d007      	beq.n	800a9ca <TIM_OC3_SetConfig+0xaa>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a1a      	ldr	r2, [pc, #104]	; (800aa28 <TIM_OC3_SetConfig+0x108>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d003      	beq.n	800a9ca <TIM_OC3_SetConfig+0xaa>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a19      	ldr	r2, [pc, #100]	; (800aa2c <TIM_OC3_SetConfig+0x10c>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d113      	bne.n	800a9f2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a9d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	695b      	ldr	r3, [r3, #20]
 800a9de:	011b      	lsls	r3, r3, #4
 800a9e0:	693a      	ldr	r2, [r7, #16]
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	699b      	ldr	r3, [r3, #24]
 800a9ea:	011b      	lsls	r3, r3, #4
 800a9ec:	693a      	ldr	r2, [r7, #16]
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	693a      	ldr	r2, [r7, #16]
 800a9f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	68fa      	ldr	r2, [r7, #12]
 800a9fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	685a      	ldr	r2, [r3, #4]
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	697a      	ldr	r2, [r7, #20]
 800aa0a:	621a      	str	r2, [r3, #32]
}
 800aa0c:	bf00      	nop
 800aa0e:	371c      	adds	r7, #28
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr
 800aa18:	fffeff8f 	.word	0xfffeff8f
 800aa1c:	40010000 	.word	0x40010000
 800aa20:	40010400 	.word	0x40010400
 800aa24:	40014000 	.word	0x40014000
 800aa28:	40014400 	.word	0x40014400
 800aa2c:	40014800 	.word	0x40014800

0800aa30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b087      	sub	sp, #28
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6a1b      	ldr	r3, [r3, #32]
 800aa3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6a1b      	ldr	r3, [r3, #32]
 800aa4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	69db      	ldr	r3, [r3, #28]
 800aa56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aa58:	68fa      	ldr	r2, [r7, #12]
 800aa5a:	4b24      	ldr	r3, [pc, #144]	; (800aaec <TIM_OC4_SetConfig+0xbc>)
 800aa5c:	4013      	ands	r3, r2
 800aa5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	021b      	lsls	r3, r3, #8
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	4313      	orrs	r3, r2
 800aa72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	689b      	ldr	r3, [r3, #8]
 800aa80:	031b      	lsls	r3, r3, #12
 800aa82:	693a      	ldr	r2, [r7, #16]
 800aa84:	4313      	orrs	r3, r2
 800aa86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	4a19      	ldr	r2, [pc, #100]	; (800aaf0 <TIM_OC4_SetConfig+0xc0>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d00f      	beq.n	800aab0 <TIM_OC4_SetConfig+0x80>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	4a18      	ldr	r2, [pc, #96]	; (800aaf4 <TIM_OC4_SetConfig+0xc4>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d00b      	beq.n	800aab0 <TIM_OC4_SetConfig+0x80>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a17      	ldr	r2, [pc, #92]	; (800aaf8 <TIM_OC4_SetConfig+0xc8>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d007      	beq.n	800aab0 <TIM_OC4_SetConfig+0x80>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4a16      	ldr	r2, [pc, #88]	; (800aafc <TIM_OC4_SetConfig+0xcc>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d003      	beq.n	800aab0 <TIM_OC4_SetConfig+0x80>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a15      	ldr	r2, [pc, #84]	; (800ab00 <TIM_OC4_SetConfig+0xd0>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d109      	bne.n	800aac4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	695b      	ldr	r3, [r3, #20]
 800aabc:	019b      	lsls	r3, r3, #6
 800aabe:	697a      	ldr	r2, [r7, #20]
 800aac0:	4313      	orrs	r3, r2
 800aac2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	68fa      	ldr	r2, [r7, #12]
 800aace:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	685a      	ldr	r2, [r3, #4]
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	693a      	ldr	r2, [r7, #16]
 800aadc:	621a      	str	r2, [r3, #32]
}
 800aade:	bf00      	nop
 800aae0:	371c      	adds	r7, #28
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	feff8fff 	.word	0xfeff8fff
 800aaf0:	40010000 	.word	0x40010000
 800aaf4:	40010400 	.word	0x40010400
 800aaf8:	40014000 	.word	0x40014000
 800aafc:	40014400 	.word	0x40014400
 800ab00:	40014800 	.word	0x40014800

0800ab04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b087      	sub	sp, #28
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6a1b      	ldr	r3, [r3, #32]
 800ab12:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6a1b      	ldr	r3, [r3, #32]
 800ab1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	4b21      	ldr	r3, [pc, #132]	; (800abb4 <TIM_OC5_SetConfig+0xb0>)
 800ab30:	4013      	ands	r3, r2
 800ab32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	68fa      	ldr	r2, [r7, #12]
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ab44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	689b      	ldr	r3, [r3, #8]
 800ab4a:	041b      	lsls	r3, r3, #16
 800ab4c:	693a      	ldr	r2, [r7, #16]
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a18      	ldr	r2, [pc, #96]	; (800abb8 <TIM_OC5_SetConfig+0xb4>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d00f      	beq.n	800ab7a <TIM_OC5_SetConfig+0x76>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a17      	ldr	r2, [pc, #92]	; (800abbc <TIM_OC5_SetConfig+0xb8>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d00b      	beq.n	800ab7a <TIM_OC5_SetConfig+0x76>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a16      	ldr	r2, [pc, #88]	; (800abc0 <TIM_OC5_SetConfig+0xbc>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d007      	beq.n	800ab7a <TIM_OC5_SetConfig+0x76>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4a15      	ldr	r2, [pc, #84]	; (800abc4 <TIM_OC5_SetConfig+0xc0>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d003      	beq.n	800ab7a <TIM_OC5_SetConfig+0x76>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a14      	ldr	r2, [pc, #80]	; (800abc8 <TIM_OC5_SetConfig+0xc4>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d109      	bne.n	800ab8e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	695b      	ldr	r3, [r3, #20]
 800ab86:	021b      	lsls	r3, r3, #8
 800ab88:	697a      	ldr	r2, [r7, #20]
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	697a      	ldr	r2, [r7, #20]
 800ab92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	68fa      	ldr	r2, [r7, #12]
 800ab98:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	685a      	ldr	r2, [r3, #4]
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	693a      	ldr	r2, [r7, #16]
 800aba6:	621a      	str	r2, [r3, #32]
}
 800aba8:	bf00      	nop
 800abaa:	371c      	adds	r7, #28
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr
 800abb4:	fffeff8f 	.word	0xfffeff8f
 800abb8:	40010000 	.word	0x40010000
 800abbc:	40010400 	.word	0x40010400
 800abc0:	40014000 	.word	0x40014000
 800abc4:	40014400 	.word	0x40014400
 800abc8:	40014800 	.word	0x40014800

0800abcc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800abcc:	b480      	push	{r7}
 800abce:	b087      	sub	sp, #28
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
 800abd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a1b      	ldr	r3, [r3, #32]
 800abe6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800abf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800abf4:	68fa      	ldr	r2, [r7, #12]
 800abf6:	4b22      	ldr	r3, [pc, #136]	; (800ac80 <TIM_OC6_SetConfig+0xb4>)
 800abf8:	4013      	ands	r3, r2
 800abfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	021b      	lsls	r3, r3, #8
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	4313      	orrs	r3, r2
 800ac06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ac0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	051b      	lsls	r3, r3, #20
 800ac16:	693a      	ldr	r2, [r7, #16]
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	4a19      	ldr	r2, [pc, #100]	; (800ac84 <TIM_OC6_SetConfig+0xb8>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d00f      	beq.n	800ac44 <TIM_OC6_SetConfig+0x78>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	4a18      	ldr	r2, [pc, #96]	; (800ac88 <TIM_OC6_SetConfig+0xbc>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d00b      	beq.n	800ac44 <TIM_OC6_SetConfig+0x78>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	4a17      	ldr	r2, [pc, #92]	; (800ac8c <TIM_OC6_SetConfig+0xc0>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d007      	beq.n	800ac44 <TIM_OC6_SetConfig+0x78>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	4a16      	ldr	r2, [pc, #88]	; (800ac90 <TIM_OC6_SetConfig+0xc4>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d003      	beq.n	800ac44 <TIM_OC6_SetConfig+0x78>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a15      	ldr	r2, [pc, #84]	; (800ac94 <TIM_OC6_SetConfig+0xc8>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d109      	bne.n	800ac58 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ac4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	695b      	ldr	r3, [r3, #20]
 800ac50:	029b      	lsls	r3, r3, #10
 800ac52:	697a      	ldr	r2, [r7, #20]
 800ac54:	4313      	orrs	r3, r2
 800ac56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	697a      	ldr	r2, [r7, #20]
 800ac5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	68fa      	ldr	r2, [r7, #12]
 800ac62:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	693a      	ldr	r2, [r7, #16]
 800ac70:	621a      	str	r2, [r3, #32]
}
 800ac72:	bf00      	nop
 800ac74:	371c      	adds	r7, #28
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop
 800ac80:	feff8fff 	.word	0xfeff8fff
 800ac84:	40010000 	.word	0x40010000
 800ac88:	40010400 	.word	0x40010400
 800ac8c:	40014000 	.word	0x40014000
 800ac90:	40014400 	.word	0x40014400
 800ac94:	40014800 	.word	0x40014800

0800ac98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b087      	sub	sp, #28
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	60b9      	str	r1, [r7, #8]
 800aca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6a1b      	ldr	r3, [r3, #32]
 800aca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6a1b      	ldr	r3, [r3, #32]
 800acae:	f023 0201 	bic.w	r2, r3, #1
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	699b      	ldr	r3, [r3, #24]
 800acba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800acc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	011b      	lsls	r3, r3, #4
 800acc8:	693a      	ldr	r2, [r7, #16]
 800acca:	4313      	orrs	r3, r2
 800accc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	f023 030a 	bic.w	r3, r3, #10
 800acd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800acd6:	697a      	ldr	r2, [r7, #20]
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	4313      	orrs	r3, r2
 800acdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	621a      	str	r2, [r3, #32]
}
 800acea:	bf00      	nop
 800acec:	371c      	adds	r7, #28
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr

0800acf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800acf6:	b480      	push	{r7}
 800acf8:	b087      	sub	sp, #28
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	60f8      	str	r0, [r7, #12]
 800acfe:	60b9      	str	r1, [r7, #8]
 800ad00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	6a1b      	ldr	r3, [r3, #32]
 800ad06:	f023 0210 	bic.w	r2, r3, #16
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	699b      	ldr	r3, [r3, #24]
 800ad12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	6a1b      	ldr	r3, [r3, #32]
 800ad18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ad20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	031b      	lsls	r3, r3, #12
 800ad26:	697a      	ldr	r2, [r7, #20]
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ad32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	011b      	lsls	r3, r3, #4
 800ad38:	693a      	ldr	r2, [r7, #16]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	697a      	ldr	r2, [r7, #20]
 800ad42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	693a      	ldr	r2, [r7, #16]
 800ad48:	621a      	str	r2, [r3, #32]
}
 800ad4a:	bf00      	nop
 800ad4c:	371c      	adds	r7, #28
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr
	...

0800ad58 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b085      	sub	sp, #20
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	4b09      	ldr	r3, [pc, #36]	; (800ad90 <TIM_ITRx_SetConfig+0x38>)
 800ad6c:	4013      	ands	r3, r2
 800ad6e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad70:	683a      	ldr	r2, [r7, #0]
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	4313      	orrs	r3, r2
 800ad76:	f043 0307 	orr.w	r3, r3, #7
 800ad7a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	609a      	str	r2, [r3, #8]
}
 800ad82:	bf00      	nop
 800ad84:	3714      	adds	r7, #20
 800ad86:	46bd      	mov	sp, r7
 800ad88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	ffcfff8f 	.word	0xffcfff8f

0800ad94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad94:	b480      	push	{r7}
 800ad96:	b087      	sub	sp, #28
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	60f8      	str	r0, [r7, #12]
 800ad9c:	60b9      	str	r1, [r7, #8]
 800ad9e:	607a      	str	r2, [r7, #4]
 800ada0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800adae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	021a      	lsls	r2, r3, #8
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	431a      	orrs	r2, r3
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	4313      	orrs	r3, r2
 800adbc:	697a      	ldr	r2, [r7, #20]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	697a      	ldr	r2, [r7, #20]
 800adc6:	609a      	str	r2, [r3, #8]
}
 800adc8:	bf00      	nop
 800adca:	371c      	adds	r7, #28
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800add4:	b480      	push	{r7}
 800add6:	b087      	sub	sp, #28
 800add8:	af00      	add	r7, sp, #0
 800adda:	60f8      	str	r0, [r7, #12]
 800addc:	60b9      	str	r1, [r7, #8]
 800adde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	f003 031f 	and.w	r3, r3, #31
 800ade6:	2201      	movs	r2, #1
 800ade8:	fa02 f303 	lsl.w	r3, r2, r3
 800adec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	6a1a      	ldr	r2, [r3, #32]
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	43db      	mvns	r3, r3
 800adf6:	401a      	ands	r2, r3
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	6a1a      	ldr	r2, [r3, #32]
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	f003 031f 	and.w	r3, r3, #31
 800ae06:	6879      	ldr	r1, [r7, #4]
 800ae08:	fa01 f303 	lsl.w	r3, r1, r3
 800ae0c:	431a      	orrs	r2, r3
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	621a      	str	r2, [r3, #32]
}
 800ae12:	bf00      	nop
 800ae14:	371c      	adds	r7, #28
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr
	...

0800ae20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b085      	sub	sp, #20
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d101      	bne.n	800ae38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae34:	2302      	movs	r3, #2
 800ae36:	e077      	b.n	800af28 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2202      	movs	r2, #2
 800ae44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	685b      	ldr	r3, [r3, #4]
 800ae4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a35      	ldr	r2, [pc, #212]	; (800af34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d004      	beq.n	800ae6c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a34      	ldr	r2, [pc, #208]	; (800af38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d108      	bne.n	800ae7e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ae72:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	68fa      	ldr	r2, [r7, #12]
 800ae7a:	4313      	orrs	r3, r2
 800ae7c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae84:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a25      	ldr	r2, [pc, #148]	; (800af34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d02c      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aeaa:	d027      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a22      	ldr	r2, [pc, #136]	; (800af3c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d022      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a21      	ldr	r2, [pc, #132]	; (800af40 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d01d      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a1f      	ldr	r2, [pc, #124]	; (800af44 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d018      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a1a      	ldr	r2, [pc, #104]	; (800af38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d013      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a1b      	ldr	r2, [pc, #108]	; (800af48 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d00e      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a1a      	ldr	r2, [pc, #104]	; (800af4c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d009      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a18      	ldr	r2, [pc, #96]	; (800af50 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d004      	beq.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a17      	ldr	r2, [pc, #92]	; (800af54 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800aef8:	4293      	cmp	r3, r2
 800aefa:	d10c      	bne.n	800af16 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af02:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	68ba      	ldr	r2, [r7, #8]
 800af0a:	4313      	orrs	r3, r2
 800af0c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	68ba      	ldr	r2, [r7, #8]
 800af14:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2201      	movs	r2, #1
 800af1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2200      	movs	r2, #0
 800af22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af26:	2300      	movs	r3, #0
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3714      	adds	r7, #20
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr
 800af34:	40010000 	.word	0x40010000
 800af38:	40010400 	.word	0x40010400
 800af3c:	40000400 	.word	0x40000400
 800af40:	40000800 	.word	0x40000800
 800af44:	40000c00 	.word	0x40000c00
 800af48:	40001800 	.word	0x40001800
 800af4c:	40014000 	.word	0x40014000
 800af50:	4000e000 	.word	0x4000e000
 800af54:	4000e400 	.word	0x4000e400

0800af58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af58:	b480      	push	{r7}
 800af5a:	b085      	sub	sp, #20
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af62:	2300      	movs	r3, #0
 800af64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d101      	bne.n	800af74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af70:	2302      	movs	r3, #2
 800af72:	e087      	b.n	800b084 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2201      	movs	r2, #1
 800af78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	68db      	ldr	r3, [r3, #12]
 800af86:	4313      	orrs	r3, r2
 800af88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	4313      	orrs	r3, r2
 800af96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	4313      	orrs	r3, r2
 800afa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	691b      	ldr	r3, [r3, #16]
 800afbe:	4313      	orrs	r3, r2
 800afc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	695b      	ldr	r3, [r3, #20]
 800afcc:	4313      	orrs	r3, r2
 800afce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afda:	4313      	orrs	r3, r2
 800afdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	699b      	ldr	r3, [r3, #24]
 800afe8:	041b      	lsls	r3, r3, #16
 800afea:	4313      	orrs	r3, r2
 800afec:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	4a27      	ldr	r2, [pc, #156]	; (800b090 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d004      	beq.n	800b002 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4a25      	ldr	r2, [pc, #148]	; (800b094 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800affe:	4293      	cmp	r3, r2
 800b000:	d106      	bne.n	800b010 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	69db      	ldr	r3, [r3, #28]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	4a1e      	ldr	r2, [pc, #120]	; (800b090 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d004      	beq.n	800b024 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a1d      	ldr	r2, [pc, #116]	; (800b094 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b020:	4293      	cmp	r3, r2
 800b022:	d126      	bne.n	800b072 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b02e:	051b      	lsls	r3, r3, #20
 800b030:	4313      	orrs	r3, r2
 800b032:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	6a1b      	ldr	r3, [r3, #32]
 800b03e:	4313      	orrs	r3, r2
 800b040:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b04c:	4313      	orrs	r3, r2
 800b04e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	4a0e      	ldr	r2, [pc, #56]	; (800b090 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d004      	beq.n	800b064 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4a0d      	ldr	r2, [pc, #52]	; (800b094 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d106      	bne.n	800b072 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b06e:	4313      	orrs	r3, r2
 800b070:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	68fa      	ldr	r2, [r7, #12]
 800b078:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b082:	2300      	movs	r3, #0
}
 800b084:	4618      	mov	r0, r3
 800b086:	3714      	adds	r7, #20
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr
 800b090:	40010000 	.word	0x40010000
 800b094:	40010400 	.word	0x40010400

0800b098 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b0a0:	bf00      	nop
 800b0a2:	370c      	adds	r7, #12
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0aa:	4770      	bx	lr

0800b0ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b083      	sub	sp, #12
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b0b4:	bf00      	nop
 800b0b6:	370c      	adds	r7, #12
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0be:	4770      	bx	lr

0800b0c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b083      	sub	sp, #12
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b0c8:	bf00      	nop
 800b0ca:	370c      	adds	r7, #12
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d2:	4770      	bx	lr

0800b0d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d101      	bne.n	800b0e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	e042      	b.n	800b16c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d106      	bne.n	800b0fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f7f7 fab3 	bl	8002664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2224      	movs	r2, #36	; 0x24
 800b102:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	681a      	ldr	r2, [r3, #0]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f022 0201 	bic.w	r2, r2, #1
 800b114:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 f82c 	bl	800b174 <UART_SetConfig>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d101      	bne.n	800b126 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b122:	2301      	movs	r3, #1
 800b124:	e022      	b.n	800b16c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d002      	beq.n	800b134 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	f000 fe7e 	bl	800be30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	685a      	ldr	r2, [r3, #4]
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b142:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	689a      	ldr	r2, [r3, #8]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b152:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	681a      	ldr	r2, [r3, #0]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f042 0201 	orr.w	r2, r2, #1
 800b162:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 ff05 	bl	800bf74 <UART_CheckIdleState>
 800b16a:	4603      	mov	r3, r0
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3708      	adds	r7, #8
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b174:	b5b0      	push	{r4, r5, r7, lr}
 800b176:	b08e      	sub	sp, #56	; 0x38
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b17c:	2300      	movs	r3, #0
 800b17e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	689a      	ldr	r2, [r3, #8]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	431a      	orrs	r2, r3
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	695b      	ldr	r3, [r3, #20]
 800b190:	431a      	orrs	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	69db      	ldr	r3, [r3, #28]
 800b196:	4313      	orrs	r3, r2
 800b198:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	4bbf      	ldr	r3, [pc, #764]	; (800b4a0 <UART_SetConfig+0x32c>)
 800b1a2:	4013      	ands	r3, r2
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	6812      	ldr	r2, [r2, #0]
 800b1a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b1aa:	430b      	orrs	r3, r1
 800b1ac:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	685b      	ldr	r3, [r3, #4]
 800b1b4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	68da      	ldr	r2, [r3, #12]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	430a      	orrs	r2, r1
 800b1c2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	699b      	ldr	r3, [r3, #24]
 800b1c8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	4ab5      	ldr	r2, [pc, #724]	; (800b4a4 <UART_SetConfig+0x330>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d004      	beq.n	800b1de <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6a1b      	ldr	r3, [r3, #32]
 800b1d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	689a      	ldr	r2, [r3, #8]
 800b1e4:	4bb0      	ldr	r3, [pc, #704]	; (800b4a8 <UART_SetConfig+0x334>)
 800b1e6:	4013      	ands	r3, r2
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	6812      	ldr	r2, [r2, #0]
 800b1ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b1ee:	430b      	orrs	r3, r1
 800b1f0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1f8:	f023 010f 	bic.w	r1, r3, #15
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	430a      	orrs	r2, r1
 800b206:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4aa7      	ldr	r2, [pc, #668]	; (800b4ac <UART_SetConfig+0x338>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d176      	bne.n	800b300 <UART_SetConfig+0x18c>
 800b212:	4ba7      	ldr	r3, [pc, #668]	; (800b4b0 <UART_SetConfig+0x33c>)
 800b214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b216:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b21a:	2b28      	cmp	r3, #40	; 0x28
 800b21c:	d86c      	bhi.n	800b2f8 <UART_SetConfig+0x184>
 800b21e:	a201      	add	r2, pc, #4	; (adr r2, 800b224 <UART_SetConfig+0xb0>)
 800b220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b224:	0800b2c9 	.word	0x0800b2c9
 800b228:	0800b2f9 	.word	0x0800b2f9
 800b22c:	0800b2f9 	.word	0x0800b2f9
 800b230:	0800b2f9 	.word	0x0800b2f9
 800b234:	0800b2f9 	.word	0x0800b2f9
 800b238:	0800b2f9 	.word	0x0800b2f9
 800b23c:	0800b2f9 	.word	0x0800b2f9
 800b240:	0800b2f9 	.word	0x0800b2f9
 800b244:	0800b2d1 	.word	0x0800b2d1
 800b248:	0800b2f9 	.word	0x0800b2f9
 800b24c:	0800b2f9 	.word	0x0800b2f9
 800b250:	0800b2f9 	.word	0x0800b2f9
 800b254:	0800b2f9 	.word	0x0800b2f9
 800b258:	0800b2f9 	.word	0x0800b2f9
 800b25c:	0800b2f9 	.word	0x0800b2f9
 800b260:	0800b2f9 	.word	0x0800b2f9
 800b264:	0800b2d9 	.word	0x0800b2d9
 800b268:	0800b2f9 	.word	0x0800b2f9
 800b26c:	0800b2f9 	.word	0x0800b2f9
 800b270:	0800b2f9 	.word	0x0800b2f9
 800b274:	0800b2f9 	.word	0x0800b2f9
 800b278:	0800b2f9 	.word	0x0800b2f9
 800b27c:	0800b2f9 	.word	0x0800b2f9
 800b280:	0800b2f9 	.word	0x0800b2f9
 800b284:	0800b2e1 	.word	0x0800b2e1
 800b288:	0800b2f9 	.word	0x0800b2f9
 800b28c:	0800b2f9 	.word	0x0800b2f9
 800b290:	0800b2f9 	.word	0x0800b2f9
 800b294:	0800b2f9 	.word	0x0800b2f9
 800b298:	0800b2f9 	.word	0x0800b2f9
 800b29c:	0800b2f9 	.word	0x0800b2f9
 800b2a0:	0800b2f9 	.word	0x0800b2f9
 800b2a4:	0800b2e9 	.word	0x0800b2e9
 800b2a8:	0800b2f9 	.word	0x0800b2f9
 800b2ac:	0800b2f9 	.word	0x0800b2f9
 800b2b0:	0800b2f9 	.word	0x0800b2f9
 800b2b4:	0800b2f9 	.word	0x0800b2f9
 800b2b8:	0800b2f9 	.word	0x0800b2f9
 800b2bc:	0800b2f9 	.word	0x0800b2f9
 800b2c0:	0800b2f9 	.word	0x0800b2f9
 800b2c4:	0800b2f1 	.word	0x0800b2f1
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2ce:	e326      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b2d0:	2304      	movs	r3, #4
 800b2d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2d6:	e322      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b2d8:	2308      	movs	r3, #8
 800b2da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2de:	e31e      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b2e0:	2310      	movs	r3, #16
 800b2e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2e6:	e31a      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b2e8:	2320      	movs	r3, #32
 800b2ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2ee:	e316      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b2f0:	2340      	movs	r3, #64	; 0x40
 800b2f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2f6:	e312      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b2f8:	2380      	movs	r3, #128	; 0x80
 800b2fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2fe:	e30e      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a6b      	ldr	r2, [pc, #428]	; (800b4b4 <UART_SetConfig+0x340>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d130      	bne.n	800b36c <UART_SetConfig+0x1f8>
 800b30a:	4b69      	ldr	r3, [pc, #420]	; (800b4b0 <UART_SetConfig+0x33c>)
 800b30c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b30e:	f003 0307 	and.w	r3, r3, #7
 800b312:	2b05      	cmp	r3, #5
 800b314:	d826      	bhi.n	800b364 <UART_SetConfig+0x1f0>
 800b316:	a201      	add	r2, pc, #4	; (adr r2, 800b31c <UART_SetConfig+0x1a8>)
 800b318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b31c:	0800b335 	.word	0x0800b335
 800b320:	0800b33d 	.word	0x0800b33d
 800b324:	0800b345 	.word	0x0800b345
 800b328:	0800b34d 	.word	0x0800b34d
 800b32c:	0800b355 	.word	0x0800b355
 800b330:	0800b35d 	.word	0x0800b35d
 800b334:	2300      	movs	r3, #0
 800b336:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b33a:	e2f0      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b33c:	2304      	movs	r3, #4
 800b33e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b342:	e2ec      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b344:	2308      	movs	r3, #8
 800b346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b34a:	e2e8      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b34c:	2310      	movs	r3, #16
 800b34e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b352:	e2e4      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b354:	2320      	movs	r3, #32
 800b356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b35a:	e2e0      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b35c:	2340      	movs	r3, #64	; 0x40
 800b35e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b362:	e2dc      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b364:	2380      	movs	r3, #128	; 0x80
 800b366:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b36a:	e2d8      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a51      	ldr	r2, [pc, #324]	; (800b4b8 <UART_SetConfig+0x344>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d130      	bne.n	800b3d8 <UART_SetConfig+0x264>
 800b376:	4b4e      	ldr	r3, [pc, #312]	; (800b4b0 <UART_SetConfig+0x33c>)
 800b378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b37a:	f003 0307 	and.w	r3, r3, #7
 800b37e:	2b05      	cmp	r3, #5
 800b380:	d826      	bhi.n	800b3d0 <UART_SetConfig+0x25c>
 800b382:	a201      	add	r2, pc, #4	; (adr r2, 800b388 <UART_SetConfig+0x214>)
 800b384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b388:	0800b3a1 	.word	0x0800b3a1
 800b38c:	0800b3a9 	.word	0x0800b3a9
 800b390:	0800b3b1 	.word	0x0800b3b1
 800b394:	0800b3b9 	.word	0x0800b3b9
 800b398:	0800b3c1 	.word	0x0800b3c1
 800b39c:	0800b3c9 	.word	0x0800b3c9
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3a6:	e2ba      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3a8:	2304      	movs	r3, #4
 800b3aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3ae:	e2b6      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3b0:	2308      	movs	r3, #8
 800b3b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3b6:	e2b2      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3b8:	2310      	movs	r3, #16
 800b3ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3be:	e2ae      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3c0:	2320      	movs	r3, #32
 800b3c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3c6:	e2aa      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3c8:	2340      	movs	r3, #64	; 0x40
 800b3ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3ce:	e2a6      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3d0:	2380      	movs	r3, #128	; 0x80
 800b3d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3d6:	e2a2      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	4a37      	ldr	r2, [pc, #220]	; (800b4bc <UART_SetConfig+0x348>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d130      	bne.n	800b444 <UART_SetConfig+0x2d0>
 800b3e2:	4b33      	ldr	r3, [pc, #204]	; (800b4b0 <UART_SetConfig+0x33c>)
 800b3e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3e6:	f003 0307 	and.w	r3, r3, #7
 800b3ea:	2b05      	cmp	r3, #5
 800b3ec:	d826      	bhi.n	800b43c <UART_SetConfig+0x2c8>
 800b3ee:	a201      	add	r2, pc, #4	; (adr r2, 800b3f4 <UART_SetConfig+0x280>)
 800b3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f4:	0800b40d 	.word	0x0800b40d
 800b3f8:	0800b415 	.word	0x0800b415
 800b3fc:	0800b41d 	.word	0x0800b41d
 800b400:	0800b425 	.word	0x0800b425
 800b404:	0800b42d 	.word	0x0800b42d
 800b408:	0800b435 	.word	0x0800b435
 800b40c:	2300      	movs	r3, #0
 800b40e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b412:	e284      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b414:	2304      	movs	r3, #4
 800b416:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b41a:	e280      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b41c:	2308      	movs	r3, #8
 800b41e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b422:	e27c      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b424:	2310      	movs	r3, #16
 800b426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b42a:	e278      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b42c:	2320      	movs	r3, #32
 800b42e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b432:	e274      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b434:	2340      	movs	r3, #64	; 0x40
 800b436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b43a:	e270      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b43c:	2380      	movs	r3, #128	; 0x80
 800b43e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b442:	e26c      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4a1d      	ldr	r2, [pc, #116]	; (800b4c0 <UART_SetConfig+0x34c>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d142      	bne.n	800b4d4 <UART_SetConfig+0x360>
 800b44e:	4b18      	ldr	r3, [pc, #96]	; (800b4b0 <UART_SetConfig+0x33c>)
 800b450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b452:	f003 0307 	and.w	r3, r3, #7
 800b456:	2b05      	cmp	r3, #5
 800b458:	d838      	bhi.n	800b4cc <UART_SetConfig+0x358>
 800b45a:	a201      	add	r2, pc, #4	; (adr r2, 800b460 <UART_SetConfig+0x2ec>)
 800b45c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b460:	0800b479 	.word	0x0800b479
 800b464:	0800b481 	.word	0x0800b481
 800b468:	0800b489 	.word	0x0800b489
 800b46c:	0800b491 	.word	0x0800b491
 800b470:	0800b499 	.word	0x0800b499
 800b474:	0800b4c5 	.word	0x0800b4c5
 800b478:	2300      	movs	r3, #0
 800b47a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b47e:	e24e      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b480:	2304      	movs	r3, #4
 800b482:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b486:	e24a      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b488:	2308      	movs	r3, #8
 800b48a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b48e:	e246      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b490:	2310      	movs	r3, #16
 800b492:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b496:	e242      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b498:	2320      	movs	r3, #32
 800b49a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b49e:	e23e      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b4a0:	cfff69f3 	.word	0xcfff69f3
 800b4a4:	58000c00 	.word	0x58000c00
 800b4a8:	11fff4ff 	.word	0x11fff4ff
 800b4ac:	40011000 	.word	0x40011000
 800b4b0:	58024400 	.word	0x58024400
 800b4b4:	40004400 	.word	0x40004400
 800b4b8:	40004800 	.word	0x40004800
 800b4bc:	40004c00 	.word	0x40004c00
 800b4c0:	40005000 	.word	0x40005000
 800b4c4:	2340      	movs	r3, #64	; 0x40
 800b4c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4ca:	e228      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b4cc:	2380      	movs	r3, #128	; 0x80
 800b4ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4d2:	e224      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	4ab1      	ldr	r2, [pc, #708]	; (800b7a0 <UART_SetConfig+0x62c>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d176      	bne.n	800b5cc <UART_SetConfig+0x458>
 800b4de:	4bb1      	ldr	r3, [pc, #708]	; (800b7a4 <UART_SetConfig+0x630>)
 800b4e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b4e6:	2b28      	cmp	r3, #40	; 0x28
 800b4e8:	d86c      	bhi.n	800b5c4 <UART_SetConfig+0x450>
 800b4ea:	a201      	add	r2, pc, #4	; (adr r2, 800b4f0 <UART_SetConfig+0x37c>)
 800b4ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4f0:	0800b595 	.word	0x0800b595
 800b4f4:	0800b5c5 	.word	0x0800b5c5
 800b4f8:	0800b5c5 	.word	0x0800b5c5
 800b4fc:	0800b5c5 	.word	0x0800b5c5
 800b500:	0800b5c5 	.word	0x0800b5c5
 800b504:	0800b5c5 	.word	0x0800b5c5
 800b508:	0800b5c5 	.word	0x0800b5c5
 800b50c:	0800b5c5 	.word	0x0800b5c5
 800b510:	0800b59d 	.word	0x0800b59d
 800b514:	0800b5c5 	.word	0x0800b5c5
 800b518:	0800b5c5 	.word	0x0800b5c5
 800b51c:	0800b5c5 	.word	0x0800b5c5
 800b520:	0800b5c5 	.word	0x0800b5c5
 800b524:	0800b5c5 	.word	0x0800b5c5
 800b528:	0800b5c5 	.word	0x0800b5c5
 800b52c:	0800b5c5 	.word	0x0800b5c5
 800b530:	0800b5a5 	.word	0x0800b5a5
 800b534:	0800b5c5 	.word	0x0800b5c5
 800b538:	0800b5c5 	.word	0x0800b5c5
 800b53c:	0800b5c5 	.word	0x0800b5c5
 800b540:	0800b5c5 	.word	0x0800b5c5
 800b544:	0800b5c5 	.word	0x0800b5c5
 800b548:	0800b5c5 	.word	0x0800b5c5
 800b54c:	0800b5c5 	.word	0x0800b5c5
 800b550:	0800b5ad 	.word	0x0800b5ad
 800b554:	0800b5c5 	.word	0x0800b5c5
 800b558:	0800b5c5 	.word	0x0800b5c5
 800b55c:	0800b5c5 	.word	0x0800b5c5
 800b560:	0800b5c5 	.word	0x0800b5c5
 800b564:	0800b5c5 	.word	0x0800b5c5
 800b568:	0800b5c5 	.word	0x0800b5c5
 800b56c:	0800b5c5 	.word	0x0800b5c5
 800b570:	0800b5b5 	.word	0x0800b5b5
 800b574:	0800b5c5 	.word	0x0800b5c5
 800b578:	0800b5c5 	.word	0x0800b5c5
 800b57c:	0800b5c5 	.word	0x0800b5c5
 800b580:	0800b5c5 	.word	0x0800b5c5
 800b584:	0800b5c5 	.word	0x0800b5c5
 800b588:	0800b5c5 	.word	0x0800b5c5
 800b58c:	0800b5c5 	.word	0x0800b5c5
 800b590:	0800b5bd 	.word	0x0800b5bd
 800b594:	2301      	movs	r3, #1
 800b596:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b59a:	e1c0      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b59c:	2304      	movs	r3, #4
 800b59e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5a2:	e1bc      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b5a4:	2308      	movs	r3, #8
 800b5a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5aa:	e1b8      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b5ac:	2310      	movs	r3, #16
 800b5ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5b2:	e1b4      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b5b4:	2320      	movs	r3, #32
 800b5b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5ba:	e1b0      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b5bc:	2340      	movs	r3, #64	; 0x40
 800b5be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5c2:	e1ac      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b5c4:	2380      	movs	r3, #128	; 0x80
 800b5c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5ca:	e1a8      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a75      	ldr	r2, [pc, #468]	; (800b7a8 <UART_SetConfig+0x634>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d130      	bne.n	800b638 <UART_SetConfig+0x4c4>
 800b5d6:	4b73      	ldr	r3, [pc, #460]	; (800b7a4 <UART_SetConfig+0x630>)
 800b5d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5da:	f003 0307 	and.w	r3, r3, #7
 800b5de:	2b05      	cmp	r3, #5
 800b5e0:	d826      	bhi.n	800b630 <UART_SetConfig+0x4bc>
 800b5e2:	a201      	add	r2, pc, #4	; (adr r2, 800b5e8 <UART_SetConfig+0x474>)
 800b5e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5e8:	0800b601 	.word	0x0800b601
 800b5ec:	0800b609 	.word	0x0800b609
 800b5f0:	0800b611 	.word	0x0800b611
 800b5f4:	0800b619 	.word	0x0800b619
 800b5f8:	0800b621 	.word	0x0800b621
 800b5fc:	0800b629 	.word	0x0800b629
 800b600:	2300      	movs	r3, #0
 800b602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b606:	e18a      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b608:	2304      	movs	r3, #4
 800b60a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b60e:	e186      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b610:	2308      	movs	r3, #8
 800b612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b616:	e182      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b618:	2310      	movs	r3, #16
 800b61a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b61e:	e17e      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b620:	2320      	movs	r3, #32
 800b622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b626:	e17a      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b628:	2340      	movs	r3, #64	; 0x40
 800b62a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b62e:	e176      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b630:	2380      	movs	r3, #128	; 0x80
 800b632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b636:	e172      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4a5b      	ldr	r2, [pc, #364]	; (800b7ac <UART_SetConfig+0x638>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d130      	bne.n	800b6a4 <UART_SetConfig+0x530>
 800b642:	4b58      	ldr	r3, [pc, #352]	; (800b7a4 <UART_SetConfig+0x630>)
 800b644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b646:	f003 0307 	and.w	r3, r3, #7
 800b64a:	2b05      	cmp	r3, #5
 800b64c:	d826      	bhi.n	800b69c <UART_SetConfig+0x528>
 800b64e:	a201      	add	r2, pc, #4	; (adr r2, 800b654 <UART_SetConfig+0x4e0>)
 800b650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b654:	0800b66d 	.word	0x0800b66d
 800b658:	0800b675 	.word	0x0800b675
 800b65c:	0800b67d 	.word	0x0800b67d
 800b660:	0800b685 	.word	0x0800b685
 800b664:	0800b68d 	.word	0x0800b68d
 800b668:	0800b695 	.word	0x0800b695
 800b66c:	2300      	movs	r3, #0
 800b66e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b672:	e154      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b674:	2304      	movs	r3, #4
 800b676:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b67a:	e150      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b67c:	2308      	movs	r3, #8
 800b67e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b682:	e14c      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b684:	2310      	movs	r3, #16
 800b686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b68a:	e148      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b68c:	2320      	movs	r3, #32
 800b68e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b692:	e144      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b694:	2340      	movs	r3, #64	; 0x40
 800b696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b69a:	e140      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b69c:	2380      	movs	r3, #128	; 0x80
 800b69e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b6a2:	e13c      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4a41      	ldr	r2, [pc, #260]	; (800b7b0 <UART_SetConfig+0x63c>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	f040 8082 	bne.w	800b7b4 <UART_SetConfig+0x640>
 800b6b0:	4b3c      	ldr	r3, [pc, #240]	; (800b7a4 <UART_SetConfig+0x630>)
 800b6b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b6b8:	2b28      	cmp	r3, #40	; 0x28
 800b6ba:	d86d      	bhi.n	800b798 <UART_SetConfig+0x624>
 800b6bc:	a201      	add	r2, pc, #4	; (adr r2, 800b6c4 <UART_SetConfig+0x550>)
 800b6be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6c2:	bf00      	nop
 800b6c4:	0800b769 	.word	0x0800b769
 800b6c8:	0800b799 	.word	0x0800b799
 800b6cc:	0800b799 	.word	0x0800b799
 800b6d0:	0800b799 	.word	0x0800b799
 800b6d4:	0800b799 	.word	0x0800b799
 800b6d8:	0800b799 	.word	0x0800b799
 800b6dc:	0800b799 	.word	0x0800b799
 800b6e0:	0800b799 	.word	0x0800b799
 800b6e4:	0800b771 	.word	0x0800b771
 800b6e8:	0800b799 	.word	0x0800b799
 800b6ec:	0800b799 	.word	0x0800b799
 800b6f0:	0800b799 	.word	0x0800b799
 800b6f4:	0800b799 	.word	0x0800b799
 800b6f8:	0800b799 	.word	0x0800b799
 800b6fc:	0800b799 	.word	0x0800b799
 800b700:	0800b799 	.word	0x0800b799
 800b704:	0800b779 	.word	0x0800b779
 800b708:	0800b799 	.word	0x0800b799
 800b70c:	0800b799 	.word	0x0800b799
 800b710:	0800b799 	.word	0x0800b799
 800b714:	0800b799 	.word	0x0800b799
 800b718:	0800b799 	.word	0x0800b799
 800b71c:	0800b799 	.word	0x0800b799
 800b720:	0800b799 	.word	0x0800b799
 800b724:	0800b781 	.word	0x0800b781
 800b728:	0800b799 	.word	0x0800b799
 800b72c:	0800b799 	.word	0x0800b799
 800b730:	0800b799 	.word	0x0800b799
 800b734:	0800b799 	.word	0x0800b799
 800b738:	0800b799 	.word	0x0800b799
 800b73c:	0800b799 	.word	0x0800b799
 800b740:	0800b799 	.word	0x0800b799
 800b744:	0800b789 	.word	0x0800b789
 800b748:	0800b799 	.word	0x0800b799
 800b74c:	0800b799 	.word	0x0800b799
 800b750:	0800b799 	.word	0x0800b799
 800b754:	0800b799 	.word	0x0800b799
 800b758:	0800b799 	.word	0x0800b799
 800b75c:	0800b799 	.word	0x0800b799
 800b760:	0800b799 	.word	0x0800b799
 800b764:	0800b791 	.word	0x0800b791
 800b768:	2301      	movs	r3, #1
 800b76a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b76e:	e0d6      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b770:	2304      	movs	r3, #4
 800b772:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b776:	e0d2      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b778:	2308      	movs	r3, #8
 800b77a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b77e:	e0ce      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b780:	2310      	movs	r3, #16
 800b782:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b786:	e0ca      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b788:	2320      	movs	r3, #32
 800b78a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b78e:	e0c6      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b790:	2340      	movs	r3, #64	; 0x40
 800b792:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b796:	e0c2      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b798:	2380      	movs	r3, #128	; 0x80
 800b79a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b79e:	e0be      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b7a0:	40011400 	.word	0x40011400
 800b7a4:	58024400 	.word	0x58024400
 800b7a8:	40007800 	.word	0x40007800
 800b7ac:	40007c00 	.word	0x40007c00
 800b7b0:	40011800 	.word	0x40011800
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	4aad      	ldr	r2, [pc, #692]	; (800ba70 <UART_SetConfig+0x8fc>)
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d176      	bne.n	800b8ac <UART_SetConfig+0x738>
 800b7be:	4bad      	ldr	r3, [pc, #692]	; (800ba74 <UART_SetConfig+0x900>)
 800b7c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b7c6:	2b28      	cmp	r3, #40	; 0x28
 800b7c8:	d86c      	bhi.n	800b8a4 <UART_SetConfig+0x730>
 800b7ca:	a201      	add	r2, pc, #4	; (adr r2, 800b7d0 <UART_SetConfig+0x65c>)
 800b7cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d0:	0800b875 	.word	0x0800b875
 800b7d4:	0800b8a5 	.word	0x0800b8a5
 800b7d8:	0800b8a5 	.word	0x0800b8a5
 800b7dc:	0800b8a5 	.word	0x0800b8a5
 800b7e0:	0800b8a5 	.word	0x0800b8a5
 800b7e4:	0800b8a5 	.word	0x0800b8a5
 800b7e8:	0800b8a5 	.word	0x0800b8a5
 800b7ec:	0800b8a5 	.word	0x0800b8a5
 800b7f0:	0800b87d 	.word	0x0800b87d
 800b7f4:	0800b8a5 	.word	0x0800b8a5
 800b7f8:	0800b8a5 	.word	0x0800b8a5
 800b7fc:	0800b8a5 	.word	0x0800b8a5
 800b800:	0800b8a5 	.word	0x0800b8a5
 800b804:	0800b8a5 	.word	0x0800b8a5
 800b808:	0800b8a5 	.word	0x0800b8a5
 800b80c:	0800b8a5 	.word	0x0800b8a5
 800b810:	0800b885 	.word	0x0800b885
 800b814:	0800b8a5 	.word	0x0800b8a5
 800b818:	0800b8a5 	.word	0x0800b8a5
 800b81c:	0800b8a5 	.word	0x0800b8a5
 800b820:	0800b8a5 	.word	0x0800b8a5
 800b824:	0800b8a5 	.word	0x0800b8a5
 800b828:	0800b8a5 	.word	0x0800b8a5
 800b82c:	0800b8a5 	.word	0x0800b8a5
 800b830:	0800b88d 	.word	0x0800b88d
 800b834:	0800b8a5 	.word	0x0800b8a5
 800b838:	0800b8a5 	.word	0x0800b8a5
 800b83c:	0800b8a5 	.word	0x0800b8a5
 800b840:	0800b8a5 	.word	0x0800b8a5
 800b844:	0800b8a5 	.word	0x0800b8a5
 800b848:	0800b8a5 	.word	0x0800b8a5
 800b84c:	0800b8a5 	.word	0x0800b8a5
 800b850:	0800b895 	.word	0x0800b895
 800b854:	0800b8a5 	.word	0x0800b8a5
 800b858:	0800b8a5 	.word	0x0800b8a5
 800b85c:	0800b8a5 	.word	0x0800b8a5
 800b860:	0800b8a5 	.word	0x0800b8a5
 800b864:	0800b8a5 	.word	0x0800b8a5
 800b868:	0800b8a5 	.word	0x0800b8a5
 800b86c:	0800b8a5 	.word	0x0800b8a5
 800b870:	0800b89d 	.word	0x0800b89d
 800b874:	2301      	movs	r3, #1
 800b876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b87a:	e050      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b87c:	2304      	movs	r3, #4
 800b87e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b882:	e04c      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b884:	2308      	movs	r3, #8
 800b886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b88a:	e048      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b88c:	2310      	movs	r3, #16
 800b88e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b892:	e044      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b894:	2320      	movs	r3, #32
 800b896:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b89a:	e040      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b89c:	2340      	movs	r3, #64	; 0x40
 800b89e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8a2:	e03c      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b8a4:	2380      	movs	r3, #128	; 0x80
 800b8a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8aa:	e038      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a71      	ldr	r2, [pc, #452]	; (800ba78 <UART_SetConfig+0x904>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d130      	bne.n	800b918 <UART_SetConfig+0x7a4>
 800b8b6:	4b6f      	ldr	r3, [pc, #444]	; (800ba74 <UART_SetConfig+0x900>)
 800b8b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8ba:	f003 0307 	and.w	r3, r3, #7
 800b8be:	2b05      	cmp	r3, #5
 800b8c0:	d826      	bhi.n	800b910 <UART_SetConfig+0x79c>
 800b8c2:	a201      	add	r2, pc, #4	; (adr r2, 800b8c8 <UART_SetConfig+0x754>)
 800b8c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c8:	0800b8e1 	.word	0x0800b8e1
 800b8cc:	0800b8e9 	.word	0x0800b8e9
 800b8d0:	0800b8f1 	.word	0x0800b8f1
 800b8d4:	0800b8f9 	.word	0x0800b8f9
 800b8d8:	0800b901 	.word	0x0800b901
 800b8dc:	0800b909 	.word	0x0800b909
 800b8e0:	2302      	movs	r3, #2
 800b8e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8e6:	e01a      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b8e8:	2304      	movs	r3, #4
 800b8ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8ee:	e016      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b8f0:	2308      	movs	r3, #8
 800b8f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8f6:	e012      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b8f8:	2310      	movs	r3, #16
 800b8fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8fe:	e00e      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b900:	2320      	movs	r3, #32
 800b902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b906:	e00a      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b908:	2340      	movs	r3, #64	; 0x40
 800b90a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b90e:	e006      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b910:	2380      	movs	r3, #128	; 0x80
 800b912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b916:	e002      	b.n	800b91e <UART_SetConfig+0x7aa>
 800b918:	2380      	movs	r3, #128	; 0x80
 800b91a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	4a55      	ldr	r2, [pc, #340]	; (800ba78 <UART_SetConfig+0x904>)
 800b924:	4293      	cmp	r3, r2
 800b926:	f040 80f0 	bne.w	800bb0a <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b92a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b92e:	2b20      	cmp	r3, #32
 800b930:	dc46      	bgt.n	800b9c0 <UART_SetConfig+0x84c>
 800b932:	2b02      	cmp	r3, #2
 800b934:	db75      	blt.n	800ba22 <UART_SetConfig+0x8ae>
 800b936:	3b02      	subs	r3, #2
 800b938:	2b1e      	cmp	r3, #30
 800b93a:	d872      	bhi.n	800ba22 <UART_SetConfig+0x8ae>
 800b93c:	a201      	add	r2, pc, #4	; (adr r2, 800b944 <UART_SetConfig+0x7d0>)
 800b93e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b942:	bf00      	nop
 800b944:	0800b9c7 	.word	0x0800b9c7
 800b948:	0800ba23 	.word	0x0800ba23
 800b94c:	0800b9cf 	.word	0x0800b9cf
 800b950:	0800ba23 	.word	0x0800ba23
 800b954:	0800ba23 	.word	0x0800ba23
 800b958:	0800ba23 	.word	0x0800ba23
 800b95c:	0800b9df 	.word	0x0800b9df
 800b960:	0800ba23 	.word	0x0800ba23
 800b964:	0800ba23 	.word	0x0800ba23
 800b968:	0800ba23 	.word	0x0800ba23
 800b96c:	0800ba23 	.word	0x0800ba23
 800b970:	0800ba23 	.word	0x0800ba23
 800b974:	0800ba23 	.word	0x0800ba23
 800b978:	0800ba23 	.word	0x0800ba23
 800b97c:	0800b9ef 	.word	0x0800b9ef
 800b980:	0800ba23 	.word	0x0800ba23
 800b984:	0800ba23 	.word	0x0800ba23
 800b988:	0800ba23 	.word	0x0800ba23
 800b98c:	0800ba23 	.word	0x0800ba23
 800b990:	0800ba23 	.word	0x0800ba23
 800b994:	0800ba23 	.word	0x0800ba23
 800b998:	0800ba23 	.word	0x0800ba23
 800b99c:	0800ba23 	.word	0x0800ba23
 800b9a0:	0800ba23 	.word	0x0800ba23
 800b9a4:	0800ba23 	.word	0x0800ba23
 800b9a8:	0800ba23 	.word	0x0800ba23
 800b9ac:	0800ba23 	.word	0x0800ba23
 800b9b0:	0800ba23 	.word	0x0800ba23
 800b9b4:	0800ba23 	.word	0x0800ba23
 800b9b8:	0800ba23 	.word	0x0800ba23
 800b9bc:	0800ba15 	.word	0x0800ba15
 800b9c0:	2b40      	cmp	r3, #64	; 0x40
 800b9c2:	d02a      	beq.n	800ba1a <UART_SetConfig+0x8a6>
 800b9c4:	e02d      	b.n	800ba22 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b9c6:	f7fd f90b 	bl	8008be0 <HAL_RCCEx_GetD3PCLK1Freq>
 800b9ca:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b9cc:	e02f      	b.n	800ba2e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9ce:	f107 0314 	add.w	r3, r7, #20
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f7fd f91a 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b9d8:	69bb      	ldr	r3, [r7, #24]
 800b9da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b9dc:	e027      	b.n	800ba2e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9de:	f107 0308 	add.w	r3, r7, #8
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f7fd fa66 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b9ec:	e01f      	b.n	800ba2e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b9ee:	4b21      	ldr	r3, [pc, #132]	; (800ba74 <UART_SetConfig+0x900>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f003 0320 	and.w	r3, r3, #32
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d009      	beq.n	800ba0e <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b9fa:	4b1e      	ldr	r3, [pc, #120]	; (800ba74 <UART_SetConfig+0x900>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	08db      	lsrs	r3, r3, #3
 800ba00:	f003 0303 	and.w	r3, r3, #3
 800ba04:	4a1d      	ldr	r2, [pc, #116]	; (800ba7c <UART_SetConfig+0x908>)
 800ba06:	fa22 f303 	lsr.w	r3, r2, r3
 800ba0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ba0c:	e00f      	b.n	800ba2e <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 800ba0e:	4b1b      	ldr	r3, [pc, #108]	; (800ba7c <UART_SetConfig+0x908>)
 800ba10:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ba12:	e00c      	b.n	800ba2e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ba14:	4b1a      	ldr	r3, [pc, #104]	; (800ba80 <UART_SetConfig+0x90c>)
 800ba16:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ba18:	e009      	b.n	800ba2e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ba20:	e005      	b.n	800ba2e <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 800ba22:	2300      	movs	r3, #0
 800ba24:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800ba26:	2301      	movs	r3, #1
 800ba28:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800ba2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ba2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	f000 81e6 	beq.w	800be02 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba3a:	4a12      	ldr	r2, [pc, #72]	; (800ba84 <UART_SetConfig+0x910>)
 800ba3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba40:	461a      	mov	r2, r3
 800ba42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba44:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba48:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	685a      	ldr	r2, [r3, #4]
 800ba4e:	4613      	mov	r3, r2
 800ba50:	005b      	lsls	r3, r3, #1
 800ba52:	4413      	add	r3, r2
 800ba54:	6a3a      	ldr	r2, [r7, #32]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d305      	bcc.n	800ba66 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	685b      	ldr	r3, [r3, #4]
 800ba5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba60:	6a3a      	ldr	r2, [r7, #32]
 800ba62:	429a      	cmp	r2, r3
 800ba64:	d910      	bls.n	800ba88 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 800ba66:	2301      	movs	r3, #1
 800ba68:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800ba6c:	e1c9      	b.n	800be02 <UART_SetConfig+0xc8e>
 800ba6e:	bf00      	nop
 800ba70:	40011c00 	.word	0x40011c00
 800ba74:	58024400 	.word	0x58024400
 800ba78:	58000c00 	.word	0x58000c00
 800ba7c:	03d09000 	.word	0x03d09000
 800ba80:	003d0900 	.word	0x003d0900
 800ba84:	0800ecb8 	.word	0x0800ecb8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f04f 0100 	mov.w	r1, #0
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba94:	4ac1      	ldr	r2, [pc, #772]	; (800bd9c <UART_SetConfig+0xc28>)
 800ba96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	f04f 0300 	mov.w	r3, #0
 800baa0:	f7f4 fc8e 	bl	80003c0 <__aeabi_uldivmod>
 800baa4:	4602      	mov	r2, r0
 800baa6:	460b      	mov	r3, r1
 800baa8:	4610      	mov	r0, r2
 800baaa:	4619      	mov	r1, r3
 800baac:	f04f 0200 	mov.w	r2, #0
 800bab0:	f04f 0300 	mov.w	r3, #0
 800bab4:	020b      	lsls	r3, r1, #8
 800bab6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800baba:	0202      	lsls	r2, r0, #8
 800babc:	6879      	ldr	r1, [r7, #4]
 800babe:	6849      	ldr	r1, [r1, #4]
 800bac0:	0849      	lsrs	r1, r1, #1
 800bac2:	4608      	mov	r0, r1
 800bac4:	f04f 0100 	mov.w	r1, #0
 800bac8:	1814      	adds	r4, r2, r0
 800baca:	eb43 0501 	adc.w	r5, r3, r1
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	685b      	ldr	r3, [r3, #4]
 800bad2:	461a      	mov	r2, r3
 800bad4:	f04f 0300 	mov.w	r3, #0
 800bad8:	4620      	mov	r0, r4
 800bada:	4629      	mov	r1, r5
 800badc:	f7f4 fc70 	bl	80003c0 <__aeabi_uldivmod>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	4613      	mov	r3, r2
 800bae6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800baee:	d308      	bcc.n	800bb02 <UART_SetConfig+0x98e>
 800baf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800baf6:	d204      	bcs.n	800bb02 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bafe:	60da      	str	r2, [r3, #12]
 800bb00:	e17f      	b.n	800be02 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800bb08:	e17b      	b.n	800be02 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	69db      	ldr	r3, [r3, #28]
 800bb0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb12:	f040 80bd 	bne.w	800bc90 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 800bb16:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bb1a:	2b20      	cmp	r3, #32
 800bb1c:	dc48      	bgt.n	800bbb0 <UART_SetConfig+0xa3c>
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	db7b      	blt.n	800bc1a <UART_SetConfig+0xaa6>
 800bb22:	2b20      	cmp	r3, #32
 800bb24:	d879      	bhi.n	800bc1a <UART_SetConfig+0xaa6>
 800bb26:	a201      	add	r2, pc, #4	; (adr r2, 800bb2c <UART_SetConfig+0x9b8>)
 800bb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb2c:	0800bbb7 	.word	0x0800bbb7
 800bb30:	0800bbbf 	.word	0x0800bbbf
 800bb34:	0800bc1b 	.word	0x0800bc1b
 800bb38:	0800bc1b 	.word	0x0800bc1b
 800bb3c:	0800bbc7 	.word	0x0800bbc7
 800bb40:	0800bc1b 	.word	0x0800bc1b
 800bb44:	0800bc1b 	.word	0x0800bc1b
 800bb48:	0800bc1b 	.word	0x0800bc1b
 800bb4c:	0800bbd7 	.word	0x0800bbd7
 800bb50:	0800bc1b 	.word	0x0800bc1b
 800bb54:	0800bc1b 	.word	0x0800bc1b
 800bb58:	0800bc1b 	.word	0x0800bc1b
 800bb5c:	0800bc1b 	.word	0x0800bc1b
 800bb60:	0800bc1b 	.word	0x0800bc1b
 800bb64:	0800bc1b 	.word	0x0800bc1b
 800bb68:	0800bc1b 	.word	0x0800bc1b
 800bb6c:	0800bbe7 	.word	0x0800bbe7
 800bb70:	0800bc1b 	.word	0x0800bc1b
 800bb74:	0800bc1b 	.word	0x0800bc1b
 800bb78:	0800bc1b 	.word	0x0800bc1b
 800bb7c:	0800bc1b 	.word	0x0800bc1b
 800bb80:	0800bc1b 	.word	0x0800bc1b
 800bb84:	0800bc1b 	.word	0x0800bc1b
 800bb88:	0800bc1b 	.word	0x0800bc1b
 800bb8c:	0800bc1b 	.word	0x0800bc1b
 800bb90:	0800bc1b 	.word	0x0800bc1b
 800bb94:	0800bc1b 	.word	0x0800bc1b
 800bb98:	0800bc1b 	.word	0x0800bc1b
 800bb9c:	0800bc1b 	.word	0x0800bc1b
 800bba0:	0800bc1b 	.word	0x0800bc1b
 800bba4:	0800bc1b 	.word	0x0800bc1b
 800bba8:	0800bc1b 	.word	0x0800bc1b
 800bbac:	0800bc0d 	.word	0x0800bc0d
 800bbb0:	2b40      	cmp	r3, #64	; 0x40
 800bbb2:	d02e      	beq.n	800bc12 <UART_SetConfig+0xa9e>
 800bbb4:	e031      	b.n	800bc1a <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bbb6:	f7fb fcad 	bl	8007514 <HAL_RCC_GetPCLK1Freq>
 800bbba:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bbbc:	e033      	b.n	800bc26 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bbbe:	f7fb fcbf 	bl	8007540 <HAL_RCC_GetPCLK2Freq>
 800bbc2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bbc4:	e02f      	b.n	800bc26 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbc6:	f107 0314 	add.w	r3, r7, #20
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f7fd f81e 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bbd0:	69bb      	ldr	r3, [r7, #24]
 800bbd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bbd4:	e027      	b.n	800bc26 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bbd6:	f107 0308 	add.w	r3, r7, #8
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7fd f96a 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bbe4:	e01f      	b.n	800bc26 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bbe6:	4b6e      	ldr	r3, [pc, #440]	; (800bda0 <UART_SetConfig+0xc2c>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f003 0320 	and.w	r3, r3, #32
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d009      	beq.n	800bc06 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bbf2:	4b6b      	ldr	r3, [pc, #428]	; (800bda0 <UART_SetConfig+0xc2c>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	08db      	lsrs	r3, r3, #3
 800bbf8:	f003 0303 	and.w	r3, r3, #3
 800bbfc:	4a69      	ldr	r2, [pc, #420]	; (800bda4 <UART_SetConfig+0xc30>)
 800bbfe:	fa22 f303 	lsr.w	r3, r2, r3
 800bc02:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bc04:	e00f      	b.n	800bc26 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 800bc06:	4b67      	ldr	r3, [pc, #412]	; (800bda4 <UART_SetConfig+0xc30>)
 800bc08:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bc0a:	e00c      	b.n	800bc26 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bc0c:	4b66      	ldr	r3, [pc, #408]	; (800bda8 <UART_SetConfig+0xc34>)
 800bc0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bc10:	e009      	b.n	800bc26 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bc16:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bc18:	e005      	b.n	800bc26 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800bc1e:	2301      	movs	r3, #1
 800bc20:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800bc24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bc26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	f000 80ea 	beq.w	800be02 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc32:	4a5a      	ldr	r2, [pc, #360]	; (800bd9c <UART_SetConfig+0xc28>)
 800bc34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc38:	461a      	mov	r2, r3
 800bc3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc3c:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc40:	005a      	lsls	r2, r3, #1
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	085b      	lsrs	r3, r3, #1
 800bc48:	441a      	add	r2, r3
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc52:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bc54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc56:	2b0f      	cmp	r3, #15
 800bc58:	d916      	bls.n	800bc88 <UART_SetConfig+0xb14>
 800bc5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc60:	d212      	bcs.n	800bc88 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bc62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc64:	b29b      	uxth	r3, r3
 800bc66:	f023 030f 	bic.w	r3, r3, #15
 800bc6a:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bc6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc6e:	085b      	lsrs	r3, r3, #1
 800bc70:	b29b      	uxth	r3, r3
 800bc72:	f003 0307 	and.w	r3, r3, #7
 800bc76:	b29a      	uxth	r2, r3
 800bc78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800bc84:	60da      	str	r2, [r3, #12]
 800bc86:	e0bc      	b.n	800be02 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800bc8e:	e0b8      	b.n	800be02 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bc90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc94:	2b20      	cmp	r3, #32
 800bc96:	dc4b      	bgt.n	800bd30 <UART_SetConfig+0xbbc>
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	f2c0 8087 	blt.w	800bdac <UART_SetConfig+0xc38>
 800bc9e:	2b20      	cmp	r3, #32
 800bca0:	f200 8084 	bhi.w	800bdac <UART_SetConfig+0xc38>
 800bca4:	a201      	add	r2, pc, #4	; (adr r2, 800bcac <UART_SetConfig+0xb38>)
 800bca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcaa:	bf00      	nop
 800bcac:	0800bd37 	.word	0x0800bd37
 800bcb0:	0800bd3f 	.word	0x0800bd3f
 800bcb4:	0800bdad 	.word	0x0800bdad
 800bcb8:	0800bdad 	.word	0x0800bdad
 800bcbc:	0800bd47 	.word	0x0800bd47
 800bcc0:	0800bdad 	.word	0x0800bdad
 800bcc4:	0800bdad 	.word	0x0800bdad
 800bcc8:	0800bdad 	.word	0x0800bdad
 800bccc:	0800bd57 	.word	0x0800bd57
 800bcd0:	0800bdad 	.word	0x0800bdad
 800bcd4:	0800bdad 	.word	0x0800bdad
 800bcd8:	0800bdad 	.word	0x0800bdad
 800bcdc:	0800bdad 	.word	0x0800bdad
 800bce0:	0800bdad 	.word	0x0800bdad
 800bce4:	0800bdad 	.word	0x0800bdad
 800bce8:	0800bdad 	.word	0x0800bdad
 800bcec:	0800bd67 	.word	0x0800bd67
 800bcf0:	0800bdad 	.word	0x0800bdad
 800bcf4:	0800bdad 	.word	0x0800bdad
 800bcf8:	0800bdad 	.word	0x0800bdad
 800bcfc:	0800bdad 	.word	0x0800bdad
 800bd00:	0800bdad 	.word	0x0800bdad
 800bd04:	0800bdad 	.word	0x0800bdad
 800bd08:	0800bdad 	.word	0x0800bdad
 800bd0c:	0800bdad 	.word	0x0800bdad
 800bd10:	0800bdad 	.word	0x0800bdad
 800bd14:	0800bdad 	.word	0x0800bdad
 800bd18:	0800bdad 	.word	0x0800bdad
 800bd1c:	0800bdad 	.word	0x0800bdad
 800bd20:	0800bdad 	.word	0x0800bdad
 800bd24:	0800bdad 	.word	0x0800bdad
 800bd28:	0800bdad 	.word	0x0800bdad
 800bd2c:	0800bd8d 	.word	0x0800bd8d
 800bd30:	2b40      	cmp	r3, #64	; 0x40
 800bd32:	d02e      	beq.n	800bd92 <UART_SetConfig+0xc1e>
 800bd34:	e03a      	b.n	800bdac <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd36:	f7fb fbed 	bl	8007514 <HAL_RCC_GetPCLK1Freq>
 800bd3a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bd3c:	e03c      	b.n	800bdb8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd3e:	f7fb fbff 	bl	8007540 <HAL_RCC_GetPCLK2Freq>
 800bd42:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bd44:	e038      	b.n	800bdb8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd46:	f107 0314 	add.w	r3, r7, #20
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f7fc ff5e 	bl	8008c0c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bd54:	e030      	b.n	800bdb8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd56:	f107 0308 	add.w	r3, r7, #8
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7fd f8aa 	bl	8008eb4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bd64:	e028      	b.n	800bdb8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd66:	4b0e      	ldr	r3, [pc, #56]	; (800bda0 <UART_SetConfig+0xc2c>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f003 0320 	and.w	r3, r3, #32
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d009      	beq.n	800bd86 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd72:	4b0b      	ldr	r3, [pc, #44]	; (800bda0 <UART_SetConfig+0xc2c>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	08db      	lsrs	r3, r3, #3
 800bd78:	f003 0303 	and.w	r3, r3, #3
 800bd7c:	4a09      	ldr	r2, [pc, #36]	; (800bda4 <UART_SetConfig+0xc30>)
 800bd7e:	fa22 f303 	lsr.w	r3, r2, r3
 800bd82:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd84:	e018      	b.n	800bdb8 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 800bd86:	4b07      	ldr	r3, [pc, #28]	; (800bda4 <UART_SetConfig+0xc30>)
 800bd88:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bd8a:	e015      	b.n	800bdb8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd8c:	4b06      	ldr	r3, [pc, #24]	; (800bda8 <UART_SetConfig+0xc34>)
 800bd8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bd90:	e012      	b.n	800bdb8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bd98:	e00e      	b.n	800bdb8 <UART_SetConfig+0xc44>
 800bd9a:	bf00      	nop
 800bd9c:	0800ecb8 	.word	0x0800ecb8
 800bda0:	58024400 	.word	0x58024400
 800bda4:	03d09000 	.word	0x03d09000
 800bda8:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800bdac:	2300      	movs	r3, #0
 800bdae:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800bdb6:	bf00      	nop
    }

    if (pclk != 0U)
 800bdb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d021      	beq.n	800be02 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdc2:	4a1a      	ldr	r2, [pc, #104]	; (800be2c <UART_SetConfig+0xcb8>)
 800bdc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdc8:	461a      	mov	r2, r3
 800bdca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdcc:	fbb3 f2f2 	udiv	r2, r3, r2
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	085b      	lsrs	r3, r3, #1
 800bdd6:	441a      	add	r2, r3
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	685b      	ldr	r3, [r3, #4]
 800bddc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bde0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bde2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde4:	2b0f      	cmp	r3, #15
 800bde6:	d909      	bls.n	800bdfc <UART_SetConfig+0xc88>
 800bde8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdee:	d205      	bcs.n	800bdfc <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bdf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf2:	b29a      	uxth	r2, r3
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	60da      	str	r2, [r3, #12]
 800bdfa:	e002      	b.n	800be02 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2201      	movs	r2, #1
 800be06:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2201      	movs	r2, #1
 800be0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2200      	movs	r2, #0
 800be16:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2200      	movs	r2, #0
 800be1c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800be1e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800be22:	4618      	mov	r0, r3
 800be24:	3738      	adds	r7, #56	; 0x38
 800be26:	46bd      	mov	sp, r7
 800be28:	bdb0      	pop	{r4, r5, r7, pc}
 800be2a:	bf00      	nop
 800be2c:	0800ecb8 	.word	0x0800ecb8

0800be30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800be30:	b480      	push	{r7}
 800be32:	b083      	sub	sp, #12
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be3c:	f003 0301 	and.w	r3, r3, #1
 800be40:	2b00      	cmp	r3, #0
 800be42:	d00a      	beq.n	800be5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	685b      	ldr	r3, [r3, #4]
 800be4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	430a      	orrs	r2, r1
 800be58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be5e:	f003 0302 	and.w	r3, r3, #2
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00a      	beq.n	800be7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	430a      	orrs	r2, r1
 800be7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be80:	f003 0304 	and.w	r3, r3, #4
 800be84:	2b00      	cmp	r3, #0
 800be86:	d00a      	beq.n	800be9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	430a      	orrs	r2, r1
 800be9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bea2:	f003 0308 	and.w	r3, r3, #8
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d00a      	beq.n	800bec0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	685b      	ldr	r3, [r3, #4]
 800beb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	430a      	orrs	r2, r1
 800bebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bec4:	f003 0310 	and.w	r3, r3, #16
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d00a      	beq.n	800bee2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	689b      	ldr	r3, [r3, #8]
 800bed2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	430a      	orrs	r2, r1
 800bee0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bee6:	f003 0320 	and.w	r3, r3, #32
 800beea:	2b00      	cmp	r3, #0
 800beec:	d00a      	beq.n	800bf04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	430a      	orrs	r2, r1
 800bf02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d01a      	beq.n	800bf46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	685b      	ldr	r3, [r3, #4]
 800bf16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	430a      	orrs	r2, r1
 800bf24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf2e:	d10a      	bne.n	800bf46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	685b      	ldr	r3, [r3, #4]
 800bf36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	430a      	orrs	r2, r1
 800bf44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d00a      	beq.n	800bf68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	685b      	ldr	r3, [r3, #4]
 800bf58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	430a      	orrs	r2, r1
 800bf66:	605a      	str	r2, [r3, #4]
  }
}
 800bf68:	bf00      	nop
 800bf6a:	370c      	adds	r7, #12
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf72:	4770      	bx	lr

0800bf74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b086      	sub	sp, #24
 800bf78:	af02      	add	r7, sp, #8
 800bf7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf84:	f7f6 fd98 	bl	8002ab8 <HAL_GetTick>
 800bf88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f003 0308 	and.w	r3, r3, #8
 800bf94:	2b08      	cmp	r3, #8
 800bf96:	d10e      	bne.n	800bfb6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bf9c:	9300      	str	r3, [sp, #0]
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 f82f 	bl	800c00a <UART_WaitOnFlagUntilTimeout>
 800bfac:	4603      	mov	r3, r0
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d001      	beq.n	800bfb6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bfb2:	2303      	movs	r3, #3
 800bfb4:	e025      	b.n	800c002 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f003 0304 	and.w	r3, r3, #4
 800bfc0:	2b04      	cmp	r3, #4
 800bfc2:	d10e      	bne.n	800bfe2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bfc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bfc8:	9300      	str	r3, [sp, #0]
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	2200      	movs	r2, #0
 800bfce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f000 f819 	bl	800c00a <UART_WaitOnFlagUntilTimeout>
 800bfd8:	4603      	mov	r3, r0
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d001      	beq.n	800bfe2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bfde:	2303      	movs	r3, #3
 800bfe0:	e00f      	b.n	800c002 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2220      	movs	r2, #32
 800bfe6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2220      	movs	r2, #32
 800bfee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2200      	movs	r2, #0
 800bffc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c000:	2300      	movs	r3, #0
}
 800c002:	4618      	mov	r0, r3
 800c004:	3710      	adds	r7, #16
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}

0800c00a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c00a:	b580      	push	{r7, lr}
 800c00c:	b09c      	sub	sp, #112	; 0x70
 800c00e:	af00      	add	r7, sp, #0
 800c010:	60f8      	str	r0, [r7, #12]
 800c012:	60b9      	str	r1, [r7, #8]
 800c014:	603b      	str	r3, [r7, #0]
 800c016:	4613      	mov	r3, r2
 800c018:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c01a:	e0a9      	b.n	800c170 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c01c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c01e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c022:	f000 80a5 	beq.w	800c170 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c026:	f7f6 fd47 	bl	8002ab8 <HAL_GetTick>
 800c02a:	4602      	mov	r2, r0
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	1ad3      	subs	r3, r2, r3
 800c030:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c032:	429a      	cmp	r2, r3
 800c034:	d302      	bcc.n	800c03c <UART_WaitOnFlagUntilTimeout+0x32>
 800c036:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d140      	bne.n	800c0be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c042:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c044:	e853 3f00 	ldrex	r3, [r3]
 800c048:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c04a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c04c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c050:	667b      	str	r3, [r7, #100]	; 0x64
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	461a      	mov	r2, r3
 800c058:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c05a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c05c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c05e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c060:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c062:	e841 2300 	strex	r3, r2, [r1]
 800c066:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c068:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d1e6      	bne.n	800c03c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	3308      	adds	r3, #8
 800c074:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c076:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c078:	e853 3f00 	ldrex	r3, [r3]
 800c07c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c080:	f023 0301 	bic.w	r3, r3, #1
 800c084:	663b      	str	r3, [r7, #96]	; 0x60
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	3308      	adds	r3, #8
 800c08c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c08e:	64ba      	str	r2, [r7, #72]	; 0x48
 800c090:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c092:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c094:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c096:	e841 2300 	strex	r3, r2, [r1]
 800c09a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c09c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d1e5      	bne.n	800c06e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2220      	movs	r2, #32
 800c0a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2220      	movs	r2, #32
 800c0ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	e069      	b.n	800c192 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f003 0304 	and.w	r3, r3, #4
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d051      	beq.n	800c170 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	69db      	ldr	r3, [r3, #28]
 800c0d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c0d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c0da:	d149      	bne.n	800c170 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c0e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ee:	e853 3f00 	ldrex	r3, [r3]
 800c0f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c0fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	461a      	mov	r2, r3
 800c102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c104:	637b      	str	r3, [r7, #52]	; 0x34
 800c106:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c108:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c10a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c10c:	e841 2300 	strex	r3, r2, [r1]
 800c110:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c114:	2b00      	cmp	r3, #0
 800c116:	d1e6      	bne.n	800c0e6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	3308      	adds	r3, #8
 800c11e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	e853 3f00 	ldrex	r3, [r3]
 800c126:	613b      	str	r3, [r7, #16]
   return(result);
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	f023 0301 	bic.w	r3, r3, #1
 800c12e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	3308      	adds	r3, #8
 800c136:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c138:	623a      	str	r2, [r7, #32]
 800c13a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c13c:	69f9      	ldr	r1, [r7, #28]
 800c13e:	6a3a      	ldr	r2, [r7, #32]
 800c140:	e841 2300 	strex	r3, r2, [r1]
 800c144:	61bb      	str	r3, [r7, #24]
   return(result);
 800c146:	69bb      	ldr	r3, [r7, #24]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d1e5      	bne.n	800c118 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2220      	movs	r2, #32
 800c150:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	2220      	movs	r2, #32
 800c158:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2220      	movs	r2, #32
 800c160:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2200      	movs	r2, #0
 800c168:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c16c:	2303      	movs	r3, #3
 800c16e:	e010      	b.n	800c192 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	69da      	ldr	r2, [r3, #28]
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	4013      	ands	r3, r2
 800c17a:	68ba      	ldr	r2, [r7, #8]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	bf0c      	ite	eq
 800c180:	2301      	moveq	r3, #1
 800c182:	2300      	movne	r3, #0
 800c184:	b2db      	uxtb	r3, r3
 800c186:	461a      	mov	r2, r3
 800c188:	79fb      	ldrb	r3, [r7, #7]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	f43f af46 	beq.w	800c01c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c190:	2300      	movs	r3, #0
}
 800c192:	4618      	mov	r0, r3
 800c194:	3770      	adds	r7, #112	; 0x70
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}

0800c19a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c19a:	b480      	push	{r7}
 800c19c:	b085      	sub	sp, #20
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d101      	bne.n	800c1b0 <HAL_UARTEx_DisableFifoMode+0x16>
 800c1ac:	2302      	movs	r3, #2
 800c1ae:	e027      	b.n	800c200 <HAL_UARTEx_DisableFifoMode+0x66>
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2224      	movs	r2, #36	; 0x24
 800c1bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	681a      	ldr	r2, [r3, #0]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f022 0201 	bic.w	r2, r2, #1
 800c1d6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c1de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	68fa      	ldr	r2, [r7, #12]
 800c1ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2220      	movs	r2, #32
 800c1f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c1fe:	2300      	movs	r3, #0
}
 800c200:	4618      	mov	r0, r3
 800c202:	3714      	adds	r7, #20
 800c204:	46bd      	mov	sp, r7
 800c206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20a:	4770      	bx	lr

0800c20c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d101      	bne.n	800c224 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c220:	2302      	movs	r3, #2
 800c222:	e02d      	b.n	800c280 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2201      	movs	r2, #1
 800c228:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2224      	movs	r2, #36	; 0x24
 800c230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	681a      	ldr	r2, [r3, #0]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f022 0201 	bic.w	r2, r2, #1
 800c24a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	689b      	ldr	r3, [r3, #8]
 800c252:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	683a      	ldr	r2, [r7, #0]
 800c25c:	430a      	orrs	r2, r1
 800c25e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 f84f 	bl	800c304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	68fa      	ldr	r2, [r7, #12]
 800c26c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2220      	movs	r2, #32
 800c272:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c27e:	2300      	movs	r3, #0
}
 800c280:	4618      	mov	r0, r3
 800c282:	3710      	adds	r7, #16
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d101      	bne.n	800c2a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c29c:	2302      	movs	r3, #2
 800c29e:	e02d      	b.n	800c2fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2224      	movs	r2, #36	; 0x24
 800c2ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	681a      	ldr	r2, [r3, #0]
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f022 0201 	bic.w	r2, r2, #1
 800c2c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	689b      	ldr	r3, [r3, #8]
 800c2ce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	683a      	ldr	r2, [r7, #0]
 800c2d8:	430a      	orrs	r2, r1
 800c2da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f000 f811 	bl	800c304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	68fa      	ldr	r2, [r7, #12]
 800c2e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2220      	movs	r2, #32
 800c2ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c2fa:	2300      	movs	r3, #0
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3710      	adds	r7, #16
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}

0800c304 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c304:	b480      	push	{r7}
 800c306:	b085      	sub	sp, #20
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c310:	2b00      	cmp	r3, #0
 800c312:	d108      	bne.n	800c326 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c324:	e031      	b.n	800c38a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c326:	2310      	movs	r3, #16
 800c328:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c32a:	2310      	movs	r3, #16
 800c32c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	689b      	ldr	r3, [r3, #8]
 800c334:	0e5b      	lsrs	r3, r3, #25
 800c336:	b2db      	uxtb	r3, r3
 800c338:	f003 0307 	and.w	r3, r3, #7
 800c33c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	0f5b      	lsrs	r3, r3, #29
 800c346:	b2db      	uxtb	r3, r3
 800c348:	f003 0307 	and.w	r3, r3, #7
 800c34c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c34e:	7bbb      	ldrb	r3, [r7, #14]
 800c350:	7b3a      	ldrb	r2, [r7, #12]
 800c352:	4911      	ldr	r1, [pc, #68]	; (800c398 <UARTEx_SetNbDataToProcess+0x94>)
 800c354:	5c8a      	ldrb	r2, [r1, r2]
 800c356:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c35a:	7b3a      	ldrb	r2, [r7, #12]
 800c35c:	490f      	ldr	r1, [pc, #60]	; (800c39c <UARTEx_SetNbDataToProcess+0x98>)
 800c35e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c360:	fb93 f3f2 	sdiv	r3, r3, r2
 800c364:	b29a      	uxth	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c36c:	7bfb      	ldrb	r3, [r7, #15]
 800c36e:	7b7a      	ldrb	r2, [r7, #13]
 800c370:	4909      	ldr	r1, [pc, #36]	; (800c398 <UARTEx_SetNbDataToProcess+0x94>)
 800c372:	5c8a      	ldrb	r2, [r1, r2]
 800c374:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c378:	7b7a      	ldrb	r2, [r7, #13]
 800c37a:	4908      	ldr	r1, [pc, #32]	; (800c39c <UARTEx_SetNbDataToProcess+0x98>)
 800c37c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c37e:	fb93 f3f2 	sdiv	r3, r3, r2
 800c382:	b29a      	uxth	r2, r3
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c38a:	bf00      	nop
 800c38c:	3714      	adds	r7, #20
 800c38e:	46bd      	mov	sp, r7
 800c390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c394:	4770      	bx	lr
 800c396:	bf00      	nop
 800c398:	0800ecd0 	.word	0x0800ecd0
 800c39c:	0800ecd8 	.word	0x0800ecd8

0800c3a0 <__errno>:
 800c3a0:	4b01      	ldr	r3, [pc, #4]	; (800c3a8 <__errno+0x8>)
 800c3a2:	6818      	ldr	r0, [r3, #0]
 800c3a4:	4770      	bx	lr
 800c3a6:	bf00      	nop
 800c3a8:	24000010 	.word	0x24000010

0800c3ac <__libc_init_array>:
 800c3ac:	b570      	push	{r4, r5, r6, lr}
 800c3ae:	4d0d      	ldr	r5, [pc, #52]	; (800c3e4 <__libc_init_array+0x38>)
 800c3b0:	4c0d      	ldr	r4, [pc, #52]	; (800c3e8 <__libc_init_array+0x3c>)
 800c3b2:	1b64      	subs	r4, r4, r5
 800c3b4:	10a4      	asrs	r4, r4, #2
 800c3b6:	2600      	movs	r6, #0
 800c3b8:	42a6      	cmp	r6, r4
 800c3ba:	d109      	bne.n	800c3d0 <__libc_init_array+0x24>
 800c3bc:	4d0b      	ldr	r5, [pc, #44]	; (800c3ec <__libc_init_array+0x40>)
 800c3be:	4c0c      	ldr	r4, [pc, #48]	; (800c3f0 <__libc_init_array+0x44>)
 800c3c0:	f002 fc60 	bl	800ec84 <_init>
 800c3c4:	1b64      	subs	r4, r4, r5
 800c3c6:	10a4      	asrs	r4, r4, #2
 800c3c8:	2600      	movs	r6, #0
 800c3ca:	42a6      	cmp	r6, r4
 800c3cc:	d105      	bne.n	800c3da <__libc_init_array+0x2e>
 800c3ce:	bd70      	pop	{r4, r5, r6, pc}
 800c3d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3d4:	4798      	blx	r3
 800c3d6:	3601      	adds	r6, #1
 800c3d8:	e7ee      	b.n	800c3b8 <__libc_init_array+0xc>
 800c3da:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3de:	4798      	blx	r3
 800c3e0:	3601      	adds	r6, #1
 800c3e2:	e7f2      	b.n	800c3ca <__libc_init_array+0x1e>
 800c3e4:	0800f0cc 	.word	0x0800f0cc
 800c3e8:	0800f0cc 	.word	0x0800f0cc
 800c3ec:	0800f0cc 	.word	0x0800f0cc
 800c3f0:	0800f0d0 	.word	0x0800f0d0

0800c3f4 <memcpy>:
 800c3f4:	440a      	add	r2, r1
 800c3f6:	4291      	cmp	r1, r2
 800c3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3fc:	d100      	bne.n	800c400 <memcpy+0xc>
 800c3fe:	4770      	bx	lr
 800c400:	b510      	push	{r4, lr}
 800c402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c40a:	4291      	cmp	r1, r2
 800c40c:	d1f9      	bne.n	800c402 <memcpy+0xe>
 800c40e:	bd10      	pop	{r4, pc}

0800c410 <memset>:
 800c410:	4402      	add	r2, r0
 800c412:	4603      	mov	r3, r0
 800c414:	4293      	cmp	r3, r2
 800c416:	d100      	bne.n	800c41a <memset+0xa>
 800c418:	4770      	bx	lr
 800c41a:	f803 1b01 	strb.w	r1, [r3], #1
 800c41e:	e7f9      	b.n	800c414 <memset+0x4>

0800c420 <__cvt>:
 800c420:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c422:	ed2d 8b02 	vpush	{d8}
 800c426:	eeb0 8b40 	vmov.f64	d8, d0
 800c42a:	b085      	sub	sp, #20
 800c42c:	4617      	mov	r7, r2
 800c42e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c430:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c432:	ee18 2a90 	vmov	r2, s17
 800c436:	f025 0520 	bic.w	r5, r5, #32
 800c43a:	2a00      	cmp	r2, #0
 800c43c:	bfb6      	itet	lt
 800c43e:	222d      	movlt	r2, #45	; 0x2d
 800c440:	2200      	movge	r2, #0
 800c442:	eeb1 8b40 	vneglt.f64	d8, d0
 800c446:	2d46      	cmp	r5, #70	; 0x46
 800c448:	460c      	mov	r4, r1
 800c44a:	701a      	strb	r2, [r3, #0]
 800c44c:	d004      	beq.n	800c458 <__cvt+0x38>
 800c44e:	2d45      	cmp	r5, #69	; 0x45
 800c450:	d100      	bne.n	800c454 <__cvt+0x34>
 800c452:	3401      	adds	r4, #1
 800c454:	2102      	movs	r1, #2
 800c456:	e000      	b.n	800c45a <__cvt+0x3a>
 800c458:	2103      	movs	r1, #3
 800c45a:	ab03      	add	r3, sp, #12
 800c45c:	9301      	str	r3, [sp, #4]
 800c45e:	ab02      	add	r3, sp, #8
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	4622      	mov	r2, r4
 800c464:	4633      	mov	r3, r6
 800c466:	eeb0 0b48 	vmov.f64	d0, d8
 800c46a:	f000 fca9 	bl	800cdc0 <_dtoa_r>
 800c46e:	2d47      	cmp	r5, #71	; 0x47
 800c470:	d109      	bne.n	800c486 <__cvt+0x66>
 800c472:	07fb      	lsls	r3, r7, #31
 800c474:	d407      	bmi.n	800c486 <__cvt+0x66>
 800c476:	9b03      	ldr	r3, [sp, #12]
 800c478:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c47a:	1a1b      	subs	r3, r3, r0
 800c47c:	6013      	str	r3, [r2, #0]
 800c47e:	b005      	add	sp, #20
 800c480:	ecbd 8b02 	vpop	{d8}
 800c484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c486:	2d46      	cmp	r5, #70	; 0x46
 800c488:	eb00 0204 	add.w	r2, r0, r4
 800c48c:	d10c      	bne.n	800c4a8 <__cvt+0x88>
 800c48e:	7803      	ldrb	r3, [r0, #0]
 800c490:	2b30      	cmp	r3, #48	; 0x30
 800c492:	d107      	bne.n	800c4a4 <__cvt+0x84>
 800c494:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c49c:	bf1c      	itt	ne
 800c49e:	f1c4 0401 	rsbne	r4, r4, #1
 800c4a2:	6034      	strne	r4, [r6, #0]
 800c4a4:	6833      	ldr	r3, [r6, #0]
 800c4a6:	441a      	add	r2, r3
 800c4a8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4b0:	bf08      	it	eq
 800c4b2:	9203      	streq	r2, [sp, #12]
 800c4b4:	2130      	movs	r1, #48	; 0x30
 800c4b6:	9b03      	ldr	r3, [sp, #12]
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	d2dc      	bcs.n	800c476 <__cvt+0x56>
 800c4bc:	1c5c      	adds	r4, r3, #1
 800c4be:	9403      	str	r4, [sp, #12]
 800c4c0:	7019      	strb	r1, [r3, #0]
 800c4c2:	e7f8      	b.n	800c4b6 <__cvt+0x96>

0800c4c4 <__exponent>:
 800c4c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	2900      	cmp	r1, #0
 800c4ca:	bfb8      	it	lt
 800c4cc:	4249      	neglt	r1, r1
 800c4ce:	f803 2b02 	strb.w	r2, [r3], #2
 800c4d2:	bfb4      	ite	lt
 800c4d4:	222d      	movlt	r2, #45	; 0x2d
 800c4d6:	222b      	movge	r2, #43	; 0x2b
 800c4d8:	2909      	cmp	r1, #9
 800c4da:	7042      	strb	r2, [r0, #1]
 800c4dc:	dd2a      	ble.n	800c534 <__exponent+0x70>
 800c4de:	f10d 0407 	add.w	r4, sp, #7
 800c4e2:	46a4      	mov	ip, r4
 800c4e4:	270a      	movs	r7, #10
 800c4e6:	46a6      	mov	lr, r4
 800c4e8:	460a      	mov	r2, r1
 800c4ea:	fb91 f6f7 	sdiv	r6, r1, r7
 800c4ee:	fb07 1516 	mls	r5, r7, r6, r1
 800c4f2:	3530      	adds	r5, #48	; 0x30
 800c4f4:	2a63      	cmp	r2, #99	; 0x63
 800c4f6:	f104 34ff 	add.w	r4, r4, #4294967295
 800c4fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c4fe:	4631      	mov	r1, r6
 800c500:	dcf1      	bgt.n	800c4e6 <__exponent+0x22>
 800c502:	3130      	adds	r1, #48	; 0x30
 800c504:	f1ae 0502 	sub.w	r5, lr, #2
 800c508:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c50c:	1c44      	adds	r4, r0, #1
 800c50e:	4629      	mov	r1, r5
 800c510:	4561      	cmp	r1, ip
 800c512:	d30a      	bcc.n	800c52a <__exponent+0x66>
 800c514:	f10d 0209 	add.w	r2, sp, #9
 800c518:	eba2 020e 	sub.w	r2, r2, lr
 800c51c:	4565      	cmp	r5, ip
 800c51e:	bf88      	it	hi
 800c520:	2200      	movhi	r2, #0
 800c522:	4413      	add	r3, r2
 800c524:	1a18      	subs	r0, r3, r0
 800c526:	b003      	add	sp, #12
 800c528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c52a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c52e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c532:	e7ed      	b.n	800c510 <__exponent+0x4c>
 800c534:	2330      	movs	r3, #48	; 0x30
 800c536:	3130      	adds	r1, #48	; 0x30
 800c538:	7083      	strb	r3, [r0, #2]
 800c53a:	70c1      	strb	r1, [r0, #3]
 800c53c:	1d03      	adds	r3, r0, #4
 800c53e:	e7f1      	b.n	800c524 <__exponent+0x60>

0800c540 <_printf_float>:
 800c540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c544:	b08b      	sub	sp, #44	; 0x2c
 800c546:	460c      	mov	r4, r1
 800c548:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800c54c:	4616      	mov	r6, r2
 800c54e:	461f      	mov	r7, r3
 800c550:	4605      	mov	r5, r0
 800c552:	f001 f9b7 	bl	800d8c4 <_localeconv_r>
 800c556:	f8d0 b000 	ldr.w	fp, [r0]
 800c55a:	4658      	mov	r0, fp
 800c55c:	f7f3 fed8 	bl	8000310 <strlen>
 800c560:	2300      	movs	r3, #0
 800c562:	9308      	str	r3, [sp, #32]
 800c564:	f8d8 3000 	ldr.w	r3, [r8]
 800c568:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c56c:	6822      	ldr	r2, [r4, #0]
 800c56e:	3307      	adds	r3, #7
 800c570:	f023 0307 	bic.w	r3, r3, #7
 800c574:	f103 0108 	add.w	r1, r3, #8
 800c578:	f8c8 1000 	str.w	r1, [r8]
 800c57c:	4682      	mov	sl, r0
 800c57e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c582:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800c586:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800c7e8 <_printf_float+0x2a8>
 800c58a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800c58e:	eeb0 6bc0 	vabs.f64	d6, d0
 800c592:	eeb4 6b47 	vcmp.f64	d6, d7
 800c596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c59a:	dd24      	ble.n	800c5e6 <_printf_float+0xa6>
 800c59c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c5a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5a4:	d502      	bpl.n	800c5ac <_printf_float+0x6c>
 800c5a6:	232d      	movs	r3, #45	; 0x2d
 800c5a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5ac:	4b90      	ldr	r3, [pc, #576]	; (800c7f0 <_printf_float+0x2b0>)
 800c5ae:	4891      	ldr	r0, [pc, #580]	; (800c7f4 <_printf_float+0x2b4>)
 800c5b0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c5b4:	bf94      	ite	ls
 800c5b6:	4698      	movls	r8, r3
 800c5b8:	4680      	movhi	r8, r0
 800c5ba:	2303      	movs	r3, #3
 800c5bc:	6123      	str	r3, [r4, #16]
 800c5be:	f022 0204 	bic.w	r2, r2, #4
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	6022      	str	r2, [r4, #0]
 800c5c6:	9304      	str	r3, [sp, #16]
 800c5c8:	9700      	str	r7, [sp, #0]
 800c5ca:	4633      	mov	r3, r6
 800c5cc:	aa09      	add	r2, sp, #36	; 0x24
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	f000 f9d3 	bl	800c97c <_printf_common>
 800c5d6:	3001      	adds	r0, #1
 800c5d8:	f040 808a 	bne.w	800c6f0 <_printf_float+0x1b0>
 800c5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e0:	b00b      	add	sp, #44	; 0x2c
 800c5e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5e6:	eeb4 0b40 	vcmp.f64	d0, d0
 800c5ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5ee:	d709      	bvc.n	800c604 <_printf_float+0xc4>
 800c5f0:	ee10 3a90 	vmov	r3, s1
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	bfbc      	itt	lt
 800c5f8:	232d      	movlt	r3, #45	; 0x2d
 800c5fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c5fe:	487e      	ldr	r0, [pc, #504]	; (800c7f8 <_printf_float+0x2b8>)
 800c600:	4b7e      	ldr	r3, [pc, #504]	; (800c7fc <_printf_float+0x2bc>)
 800c602:	e7d5      	b.n	800c5b0 <_printf_float+0x70>
 800c604:	6863      	ldr	r3, [r4, #4]
 800c606:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800c60a:	9104      	str	r1, [sp, #16]
 800c60c:	1c59      	adds	r1, r3, #1
 800c60e:	d13c      	bne.n	800c68a <_printf_float+0x14a>
 800c610:	2306      	movs	r3, #6
 800c612:	6063      	str	r3, [r4, #4]
 800c614:	2300      	movs	r3, #0
 800c616:	9303      	str	r3, [sp, #12]
 800c618:	ab08      	add	r3, sp, #32
 800c61a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c61e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c622:	ab07      	add	r3, sp, #28
 800c624:	6861      	ldr	r1, [r4, #4]
 800c626:	9300      	str	r3, [sp, #0]
 800c628:	6022      	str	r2, [r4, #0]
 800c62a:	f10d 031b 	add.w	r3, sp, #27
 800c62e:	4628      	mov	r0, r5
 800c630:	f7ff fef6 	bl	800c420 <__cvt>
 800c634:	9b04      	ldr	r3, [sp, #16]
 800c636:	9907      	ldr	r1, [sp, #28]
 800c638:	2b47      	cmp	r3, #71	; 0x47
 800c63a:	4680      	mov	r8, r0
 800c63c:	d108      	bne.n	800c650 <_printf_float+0x110>
 800c63e:	1cc8      	adds	r0, r1, #3
 800c640:	db02      	blt.n	800c648 <_printf_float+0x108>
 800c642:	6863      	ldr	r3, [r4, #4]
 800c644:	4299      	cmp	r1, r3
 800c646:	dd41      	ble.n	800c6cc <_printf_float+0x18c>
 800c648:	f1a9 0902 	sub.w	r9, r9, #2
 800c64c:	fa5f f989 	uxtb.w	r9, r9
 800c650:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c654:	d820      	bhi.n	800c698 <_printf_float+0x158>
 800c656:	3901      	subs	r1, #1
 800c658:	464a      	mov	r2, r9
 800c65a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c65e:	9107      	str	r1, [sp, #28]
 800c660:	f7ff ff30 	bl	800c4c4 <__exponent>
 800c664:	9a08      	ldr	r2, [sp, #32]
 800c666:	9004      	str	r0, [sp, #16]
 800c668:	1813      	adds	r3, r2, r0
 800c66a:	2a01      	cmp	r2, #1
 800c66c:	6123      	str	r3, [r4, #16]
 800c66e:	dc02      	bgt.n	800c676 <_printf_float+0x136>
 800c670:	6822      	ldr	r2, [r4, #0]
 800c672:	07d2      	lsls	r2, r2, #31
 800c674:	d501      	bpl.n	800c67a <_printf_float+0x13a>
 800c676:	3301      	adds	r3, #1
 800c678:	6123      	str	r3, [r4, #16]
 800c67a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d0a2      	beq.n	800c5c8 <_printf_float+0x88>
 800c682:	232d      	movs	r3, #45	; 0x2d
 800c684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c688:	e79e      	b.n	800c5c8 <_printf_float+0x88>
 800c68a:	9904      	ldr	r1, [sp, #16]
 800c68c:	2947      	cmp	r1, #71	; 0x47
 800c68e:	d1c1      	bne.n	800c614 <_printf_float+0xd4>
 800c690:	2b00      	cmp	r3, #0
 800c692:	d1bf      	bne.n	800c614 <_printf_float+0xd4>
 800c694:	2301      	movs	r3, #1
 800c696:	e7bc      	b.n	800c612 <_printf_float+0xd2>
 800c698:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800c69c:	d118      	bne.n	800c6d0 <_printf_float+0x190>
 800c69e:	2900      	cmp	r1, #0
 800c6a0:	6863      	ldr	r3, [r4, #4]
 800c6a2:	dd0b      	ble.n	800c6bc <_printf_float+0x17c>
 800c6a4:	6121      	str	r1, [r4, #16]
 800c6a6:	b913      	cbnz	r3, 800c6ae <_printf_float+0x16e>
 800c6a8:	6822      	ldr	r2, [r4, #0]
 800c6aa:	07d0      	lsls	r0, r2, #31
 800c6ac:	d502      	bpl.n	800c6b4 <_printf_float+0x174>
 800c6ae:	3301      	adds	r3, #1
 800c6b0:	440b      	add	r3, r1
 800c6b2:	6123      	str	r3, [r4, #16]
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	65a1      	str	r1, [r4, #88]	; 0x58
 800c6b8:	9304      	str	r3, [sp, #16]
 800c6ba:	e7de      	b.n	800c67a <_printf_float+0x13a>
 800c6bc:	b913      	cbnz	r3, 800c6c4 <_printf_float+0x184>
 800c6be:	6822      	ldr	r2, [r4, #0]
 800c6c0:	07d2      	lsls	r2, r2, #31
 800c6c2:	d501      	bpl.n	800c6c8 <_printf_float+0x188>
 800c6c4:	3302      	adds	r3, #2
 800c6c6:	e7f4      	b.n	800c6b2 <_printf_float+0x172>
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	e7f2      	b.n	800c6b2 <_printf_float+0x172>
 800c6cc:	f04f 0967 	mov.w	r9, #103	; 0x67
 800c6d0:	9b08      	ldr	r3, [sp, #32]
 800c6d2:	4299      	cmp	r1, r3
 800c6d4:	db05      	blt.n	800c6e2 <_printf_float+0x1a2>
 800c6d6:	6823      	ldr	r3, [r4, #0]
 800c6d8:	6121      	str	r1, [r4, #16]
 800c6da:	07d8      	lsls	r0, r3, #31
 800c6dc:	d5ea      	bpl.n	800c6b4 <_printf_float+0x174>
 800c6de:	1c4b      	adds	r3, r1, #1
 800c6e0:	e7e7      	b.n	800c6b2 <_printf_float+0x172>
 800c6e2:	2900      	cmp	r1, #0
 800c6e4:	bfd4      	ite	le
 800c6e6:	f1c1 0202 	rsble	r2, r1, #2
 800c6ea:	2201      	movgt	r2, #1
 800c6ec:	4413      	add	r3, r2
 800c6ee:	e7e0      	b.n	800c6b2 <_printf_float+0x172>
 800c6f0:	6823      	ldr	r3, [r4, #0]
 800c6f2:	055a      	lsls	r2, r3, #21
 800c6f4:	d407      	bmi.n	800c706 <_printf_float+0x1c6>
 800c6f6:	6923      	ldr	r3, [r4, #16]
 800c6f8:	4642      	mov	r2, r8
 800c6fa:	4631      	mov	r1, r6
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	47b8      	blx	r7
 800c700:	3001      	adds	r0, #1
 800c702:	d12a      	bne.n	800c75a <_printf_float+0x21a>
 800c704:	e76a      	b.n	800c5dc <_printf_float+0x9c>
 800c706:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c70a:	f240 80e2 	bls.w	800c8d2 <_printf_float+0x392>
 800c70e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800c712:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c71a:	d133      	bne.n	800c784 <_printf_float+0x244>
 800c71c:	4a38      	ldr	r2, [pc, #224]	; (800c800 <_printf_float+0x2c0>)
 800c71e:	2301      	movs	r3, #1
 800c720:	4631      	mov	r1, r6
 800c722:	4628      	mov	r0, r5
 800c724:	47b8      	blx	r7
 800c726:	3001      	adds	r0, #1
 800c728:	f43f af58 	beq.w	800c5dc <_printf_float+0x9c>
 800c72c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c730:	429a      	cmp	r2, r3
 800c732:	db02      	blt.n	800c73a <_printf_float+0x1fa>
 800c734:	6823      	ldr	r3, [r4, #0]
 800c736:	07d8      	lsls	r0, r3, #31
 800c738:	d50f      	bpl.n	800c75a <_printf_float+0x21a>
 800c73a:	4653      	mov	r3, sl
 800c73c:	465a      	mov	r2, fp
 800c73e:	4631      	mov	r1, r6
 800c740:	4628      	mov	r0, r5
 800c742:	47b8      	blx	r7
 800c744:	3001      	adds	r0, #1
 800c746:	f43f af49 	beq.w	800c5dc <_printf_float+0x9c>
 800c74a:	f04f 0800 	mov.w	r8, #0
 800c74e:	f104 091a 	add.w	r9, r4, #26
 800c752:	9b08      	ldr	r3, [sp, #32]
 800c754:	3b01      	subs	r3, #1
 800c756:	4543      	cmp	r3, r8
 800c758:	dc09      	bgt.n	800c76e <_printf_float+0x22e>
 800c75a:	6823      	ldr	r3, [r4, #0]
 800c75c:	079b      	lsls	r3, r3, #30
 800c75e:	f100 8108 	bmi.w	800c972 <_printf_float+0x432>
 800c762:	68e0      	ldr	r0, [r4, #12]
 800c764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c766:	4298      	cmp	r0, r3
 800c768:	bfb8      	it	lt
 800c76a:	4618      	movlt	r0, r3
 800c76c:	e738      	b.n	800c5e0 <_printf_float+0xa0>
 800c76e:	2301      	movs	r3, #1
 800c770:	464a      	mov	r2, r9
 800c772:	4631      	mov	r1, r6
 800c774:	4628      	mov	r0, r5
 800c776:	47b8      	blx	r7
 800c778:	3001      	adds	r0, #1
 800c77a:	f43f af2f 	beq.w	800c5dc <_printf_float+0x9c>
 800c77e:	f108 0801 	add.w	r8, r8, #1
 800c782:	e7e6      	b.n	800c752 <_printf_float+0x212>
 800c784:	9b07      	ldr	r3, [sp, #28]
 800c786:	2b00      	cmp	r3, #0
 800c788:	dc3c      	bgt.n	800c804 <_printf_float+0x2c4>
 800c78a:	4a1d      	ldr	r2, [pc, #116]	; (800c800 <_printf_float+0x2c0>)
 800c78c:	2301      	movs	r3, #1
 800c78e:	4631      	mov	r1, r6
 800c790:	4628      	mov	r0, r5
 800c792:	47b8      	blx	r7
 800c794:	3001      	adds	r0, #1
 800c796:	f43f af21 	beq.w	800c5dc <_printf_float+0x9c>
 800c79a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c79e:	4313      	orrs	r3, r2
 800c7a0:	d102      	bne.n	800c7a8 <_printf_float+0x268>
 800c7a2:	6823      	ldr	r3, [r4, #0]
 800c7a4:	07d9      	lsls	r1, r3, #31
 800c7a6:	d5d8      	bpl.n	800c75a <_printf_float+0x21a>
 800c7a8:	4653      	mov	r3, sl
 800c7aa:	465a      	mov	r2, fp
 800c7ac:	4631      	mov	r1, r6
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	47b8      	blx	r7
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	f43f af12 	beq.w	800c5dc <_printf_float+0x9c>
 800c7b8:	f04f 0900 	mov.w	r9, #0
 800c7bc:	f104 0a1a 	add.w	sl, r4, #26
 800c7c0:	9b07      	ldr	r3, [sp, #28]
 800c7c2:	425b      	negs	r3, r3
 800c7c4:	454b      	cmp	r3, r9
 800c7c6:	dc01      	bgt.n	800c7cc <_printf_float+0x28c>
 800c7c8:	9b08      	ldr	r3, [sp, #32]
 800c7ca:	e795      	b.n	800c6f8 <_printf_float+0x1b8>
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	4652      	mov	r2, sl
 800c7d0:	4631      	mov	r1, r6
 800c7d2:	4628      	mov	r0, r5
 800c7d4:	47b8      	blx	r7
 800c7d6:	3001      	adds	r0, #1
 800c7d8:	f43f af00 	beq.w	800c5dc <_printf_float+0x9c>
 800c7dc:	f109 0901 	add.w	r9, r9, #1
 800c7e0:	e7ee      	b.n	800c7c0 <_printf_float+0x280>
 800c7e2:	bf00      	nop
 800c7e4:	f3af 8000 	nop.w
 800c7e8:	ffffffff 	.word	0xffffffff
 800c7ec:	7fefffff 	.word	0x7fefffff
 800c7f0:	0800ece4 	.word	0x0800ece4
 800c7f4:	0800ece8 	.word	0x0800ece8
 800c7f8:	0800ecf0 	.word	0x0800ecf0
 800c7fc:	0800ecec 	.word	0x0800ecec
 800c800:	0800ecf4 	.word	0x0800ecf4
 800c804:	9a08      	ldr	r2, [sp, #32]
 800c806:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c808:	429a      	cmp	r2, r3
 800c80a:	bfa8      	it	ge
 800c80c:	461a      	movge	r2, r3
 800c80e:	2a00      	cmp	r2, #0
 800c810:	4691      	mov	r9, r2
 800c812:	dc38      	bgt.n	800c886 <_printf_float+0x346>
 800c814:	2300      	movs	r3, #0
 800c816:	9305      	str	r3, [sp, #20]
 800c818:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c81c:	f104 021a 	add.w	r2, r4, #26
 800c820:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c822:	9905      	ldr	r1, [sp, #20]
 800c824:	9304      	str	r3, [sp, #16]
 800c826:	eba3 0309 	sub.w	r3, r3, r9
 800c82a:	428b      	cmp	r3, r1
 800c82c:	dc33      	bgt.n	800c896 <_printf_float+0x356>
 800c82e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c832:	429a      	cmp	r2, r3
 800c834:	db3c      	blt.n	800c8b0 <_printf_float+0x370>
 800c836:	6823      	ldr	r3, [r4, #0]
 800c838:	07da      	lsls	r2, r3, #31
 800c83a:	d439      	bmi.n	800c8b0 <_printf_float+0x370>
 800c83c:	9a08      	ldr	r2, [sp, #32]
 800c83e:	9b04      	ldr	r3, [sp, #16]
 800c840:	9907      	ldr	r1, [sp, #28]
 800c842:	1ad3      	subs	r3, r2, r3
 800c844:	eba2 0901 	sub.w	r9, r2, r1
 800c848:	4599      	cmp	r9, r3
 800c84a:	bfa8      	it	ge
 800c84c:	4699      	movge	r9, r3
 800c84e:	f1b9 0f00 	cmp.w	r9, #0
 800c852:	dc35      	bgt.n	800c8c0 <_printf_float+0x380>
 800c854:	f04f 0800 	mov.w	r8, #0
 800c858:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c85c:	f104 0a1a 	add.w	sl, r4, #26
 800c860:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c864:	1a9b      	subs	r3, r3, r2
 800c866:	eba3 0309 	sub.w	r3, r3, r9
 800c86a:	4543      	cmp	r3, r8
 800c86c:	f77f af75 	ble.w	800c75a <_printf_float+0x21a>
 800c870:	2301      	movs	r3, #1
 800c872:	4652      	mov	r2, sl
 800c874:	4631      	mov	r1, r6
 800c876:	4628      	mov	r0, r5
 800c878:	47b8      	blx	r7
 800c87a:	3001      	adds	r0, #1
 800c87c:	f43f aeae 	beq.w	800c5dc <_printf_float+0x9c>
 800c880:	f108 0801 	add.w	r8, r8, #1
 800c884:	e7ec      	b.n	800c860 <_printf_float+0x320>
 800c886:	4613      	mov	r3, r2
 800c888:	4631      	mov	r1, r6
 800c88a:	4642      	mov	r2, r8
 800c88c:	4628      	mov	r0, r5
 800c88e:	47b8      	blx	r7
 800c890:	3001      	adds	r0, #1
 800c892:	d1bf      	bne.n	800c814 <_printf_float+0x2d4>
 800c894:	e6a2      	b.n	800c5dc <_printf_float+0x9c>
 800c896:	2301      	movs	r3, #1
 800c898:	4631      	mov	r1, r6
 800c89a:	4628      	mov	r0, r5
 800c89c:	9204      	str	r2, [sp, #16]
 800c89e:	47b8      	blx	r7
 800c8a0:	3001      	adds	r0, #1
 800c8a2:	f43f ae9b 	beq.w	800c5dc <_printf_float+0x9c>
 800c8a6:	9b05      	ldr	r3, [sp, #20]
 800c8a8:	9a04      	ldr	r2, [sp, #16]
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	9305      	str	r3, [sp, #20]
 800c8ae:	e7b7      	b.n	800c820 <_printf_float+0x2e0>
 800c8b0:	4653      	mov	r3, sl
 800c8b2:	465a      	mov	r2, fp
 800c8b4:	4631      	mov	r1, r6
 800c8b6:	4628      	mov	r0, r5
 800c8b8:	47b8      	blx	r7
 800c8ba:	3001      	adds	r0, #1
 800c8bc:	d1be      	bne.n	800c83c <_printf_float+0x2fc>
 800c8be:	e68d      	b.n	800c5dc <_printf_float+0x9c>
 800c8c0:	9a04      	ldr	r2, [sp, #16]
 800c8c2:	464b      	mov	r3, r9
 800c8c4:	4442      	add	r2, r8
 800c8c6:	4631      	mov	r1, r6
 800c8c8:	4628      	mov	r0, r5
 800c8ca:	47b8      	blx	r7
 800c8cc:	3001      	adds	r0, #1
 800c8ce:	d1c1      	bne.n	800c854 <_printf_float+0x314>
 800c8d0:	e684      	b.n	800c5dc <_printf_float+0x9c>
 800c8d2:	9a08      	ldr	r2, [sp, #32]
 800c8d4:	2a01      	cmp	r2, #1
 800c8d6:	dc01      	bgt.n	800c8dc <_printf_float+0x39c>
 800c8d8:	07db      	lsls	r3, r3, #31
 800c8da:	d537      	bpl.n	800c94c <_printf_float+0x40c>
 800c8dc:	2301      	movs	r3, #1
 800c8de:	4642      	mov	r2, r8
 800c8e0:	4631      	mov	r1, r6
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	47b8      	blx	r7
 800c8e6:	3001      	adds	r0, #1
 800c8e8:	f43f ae78 	beq.w	800c5dc <_printf_float+0x9c>
 800c8ec:	4653      	mov	r3, sl
 800c8ee:	465a      	mov	r2, fp
 800c8f0:	4631      	mov	r1, r6
 800c8f2:	4628      	mov	r0, r5
 800c8f4:	47b8      	blx	r7
 800c8f6:	3001      	adds	r0, #1
 800c8f8:	f43f ae70 	beq.w	800c5dc <_printf_float+0x9c>
 800c8fc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800c900:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c908:	d01b      	beq.n	800c942 <_printf_float+0x402>
 800c90a:	9b08      	ldr	r3, [sp, #32]
 800c90c:	f108 0201 	add.w	r2, r8, #1
 800c910:	3b01      	subs	r3, #1
 800c912:	4631      	mov	r1, r6
 800c914:	4628      	mov	r0, r5
 800c916:	47b8      	blx	r7
 800c918:	3001      	adds	r0, #1
 800c91a:	d10e      	bne.n	800c93a <_printf_float+0x3fa>
 800c91c:	e65e      	b.n	800c5dc <_printf_float+0x9c>
 800c91e:	2301      	movs	r3, #1
 800c920:	464a      	mov	r2, r9
 800c922:	4631      	mov	r1, r6
 800c924:	4628      	mov	r0, r5
 800c926:	47b8      	blx	r7
 800c928:	3001      	adds	r0, #1
 800c92a:	f43f ae57 	beq.w	800c5dc <_printf_float+0x9c>
 800c92e:	f108 0801 	add.w	r8, r8, #1
 800c932:	9b08      	ldr	r3, [sp, #32]
 800c934:	3b01      	subs	r3, #1
 800c936:	4543      	cmp	r3, r8
 800c938:	dcf1      	bgt.n	800c91e <_printf_float+0x3de>
 800c93a:	9b04      	ldr	r3, [sp, #16]
 800c93c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c940:	e6db      	b.n	800c6fa <_printf_float+0x1ba>
 800c942:	f04f 0800 	mov.w	r8, #0
 800c946:	f104 091a 	add.w	r9, r4, #26
 800c94a:	e7f2      	b.n	800c932 <_printf_float+0x3f2>
 800c94c:	2301      	movs	r3, #1
 800c94e:	4642      	mov	r2, r8
 800c950:	e7df      	b.n	800c912 <_printf_float+0x3d2>
 800c952:	2301      	movs	r3, #1
 800c954:	464a      	mov	r2, r9
 800c956:	4631      	mov	r1, r6
 800c958:	4628      	mov	r0, r5
 800c95a:	47b8      	blx	r7
 800c95c:	3001      	adds	r0, #1
 800c95e:	f43f ae3d 	beq.w	800c5dc <_printf_float+0x9c>
 800c962:	f108 0801 	add.w	r8, r8, #1
 800c966:	68e3      	ldr	r3, [r4, #12]
 800c968:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c96a:	1a5b      	subs	r3, r3, r1
 800c96c:	4543      	cmp	r3, r8
 800c96e:	dcf0      	bgt.n	800c952 <_printf_float+0x412>
 800c970:	e6f7      	b.n	800c762 <_printf_float+0x222>
 800c972:	f04f 0800 	mov.w	r8, #0
 800c976:	f104 0919 	add.w	r9, r4, #25
 800c97a:	e7f4      	b.n	800c966 <_printf_float+0x426>

0800c97c <_printf_common>:
 800c97c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c980:	4616      	mov	r6, r2
 800c982:	4699      	mov	r9, r3
 800c984:	688a      	ldr	r2, [r1, #8]
 800c986:	690b      	ldr	r3, [r1, #16]
 800c988:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c98c:	4293      	cmp	r3, r2
 800c98e:	bfb8      	it	lt
 800c990:	4613      	movlt	r3, r2
 800c992:	6033      	str	r3, [r6, #0]
 800c994:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c998:	4607      	mov	r7, r0
 800c99a:	460c      	mov	r4, r1
 800c99c:	b10a      	cbz	r2, 800c9a2 <_printf_common+0x26>
 800c99e:	3301      	adds	r3, #1
 800c9a0:	6033      	str	r3, [r6, #0]
 800c9a2:	6823      	ldr	r3, [r4, #0]
 800c9a4:	0699      	lsls	r1, r3, #26
 800c9a6:	bf42      	ittt	mi
 800c9a8:	6833      	ldrmi	r3, [r6, #0]
 800c9aa:	3302      	addmi	r3, #2
 800c9ac:	6033      	strmi	r3, [r6, #0]
 800c9ae:	6825      	ldr	r5, [r4, #0]
 800c9b0:	f015 0506 	ands.w	r5, r5, #6
 800c9b4:	d106      	bne.n	800c9c4 <_printf_common+0x48>
 800c9b6:	f104 0a19 	add.w	sl, r4, #25
 800c9ba:	68e3      	ldr	r3, [r4, #12]
 800c9bc:	6832      	ldr	r2, [r6, #0]
 800c9be:	1a9b      	subs	r3, r3, r2
 800c9c0:	42ab      	cmp	r3, r5
 800c9c2:	dc26      	bgt.n	800ca12 <_printf_common+0x96>
 800c9c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c9c8:	1e13      	subs	r3, r2, #0
 800c9ca:	6822      	ldr	r2, [r4, #0]
 800c9cc:	bf18      	it	ne
 800c9ce:	2301      	movne	r3, #1
 800c9d0:	0692      	lsls	r2, r2, #26
 800c9d2:	d42b      	bmi.n	800ca2c <_printf_common+0xb0>
 800c9d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c9d8:	4649      	mov	r1, r9
 800c9da:	4638      	mov	r0, r7
 800c9dc:	47c0      	blx	r8
 800c9de:	3001      	adds	r0, #1
 800c9e0:	d01e      	beq.n	800ca20 <_printf_common+0xa4>
 800c9e2:	6823      	ldr	r3, [r4, #0]
 800c9e4:	68e5      	ldr	r5, [r4, #12]
 800c9e6:	6832      	ldr	r2, [r6, #0]
 800c9e8:	f003 0306 	and.w	r3, r3, #6
 800c9ec:	2b04      	cmp	r3, #4
 800c9ee:	bf08      	it	eq
 800c9f0:	1aad      	subeq	r5, r5, r2
 800c9f2:	68a3      	ldr	r3, [r4, #8]
 800c9f4:	6922      	ldr	r2, [r4, #16]
 800c9f6:	bf0c      	ite	eq
 800c9f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c9fc:	2500      	movne	r5, #0
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	bfc4      	itt	gt
 800ca02:	1a9b      	subgt	r3, r3, r2
 800ca04:	18ed      	addgt	r5, r5, r3
 800ca06:	2600      	movs	r6, #0
 800ca08:	341a      	adds	r4, #26
 800ca0a:	42b5      	cmp	r5, r6
 800ca0c:	d11a      	bne.n	800ca44 <_printf_common+0xc8>
 800ca0e:	2000      	movs	r0, #0
 800ca10:	e008      	b.n	800ca24 <_printf_common+0xa8>
 800ca12:	2301      	movs	r3, #1
 800ca14:	4652      	mov	r2, sl
 800ca16:	4649      	mov	r1, r9
 800ca18:	4638      	mov	r0, r7
 800ca1a:	47c0      	blx	r8
 800ca1c:	3001      	adds	r0, #1
 800ca1e:	d103      	bne.n	800ca28 <_printf_common+0xac>
 800ca20:	f04f 30ff 	mov.w	r0, #4294967295
 800ca24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca28:	3501      	adds	r5, #1
 800ca2a:	e7c6      	b.n	800c9ba <_printf_common+0x3e>
 800ca2c:	18e1      	adds	r1, r4, r3
 800ca2e:	1c5a      	adds	r2, r3, #1
 800ca30:	2030      	movs	r0, #48	; 0x30
 800ca32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca36:	4422      	add	r2, r4
 800ca38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca40:	3302      	adds	r3, #2
 800ca42:	e7c7      	b.n	800c9d4 <_printf_common+0x58>
 800ca44:	2301      	movs	r3, #1
 800ca46:	4622      	mov	r2, r4
 800ca48:	4649      	mov	r1, r9
 800ca4a:	4638      	mov	r0, r7
 800ca4c:	47c0      	blx	r8
 800ca4e:	3001      	adds	r0, #1
 800ca50:	d0e6      	beq.n	800ca20 <_printf_common+0xa4>
 800ca52:	3601      	adds	r6, #1
 800ca54:	e7d9      	b.n	800ca0a <_printf_common+0x8e>
	...

0800ca58 <_printf_i>:
 800ca58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca5c:	460c      	mov	r4, r1
 800ca5e:	4691      	mov	r9, r2
 800ca60:	7e27      	ldrb	r7, [r4, #24]
 800ca62:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ca64:	2f78      	cmp	r7, #120	; 0x78
 800ca66:	4680      	mov	r8, r0
 800ca68:	469a      	mov	sl, r3
 800ca6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca6e:	d807      	bhi.n	800ca80 <_printf_i+0x28>
 800ca70:	2f62      	cmp	r7, #98	; 0x62
 800ca72:	d80a      	bhi.n	800ca8a <_printf_i+0x32>
 800ca74:	2f00      	cmp	r7, #0
 800ca76:	f000 80d8 	beq.w	800cc2a <_printf_i+0x1d2>
 800ca7a:	2f58      	cmp	r7, #88	; 0x58
 800ca7c:	f000 80a3 	beq.w	800cbc6 <_printf_i+0x16e>
 800ca80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ca84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ca88:	e03a      	b.n	800cb00 <_printf_i+0xa8>
 800ca8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ca8e:	2b15      	cmp	r3, #21
 800ca90:	d8f6      	bhi.n	800ca80 <_printf_i+0x28>
 800ca92:	a001      	add	r0, pc, #4	; (adr r0, 800ca98 <_printf_i+0x40>)
 800ca94:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ca98:	0800caf1 	.word	0x0800caf1
 800ca9c:	0800cb05 	.word	0x0800cb05
 800caa0:	0800ca81 	.word	0x0800ca81
 800caa4:	0800ca81 	.word	0x0800ca81
 800caa8:	0800ca81 	.word	0x0800ca81
 800caac:	0800ca81 	.word	0x0800ca81
 800cab0:	0800cb05 	.word	0x0800cb05
 800cab4:	0800ca81 	.word	0x0800ca81
 800cab8:	0800ca81 	.word	0x0800ca81
 800cabc:	0800ca81 	.word	0x0800ca81
 800cac0:	0800ca81 	.word	0x0800ca81
 800cac4:	0800cc11 	.word	0x0800cc11
 800cac8:	0800cb35 	.word	0x0800cb35
 800cacc:	0800cbf3 	.word	0x0800cbf3
 800cad0:	0800ca81 	.word	0x0800ca81
 800cad4:	0800ca81 	.word	0x0800ca81
 800cad8:	0800cc33 	.word	0x0800cc33
 800cadc:	0800ca81 	.word	0x0800ca81
 800cae0:	0800cb35 	.word	0x0800cb35
 800cae4:	0800ca81 	.word	0x0800ca81
 800cae8:	0800ca81 	.word	0x0800ca81
 800caec:	0800cbfb 	.word	0x0800cbfb
 800caf0:	680b      	ldr	r3, [r1, #0]
 800caf2:	1d1a      	adds	r2, r3, #4
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	600a      	str	r2, [r1, #0]
 800caf8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cafc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb00:	2301      	movs	r3, #1
 800cb02:	e0a3      	b.n	800cc4c <_printf_i+0x1f4>
 800cb04:	6825      	ldr	r5, [r4, #0]
 800cb06:	6808      	ldr	r0, [r1, #0]
 800cb08:	062e      	lsls	r6, r5, #24
 800cb0a:	f100 0304 	add.w	r3, r0, #4
 800cb0e:	d50a      	bpl.n	800cb26 <_printf_i+0xce>
 800cb10:	6805      	ldr	r5, [r0, #0]
 800cb12:	600b      	str	r3, [r1, #0]
 800cb14:	2d00      	cmp	r5, #0
 800cb16:	da03      	bge.n	800cb20 <_printf_i+0xc8>
 800cb18:	232d      	movs	r3, #45	; 0x2d
 800cb1a:	426d      	negs	r5, r5
 800cb1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb20:	485e      	ldr	r0, [pc, #376]	; (800cc9c <_printf_i+0x244>)
 800cb22:	230a      	movs	r3, #10
 800cb24:	e019      	b.n	800cb5a <_printf_i+0x102>
 800cb26:	f015 0f40 	tst.w	r5, #64	; 0x40
 800cb2a:	6805      	ldr	r5, [r0, #0]
 800cb2c:	600b      	str	r3, [r1, #0]
 800cb2e:	bf18      	it	ne
 800cb30:	b22d      	sxthne	r5, r5
 800cb32:	e7ef      	b.n	800cb14 <_printf_i+0xbc>
 800cb34:	680b      	ldr	r3, [r1, #0]
 800cb36:	6825      	ldr	r5, [r4, #0]
 800cb38:	1d18      	adds	r0, r3, #4
 800cb3a:	6008      	str	r0, [r1, #0]
 800cb3c:	0628      	lsls	r0, r5, #24
 800cb3e:	d501      	bpl.n	800cb44 <_printf_i+0xec>
 800cb40:	681d      	ldr	r5, [r3, #0]
 800cb42:	e002      	b.n	800cb4a <_printf_i+0xf2>
 800cb44:	0669      	lsls	r1, r5, #25
 800cb46:	d5fb      	bpl.n	800cb40 <_printf_i+0xe8>
 800cb48:	881d      	ldrh	r5, [r3, #0]
 800cb4a:	4854      	ldr	r0, [pc, #336]	; (800cc9c <_printf_i+0x244>)
 800cb4c:	2f6f      	cmp	r7, #111	; 0x6f
 800cb4e:	bf0c      	ite	eq
 800cb50:	2308      	moveq	r3, #8
 800cb52:	230a      	movne	r3, #10
 800cb54:	2100      	movs	r1, #0
 800cb56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cb5a:	6866      	ldr	r6, [r4, #4]
 800cb5c:	60a6      	str	r6, [r4, #8]
 800cb5e:	2e00      	cmp	r6, #0
 800cb60:	bfa2      	ittt	ge
 800cb62:	6821      	ldrge	r1, [r4, #0]
 800cb64:	f021 0104 	bicge.w	r1, r1, #4
 800cb68:	6021      	strge	r1, [r4, #0]
 800cb6a:	b90d      	cbnz	r5, 800cb70 <_printf_i+0x118>
 800cb6c:	2e00      	cmp	r6, #0
 800cb6e:	d04d      	beq.n	800cc0c <_printf_i+0x1b4>
 800cb70:	4616      	mov	r6, r2
 800cb72:	fbb5 f1f3 	udiv	r1, r5, r3
 800cb76:	fb03 5711 	mls	r7, r3, r1, r5
 800cb7a:	5dc7      	ldrb	r7, [r0, r7]
 800cb7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cb80:	462f      	mov	r7, r5
 800cb82:	42bb      	cmp	r3, r7
 800cb84:	460d      	mov	r5, r1
 800cb86:	d9f4      	bls.n	800cb72 <_printf_i+0x11a>
 800cb88:	2b08      	cmp	r3, #8
 800cb8a:	d10b      	bne.n	800cba4 <_printf_i+0x14c>
 800cb8c:	6823      	ldr	r3, [r4, #0]
 800cb8e:	07df      	lsls	r7, r3, #31
 800cb90:	d508      	bpl.n	800cba4 <_printf_i+0x14c>
 800cb92:	6923      	ldr	r3, [r4, #16]
 800cb94:	6861      	ldr	r1, [r4, #4]
 800cb96:	4299      	cmp	r1, r3
 800cb98:	bfde      	ittt	le
 800cb9a:	2330      	movle	r3, #48	; 0x30
 800cb9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cba0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cba4:	1b92      	subs	r2, r2, r6
 800cba6:	6122      	str	r2, [r4, #16]
 800cba8:	f8cd a000 	str.w	sl, [sp]
 800cbac:	464b      	mov	r3, r9
 800cbae:	aa03      	add	r2, sp, #12
 800cbb0:	4621      	mov	r1, r4
 800cbb2:	4640      	mov	r0, r8
 800cbb4:	f7ff fee2 	bl	800c97c <_printf_common>
 800cbb8:	3001      	adds	r0, #1
 800cbba:	d14c      	bne.n	800cc56 <_printf_i+0x1fe>
 800cbbc:	f04f 30ff 	mov.w	r0, #4294967295
 800cbc0:	b004      	add	sp, #16
 800cbc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbc6:	4835      	ldr	r0, [pc, #212]	; (800cc9c <_printf_i+0x244>)
 800cbc8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cbcc:	6823      	ldr	r3, [r4, #0]
 800cbce:	680e      	ldr	r6, [r1, #0]
 800cbd0:	061f      	lsls	r7, r3, #24
 800cbd2:	f856 5b04 	ldr.w	r5, [r6], #4
 800cbd6:	600e      	str	r6, [r1, #0]
 800cbd8:	d514      	bpl.n	800cc04 <_printf_i+0x1ac>
 800cbda:	07d9      	lsls	r1, r3, #31
 800cbdc:	bf44      	itt	mi
 800cbde:	f043 0320 	orrmi.w	r3, r3, #32
 800cbe2:	6023      	strmi	r3, [r4, #0]
 800cbe4:	b91d      	cbnz	r5, 800cbee <_printf_i+0x196>
 800cbe6:	6823      	ldr	r3, [r4, #0]
 800cbe8:	f023 0320 	bic.w	r3, r3, #32
 800cbec:	6023      	str	r3, [r4, #0]
 800cbee:	2310      	movs	r3, #16
 800cbf0:	e7b0      	b.n	800cb54 <_printf_i+0xfc>
 800cbf2:	6823      	ldr	r3, [r4, #0]
 800cbf4:	f043 0320 	orr.w	r3, r3, #32
 800cbf8:	6023      	str	r3, [r4, #0]
 800cbfa:	2378      	movs	r3, #120	; 0x78
 800cbfc:	4828      	ldr	r0, [pc, #160]	; (800cca0 <_printf_i+0x248>)
 800cbfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc02:	e7e3      	b.n	800cbcc <_printf_i+0x174>
 800cc04:	065e      	lsls	r6, r3, #25
 800cc06:	bf48      	it	mi
 800cc08:	b2ad      	uxthmi	r5, r5
 800cc0a:	e7e6      	b.n	800cbda <_printf_i+0x182>
 800cc0c:	4616      	mov	r6, r2
 800cc0e:	e7bb      	b.n	800cb88 <_printf_i+0x130>
 800cc10:	680b      	ldr	r3, [r1, #0]
 800cc12:	6826      	ldr	r6, [r4, #0]
 800cc14:	6960      	ldr	r0, [r4, #20]
 800cc16:	1d1d      	adds	r5, r3, #4
 800cc18:	600d      	str	r5, [r1, #0]
 800cc1a:	0635      	lsls	r5, r6, #24
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	d501      	bpl.n	800cc24 <_printf_i+0x1cc>
 800cc20:	6018      	str	r0, [r3, #0]
 800cc22:	e002      	b.n	800cc2a <_printf_i+0x1d2>
 800cc24:	0671      	lsls	r1, r6, #25
 800cc26:	d5fb      	bpl.n	800cc20 <_printf_i+0x1c8>
 800cc28:	8018      	strh	r0, [r3, #0]
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	6123      	str	r3, [r4, #16]
 800cc2e:	4616      	mov	r6, r2
 800cc30:	e7ba      	b.n	800cba8 <_printf_i+0x150>
 800cc32:	680b      	ldr	r3, [r1, #0]
 800cc34:	1d1a      	adds	r2, r3, #4
 800cc36:	600a      	str	r2, [r1, #0]
 800cc38:	681e      	ldr	r6, [r3, #0]
 800cc3a:	6862      	ldr	r2, [r4, #4]
 800cc3c:	2100      	movs	r1, #0
 800cc3e:	4630      	mov	r0, r6
 800cc40:	f7f3 fb6e 	bl	8000320 <memchr>
 800cc44:	b108      	cbz	r0, 800cc4a <_printf_i+0x1f2>
 800cc46:	1b80      	subs	r0, r0, r6
 800cc48:	6060      	str	r0, [r4, #4]
 800cc4a:	6863      	ldr	r3, [r4, #4]
 800cc4c:	6123      	str	r3, [r4, #16]
 800cc4e:	2300      	movs	r3, #0
 800cc50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc54:	e7a8      	b.n	800cba8 <_printf_i+0x150>
 800cc56:	6923      	ldr	r3, [r4, #16]
 800cc58:	4632      	mov	r2, r6
 800cc5a:	4649      	mov	r1, r9
 800cc5c:	4640      	mov	r0, r8
 800cc5e:	47d0      	blx	sl
 800cc60:	3001      	adds	r0, #1
 800cc62:	d0ab      	beq.n	800cbbc <_printf_i+0x164>
 800cc64:	6823      	ldr	r3, [r4, #0]
 800cc66:	079b      	lsls	r3, r3, #30
 800cc68:	d413      	bmi.n	800cc92 <_printf_i+0x23a>
 800cc6a:	68e0      	ldr	r0, [r4, #12]
 800cc6c:	9b03      	ldr	r3, [sp, #12]
 800cc6e:	4298      	cmp	r0, r3
 800cc70:	bfb8      	it	lt
 800cc72:	4618      	movlt	r0, r3
 800cc74:	e7a4      	b.n	800cbc0 <_printf_i+0x168>
 800cc76:	2301      	movs	r3, #1
 800cc78:	4632      	mov	r2, r6
 800cc7a:	4649      	mov	r1, r9
 800cc7c:	4640      	mov	r0, r8
 800cc7e:	47d0      	blx	sl
 800cc80:	3001      	adds	r0, #1
 800cc82:	d09b      	beq.n	800cbbc <_printf_i+0x164>
 800cc84:	3501      	adds	r5, #1
 800cc86:	68e3      	ldr	r3, [r4, #12]
 800cc88:	9903      	ldr	r1, [sp, #12]
 800cc8a:	1a5b      	subs	r3, r3, r1
 800cc8c:	42ab      	cmp	r3, r5
 800cc8e:	dcf2      	bgt.n	800cc76 <_printf_i+0x21e>
 800cc90:	e7eb      	b.n	800cc6a <_printf_i+0x212>
 800cc92:	2500      	movs	r5, #0
 800cc94:	f104 0619 	add.w	r6, r4, #25
 800cc98:	e7f5      	b.n	800cc86 <_printf_i+0x22e>
 800cc9a:	bf00      	nop
 800cc9c:	0800ecf6 	.word	0x0800ecf6
 800cca0:	0800ed07 	.word	0x0800ed07

0800cca4 <quorem>:
 800cca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cca8:	6903      	ldr	r3, [r0, #16]
 800ccaa:	690c      	ldr	r4, [r1, #16]
 800ccac:	42a3      	cmp	r3, r4
 800ccae:	4607      	mov	r7, r0
 800ccb0:	f2c0 8081 	blt.w	800cdb6 <quorem+0x112>
 800ccb4:	3c01      	subs	r4, #1
 800ccb6:	f101 0814 	add.w	r8, r1, #20
 800ccba:	f100 0514 	add.w	r5, r0, #20
 800ccbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ccc2:	9301      	str	r3, [sp, #4]
 800ccc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ccc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cccc:	3301      	adds	r3, #1
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ccd4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ccd8:	fbb2 f6f3 	udiv	r6, r2, r3
 800ccdc:	d331      	bcc.n	800cd42 <quorem+0x9e>
 800ccde:	f04f 0e00 	mov.w	lr, #0
 800cce2:	4640      	mov	r0, r8
 800cce4:	46ac      	mov	ip, r5
 800cce6:	46f2      	mov	sl, lr
 800cce8:	f850 2b04 	ldr.w	r2, [r0], #4
 800ccec:	b293      	uxth	r3, r2
 800ccee:	fb06 e303 	mla	r3, r6, r3, lr
 800ccf2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	ebaa 0303 	sub.w	r3, sl, r3
 800ccfc:	0c12      	lsrs	r2, r2, #16
 800ccfe:	f8dc a000 	ldr.w	sl, [ip]
 800cd02:	fb06 e202 	mla	r2, r6, r2, lr
 800cd06:	fa13 f38a 	uxtah	r3, r3, sl
 800cd0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cd0e:	fa1f fa82 	uxth.w	sl, r2
 800cd12:	f8dc 2000 	ldr.w	r2, [ip]
 800cd16:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800cd1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cd1e:	b29b      	uxth	r3, r3
 800cd20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd24:	4581      	cmp	r9, r0
 800cd26:	f84c 3b04 	str.w	r3, [ip], #4
 800cd2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cd2e:	d2db      	bcs.n	800cce8 <quorem+0x44>
 800cd30:	f855 300b 	ldr.w	r3, [r5, fp]
 800cd34:	b92b      	cbnz	r3, 800cd42 <quorem+0x9e>
 800cd36:	9b01      	ldr	r3, [sp, #4]
 800cd38:	3b04      	subs	r3, #4
 800cd3a:	429d      	cmp	r5, r3
 800cd3c:	461a      	mov	r2, r3
 800cd3e:	d32e      	bcc.n	800cd9e <quorem+0xfa>
 800cd40:	613c      	str	r4, [r7, #16]
 800cd42:	4638      	mov	r0, r7
 800cd44:	f001 f848 	bl	800ddd8 <__mcmp>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	db24      	blt.n	800cd96 <quorem+0xf2>
 800cd4c:	3601      	adds	r6, #1
 800cd4e:	4628      	mov	r0, r5
 800cd50:	f04f 0c00 	mov.w	ip, #0
 800cd54:	f858 2b04 	ldr.w	r2, [r8], #4
 800cd58:	f8d0 e000 	ldr.w	lr, [r0]
 800cd5c:	b293      	uxth	r3, r2
 800cd5e:	ebac 0303 	sub.w	r3, ip, r3
 800cd62:	0c12      	lsrs	r2, r2, #16
 800cd64:	fa13 f38e 	uxtah	r3, r3, lr
 800cd68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cd6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cd70:	b29b      	uxth	r3, r3
 800cd72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd76:	45c1      	cmp	r9, r8
 800cd78:	f840 3b04 	str.w	r3, [r0], #4
 800cd7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cd80:	d2e8      	bcs.n	800cd54 <quorem+0xb0>
 800cd82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd8a:	b922      	cbnz	r2, 800cd96 <quorem+0xf2>
 800cd8c:	3b04      	subs	r3, #4
 800cd8e:	429d      	cmp	r5, r3
 800cd90:	461a      	mov	r2, r3
 800cd92:	d30a      	bcc.n	800cdaa <quorem+0x106>
 800cd94:	613c      	str	r4, [r7, #16]
 800cd96:	4630      	mov	r0, r6
 800cd98:	b003      	add	sp, #12
 800cd9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd9e:	6812      	ldr	r2, [r2, #0]
 800cda0:	3b04      	subs	r3, #4
 800cda2:	2a00      	cmp	r2, #0
 800cda4:	d1cc      	bne.n	800cd40 <quorem+0x9c>
 800cda6:	3c01      	subs	r4, #1
 800cda8:	e7c7      	b.n	800cd3a <quorem+0x96>
 800cdaa:	6812      	ldr	r2, [r2, #0]
 800cdac:	3b04      	subs	r3, #4
 800cdae:	2a00      	cmp	r2, #0
 800cdb0:	d1f0      	bne.n	800cd94 <quorem+0xf0>
 800cdb2:	3c01      	subs	r4, #1
 800cdb4:	e7eb      	b.n	800cd8e <quorem+0xea>
 800cdb6:	2000      	movs	r0, #0
 800cdb8:	e7ee      	b.n	800cd98 <quorem+0xf4>
 800cdba:	0000      	movs	r0, r0
 800cdbc:	0000      	movs	r0, r0
	...

0800cdc0 <_dtoa_r>:
 800cdc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc4:	ec59 8b10 	vmov	r8, r9, d0
 800cdc8:	b095      	sub	sp, #84	; 0x54
 800cdca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cdcc:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800cdce:	9107      	str	r1, [sp, #28]
 800cdd0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800cdd4:	4606      	mov	r6, r0
 800cdd6:	9209      	str	r2, [sp, #36]	; 0x24
 800cdd8:	9310      	str	r3, [sp, #64]	; 0x40
 800cdda:	b975      	cbnz	r5, 800cdfa <_dtoa_r+0x3a>
 800cddc:	2010      	movs	r0, #16
 800cdde:	f000 fd75 	bl	800d8cc <malloc>
 800cde2:	4602      	mov	r2, r0
 800cde4:	6270      	str	r0, [r6, #36]	; 0x24
 800cde6:	b920      	cbnz	r0, 800cdf2 <_dtoa_r+0x32>
 800cde8:	4bab      	ldr	r3, [pc, #684]	; (800d098 <_dtoa_r+0x2d8>)
 800cdea:	21ea      	movs	r1, #234	; 0xea
 800cdec:	48ab      	ldr	r0, [pc, #684]	; (800d09c <_dtoa_r+0x2dc>)
 800cdee:	f001 f9bd 	bl	800e16c <__assert_func>
 800cdf2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cdf6:	6005      	str	r5, [r0, #0]
 800cdf8:	60c5      	str	r5, [r0, #12]
 800cdfa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cdfc:	6819      	ldr	r1, [r3, #0]
 800cdfe:	b151      	cbz	r1, 800ce16 <_dtoa_r+0x56>
 800ce00:	685a      	ldr	r2, [r3, #4]
 800ce02:	604a      	str	r2, [r1, #4]
 800ce04:	2301      	movs	r3, #1
 800ce06:	4093      	lsls	r3, r2
 800ce08:	608b      	str	r3, [r1, #8]
 800ce0a:	4630      	mov	r0, r6
 800ce0c:	f000 fda6 	bl	800d95c <_Bfree>
 800ce10:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ce12:	2200      	movs	r2, #0
 800ce14:	601a      	str	r2, [r3, #0]
 800ce16:	f1b9 0300 	subs.w	r3, r9, #0
 800ce1a:	bfbb      	ittet	lt
 800ce1c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ce20:	9303      	strlt	r3, [sp, #12]
 800ce22:	2300      	movge	r3, #0
 800ce24:	2201      	movlt	r2, #1
 800ce26:	bfac      	ite	ge
 800ce28:	6023      	strge	r3, [r4, #0]
 800ce2a:	6022      	strlt	r2, [r4, #0]
 800ce2c:	4b9c      	ldr	r3, [pc, #624]	; (800d0a0 <_dtoa_r+0x2e0>)
 800ce2e:	9c03      	ldr	r4, [sp, #12]
 800ce30:	43a3      	bics	r3, r4
 800ce32:	d11a      	bne.n	800ce6a <_dtoa_r+0xaa>
 800ce34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ce36:	f242 730f 	movw	r3, #9999	; 0x270f
 800ce3a:	6013      	str	r3, [r2, #0]
 800ce3c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800ce40:	ea53 0308 	orrs.w	r3, r3, r8
 800ce44:	f000 8512 	beq.w	800d86c <_dtoa_r+0xaac>
 800ce48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ce4a:	b953      	cbnz	r3, 800ce62 <_dtoa_r+0xa2>
 800ce4c:	4b95      	ldr	r3, [pc, #596]	; (800d0a4 <_dtoa_r+0x2e4>)
 800ce4e:	e01f      	b.n	800ce90 <_dtoa_r+0xd0>
 800ce50:	4b95      	ldr	r3, [pc, #596]	; (800d0a8 <_dtoa_r+0x2e8>)
 800ce52:	9300      	str	r3, [sp, #0]
 800ce54:	3308      	adds	r3, #8
 800ce56:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ce58:	6013      	str	r3, [r2, #0]
 800ce5a:	9800      	ldr	r0, [sp, #0]
 800ce5c:	b015      	add	sp, #84	; 0x54
 800ce5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce62:	4b90      	ldr	r3, [pc, #576]	; (800d0a4 <_dtoa_r+0x2e4>)
 800ce64:	9300      	str	r3, [sp, #0]
 800ce66:	3303      	adds	r3, #3
 800ce68:	e7f5      	b.n	800ce56 <_dtoa_r+0x96>
 800ce6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ce6e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ce72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce76:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ce7a:	d10b      	bne.n	800ce94 <_dtoa_r+0xd4>
 800ce7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ce7e:	2301      	movs	r3, #1
 800ce80:	6013      	str	r3, [r2, #0]
 800ce82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	f000 84ee 	beq.w	800d866 <_dtoa_r+0xaa6>
 800ce8a:	4888      	ldr	r0, [pc, #544]	; (800d0ac <_dtoa_r+0x2ec>)
 800ce8c:	6018      	str	r0, [r3, #0]
 800ce8e:	1e43      	subs	r3, r0, #1
 800ce90:	9300      	str	r3, [sp, #0]
 800ce92:	e7e2      	b.n	800ce5a <_dtoa_r+0x9a>
 800ce94:	a913      	add	r1, sp, #76	; 0x4c
 800ce96:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ce9a:	aa12      	add	r2, sp, #72	; 0x48
 800ce9c:	4630      	mov	r0, r6
 800ce9e:	f001 f83f 	bl	800df20 <__d2b>
 800cea2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800cea6:	4605      	mov	r5, r0
 800cea8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ceaa:	2900      	cmp	r1, #0
 800ceac:	d047      	beq.n	800cf3e <_dtoa_r+0x17e>
 800ceae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ceb0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ceb4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ceb8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800cebc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cec0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800cec4:	2400      	movs	r4, #0
 800cec6:	ec43 2b16 	vmov	d6, r2, r3
 800ceca:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800cece:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800d080 <_dtoa_r+0x2c0>
 800ced2:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ced6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800d088 <_dtoa_r+0x2c8>
 800ceda:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cede:	eeb0 7b46 	vmov.f64	d7, d6
 800cee2:	ee06 1a90 	vmov	s13, r1
 800cee6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800ceea:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800d090 <_dtoa_r+0x2d0>
 800ceee:	eea5 7b06 	vfma.f64	d7, d5, d6
 800cef2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cef6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cefa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cefe:	ee16 ba90 	vmov	fp, s13
 800cf02:	9411      	str	r4, [sp, #68]	; 0x44
 800cf04:	d508      	bpl.n	800cf18 <_dtoa_r+0x158>
 800cf06:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800cf0a:	eeb4 6b47 	vcmp.f64	d6, d7
 800cf0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf12:	bf18      	it	ne
 800cf14:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800cf18:	f1bb 0f16 	cmp.w	fp, #22
 800cf1c:	d832      	bhi.n	800cf84 <_dtoa_r+0x1c4>
 800cf1e:	4b64      	ldr	r3, [pc, #400]	; (800d0b0 <_dtoa_r+0x2f0>)
 800cf20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cf24:	ed93 7b00 	vldr	d7, [r3]
 800cf28:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800cf2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cf30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf34:	d501      	bpl.n	800cf3a <_dtoa_r+0x17a>
 800cf36:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	e023      	b.n	800cf86 <_dtoa_r+0x1c6>
 800cf3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cf40:	4401      	add	r1, r0
 800cf42:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800cf46:	2b20      	cmp	r3, #32
 800cf48:	bfc3      	ittte	gt
 800cf4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cf4e:	fa04 f303 	lslgt.w	r3, r4, r3
 800cf52:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800cf56:	f1c3 0320 	rsble	r3, r3, #32
 800cf5a:	bfc6      	itte	gt
 800cf5c:	fa28 f804 	lsrgt.w	r8, r8, r4
 800cf60:	ea43 0308 	orrgt.w	r3, r3, r8
 800cf64:	fa08 f303 	lslle.w	r3, r8, r3
 800cf68:	ee07 3a90 	vmov	s15, r3
 800cf6c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cf70:	3901      	subs	r1, #1
 800cf72:	ed8d 7b00 	vstr	d7, [sp]
 800cf76:	9c01      	ldr	r4, [sp, #4]
 800cf78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf7c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800cf80:	2401      	movs	r4, #1
 800cf82:	e7a0      	b.n	800cec6 <_dtoa_r+0x106>
 800cf84:	2301      	movs	r3, #1
 800cf86:	930f      	str	r3, [sp, #60]	; 0x3c
 800cf88:	1a43      	subs	r3, r0, r1
 800cf8a:	1e5a      	subs	r2, r3, #1
 800cf8c:	bf45      	ittet	mi
 800cf8e:	f1c3 0301 	rsbmi	r3, r3, #1
 800cf92:	9305      	strmi	r3, [sp, #20]
 800cf94:	2300      	movpl	r3, #0
 800cf96:	2300      	movmi	r3, #0
 800cf98:	9206      	str	r2, [sp, #24]
 800cf9a:	bf54      	ite	pl
 800cf9c:	9305      	strpl	r3, [sp, #20]
 800cf9e:	9306      	strmi	r3, [sp, #24]
 800cfa0:	f1bb 0f00 	cmp.w	fp, #0
 800cfa4:	db18      	blt.n	800cfd8 <_dtoa_r+0x218>
 800cfa6:	9b06      	ldr	r3, [sp, #24]
 800cfa8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800cfac:	445b      	add	r3, fp
 800cfae:	9306      	str	r3, [sp, #24]
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	9a07      	ldr	r2, [sp, #28]
 800cfb4:	2a09      	cmp	r2, #9
 800cfb6:	d849      	bhi.n	800d04c <_dtoa_r+0x28c>
 800cfb8:	2a05      	cmp	r2, #5
 800cfba:	bfc4      	itt	gt
 800cfbc:	3a04      	subgt	r2, #4
 800cfbe:	9207      	strgt	r2, [sp, #28]
 800cfc0:	9a07      	ldr	r2, [sp, #28]
 800cfc2:	f1a2 0202 	sub.w	r2, r2, #2
 800cfc6:	bfcc      	ite	gt
 800cfc8:	2400      	movgt	r4, #0
 800cfca:	2401      	movle	r4, #1
 800cfcc:	2a03      	cmp	r2, #3
 800cfce:	d848      	bhi.n	800d062 <_dtoa_r+0x2a2>
 800cfd0:	e8df f002 	tbb	[pc, r2]
 800cfd4:	3a2c2e0b 	.word	0x3a2c2e0b
 800cfd8:	9b05      	ldr	r3, [sp, #20]
 800cfda:	2200      	movs	r2, #0
 800cfdc:	eba3 030b 	sub.w	r3, r3, fp
 800cfe0:	9305      	str	r3, [sp, #20]
 800cfe2:	920e      	str	r2, [sp, #56]	; 0x38
 800cfe4:	f1cb 0300 	rsb	r3, fp, #0
 800cfe8:	e7e3      	b.n	800cfb2 <_dtoa_r+0x1f2>
 800cfea:	2200      	movs	r2, #0
 800cfec:	9208      	str	r2, [sp, #32]
 800cfee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cff0:	2a00      	cmp	r2, #0
 800cff2:	dc39      	bgt.n	800d068 <_dtoa_r+0x2a8>
 800cff4:	f04f 0a01 	mov.w	sl, #1
 800cff8:	46d1      	mov	r9, sl
 800cffa:	4652      	mov	r2, sl
 800cffc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800d000:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800d002:	2100      	movs	r1, #0
 800d004:	6079      	str	r1, [r7, #4]
 800d006:	2004      	movs	r0, #4
 800d008:	f100 0c14 	add.w	ip, r0, #20
 800d00c:	4594      	cmp	ip, r2
 800d00e:	6879      	ldr	r1, [r7, #4]
 800d010:	d92f      	bls.n	800d072 <_dtoa_r+0x2b2>
 800d012:	4630      	mov	r0, r6
 800d014:	930c      	str	r3, [sp, #48]	; 0x30
 800d016:	f000 fc61 	bl	800d8dc <_Balloc>
 800d01a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d01c:	9000      	str	r0, [sp, #0]
 800d01e:	4602      	mov	r2, r0
 800d020:	2800      	cmp	r0, #0
 800d022:	d149      	bne.n	800d0b8 <_dtoa_r+0x2f8>
 800d024:	4b23      	ldr	r3, [pc, #140]	; (800d0b4 <_dtoa_r+0x2f4>)
 800d026:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d02a:	e6df      	b.n	800cdec <_dtoa_r+0x2c>
 800d02c:	2201      	movs	r2, #1
 800d02e:	e7dd      	b.n	800cfec <_dtoa_r+0x22c>
 800d030:	2200      	movs	r2, #0
 800d032:	9208      	str	r2, [sp, #32]
 800d034:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d036:	eb0b 0a02 	add.w	sl, fp, r2
 800d03a:	f10a 0901 	add.w	r9, sl, #1
 800d03e:	464a      	mov	r2, r9
 800d040:	2a01      	cmp	r2, #1
 800d042:	bfb8      	it	lt
 800d044:	2201      	movlt	r2, #1
 800d046:	e7db      	b.n	800d000 <_dtoa_r+0x240>
 800d048:	2201      	movs	r2, #1
 800d04a:	e7f2      	b.n	800d032 <_dtoa_r+0x272>
 800d04c:	2401      	movs	r4, #1
 800d04e:	2200      	movs	r2, #0
 800d050:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d054:	f04f 3aff 	mov.w	sl, #4294967295
 800d058:	2100      	movs	r1, #0
 800d05a:	46d1      	mov	r9, sl
 800d05c:	2212      	movs	r2, #18
 800d05e:	9109      	str	r1, [sp, #36]	; 0x24
 800d060:	e7ce      	b.n	800d000 <_dtoa_r+0x240>
 800d062:	2201      	movs	r2, #1
 800d064:	9208      	str	r2, [sp, #32]
 800d066:	e7f5      	b.n	800d054 <_dtoa_r+0x294>
 800d068:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800d06c:	46d1      	mov	r9, sl
 800d06e:	4652      	mov	r2, sl
 800d070:	e7c6      	b.n	800d000 <_dtoa_r+0x240>
 800d072:	3101      	adds	r1, #1
 800d074:	6079      	str	r1, [r7, #4]
 800d076:	0040      	lsls	r0, r0, #1
 800d078:	e7c6      	b.n	800d008 <_dtoa_r+0x248>
 800d07a:	bf00      	nop
 800d07c:	f3af 8000 	nop.w
 800d080:	636f4361 	.word	0x636f4361
 800d084:	3fd287a7 	.word	0x3fd287a7
 800d088:	8b60c8b3 	.word	0x8b60c8b3
 800d08c:	3fc68a28 	.word	0x3fc68a28
 800d090:	509f79fb 	.word	0x509f79fb
 800d094:	3fd34413 	.word	0x3fd34413
 800d098:	0800ed25 	.word	0x0800ed25
 800d09c:	0800ed3c 	.word	0x0800ed3c
 800d0a0:	7ff00000 	.word	0x7ff00000
 800d0a4:	0800ed21 	.word	0x0800ed21
 800d0a8:	0800ed18 	.word	0x0800ed18
 800d0ac:	0800ecf5 	.word	0x0800ecf5
 800d0b0:	0800ee38 	.word	0x0800ee38
 800d0b4:	0800ed9b 	.word	0x0800ed9b
 800d0b8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800d0ba:	9900      	ldr	r1, [sp, #0]
 800d0bc:	6011      	str	r1, [r2, #0]
 800d0be:	f1b9 0f0e 	cmp.w	r9, #14
 800d0c2:	d872      	bhi.n	800d1aa <_dtoa_r+0x3ea>
 800d0c4:	2c00      	cmp	r4, #0
 800d0c6:	d070      	beq.n	800d1aa <_dtoa_r+0x3ea>
 800d0c8:	f1bb 0f00 	cmp.w	fp, #0
 800d0cc:	f340 80a6 	ble.w	800d21c <_dtoa_r+0x45c>
 800d0d0:	49ca      	ldr	r1, [pc, #808]	; (800d3fc <_dtoa_r+0x63c>)
 800d0d2:	f00b 020f 	and.w	r2, fp, #15
 800d0d6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800d0da:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d0de:	ed92 7b00 	vldr	d7, [r2]
 800d0e2:	ea4f 112b 	mov.w	r1, fp, asr #4
 800d0e6:	f000 808d 	beq.w	800d204 <_dtoa_r+0x444>
 800d0ea:	4ac5      	ldr	r2, [pc, #788]	; (800d400 <_dtoa_r+0x640>)
 800d0ec:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800d0f0:	ed92 6b08 	vldr	d6, [r2, #32]
 800d0f4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800d0f8:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d0fc:	f001 010f 	and.w	r1, r1, #15
 800d100:	2203      	movs	r2, #3
 800d102:	48bf      	ldr	r0, [pc, #764]	; (800d400 <_dtoa_r+0x640>)
 800d104:	2900      	cmp	r1, #0
 800d106:	d17f      	bne.n	800d208 <_dtoa_r+0x448>
 800d108:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d10c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d110:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d114:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d116:	2900      	cmp	r1, #0
 800d118:	f000 80b2 	beq.w	800d280 <_dtoa_r+0x4c0>
 800d11c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d120:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d124:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d12c:	f140 80a8 	bpl.w	800d280 <_dtoa_r+0x4c0>
 800d130:	f1b9 0f00 	cmp.w	r9, #0
 800d134:	f000 80a4 	beq.w	800d280 <_dtoa_r+0x4c0>
 800d138:	f1ba 0f00 	cmp.w	sl, #0
 800d13c:	dd31      	ble.n	800d1a2 <_dtoa_r+0x3e2>
 800d13e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800d142:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d146:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d14a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d14e:	3201      	adds	r2, #1
 800d150:	4650      	mov	r0, sl
 800d152:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d156:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800d15a:	ee07 2a90 	vmov	s15, r2
 800d15e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d162:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d166:	ed8d 5b02 	vstr	d5, [sp, #8]
 800d16a:	9c03      	ldr	r4, [sp, #12]
 800d16c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800d170:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800d174:	2800      	cmp	r0, #0
 800d176:	f040 8086 	bne.w	800d286 <_dtoa_r+0x4c6>
 800d17a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d17e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d182:	ec42 1b17 	vmov	d7, r1, r2
 800d186:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d18e:	f300 8272 	bgt.w	800d676 <_dtoa_r+0x8b6>
 800d192:	eeb1 7b47 	vneg.f64	d7, d7
 800d196:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d19e:	f100 8267 	bmi.w	800d670 <_dtoa_r+0x8b0>
 800d1a2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800d1a6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800d1aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d1ac:	2a00      	cmp	r2, #0
 800d1ae:	f2c0 8129 	blt.w	800d404 <_dtoa_r+0x644>
 800d1b2:	f1bb 0f0e 	cmp.w	fp, #14
 800d1b6:	f300 8125 	bgt.w	800d404 <_dtoa_r+0x644>
 800d1ba:	4b90      	ldr	r3, [pc, #576]	; (800d3fc <_dtoa_r+0x63c>)
 800d1bc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d1c0:	ed93 6b00 	vldr	d6, [r3]
 800d1c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f280 80c3 	bge.w	800d352 <_dtoa_r+0x592>
 800d1cc:	f1b9 0f00 	cmp.w	r9, #0
 800d1d0:	f300 80bf 	bgt.w	800d352 <_dtoa_r+0x592>
 800d1d4:	f040 824c 	bne.w	800d670 <_dtoa_r+0x8b0>
 800d1d8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d1dc:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d1e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d1e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ec:	464c      	mov	r4, r9
 800d1ee:	464f      	mov	r7, r9
 800d1f0:	f280 8222 	bge.w	800d638 <_dtoa_r+0x878>
 800d1f4:	f8dd 8000 	ldr.w	r8, [sp]
 800d1f8:	2331      	movs	r3, #49	; 0x31
 800d1fa:	f808 3b01 	strb.w	r3, [r8], #1
 800d1fe:	f10b 0b01 	add.w	fp, fp, #1
 800d202:	e21e      	b.n	800d642 <_dtoa_r+0x882>
 800d204:	2202      	movs	r2, #2
 800d206:	e77c      	b.n	800d102 <_dtoa_r+0x342>
 800d208:	07cc      	lsls	r4, r1, #31
 800d20a:	d504      	bpl.n	800d216 <_dtoa_r+0x456>
 800d20c:	ed90 6b00 	vldr	d6, [r0]
 800d210:	3201      	adds	r2, #1
 800d212:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d216:	1049      	asrs	r1, r1, #1
 800d218:	3008      	adds	r0, #8
 800d21a:	e773      	b.n	800d104 <_dtoa_r+0x344>
 800d21c:	d02e      	beq.n	800d27c <_dtoa_r+0x4bc>
 800d21e:	f1cb 0100 	rsb	r1, fp, #0
 800d222:	4a76      	ldr	r2, [pc, #472]	; (800d3fc <_dtoa_r+0x63c>)
 800d224:	f001 000f 	and.w	r0, r1, #15
 800d228:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d22c:	ed92 7b00 	vldr	d7, [r2]
 800d230:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800d234:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d238:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d23c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800d240:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800d244:	486e      	ldr	r0, [pc, #440]	; (800d400 <_dtoa_r+0x640>)
 800d246:	1109      	asrs	r1, r1, #4
 800d248:	2400      	movs	r4, #0
 800d24a:	2202      	movs	r2, #2
 800d24c:	b939      	cbnz	r1, 800d25e <_dtoa_r+0x49e>
 800d24e:	2c00      	cmp	r4, #0
 800d250:	f43f af60 	beq.w	800d114 <_dtoa_r+0x354>
 800d254:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d258:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d25c:	e75a      	b.n	800d114 <_dtoa_r+0x354>
 800d25e:	07cf      	lsls	r7, r1, #31
 800d260:	d509      	bpl.n	800d276 <_dtoa_r+0x4b6>
 800d262:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800d266:	ed90 7b00 	vldr	d7, [r0]
 800d26a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d26e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d272:	3201      	adds	r2, #1
 800d274:	2401      	movs	r4, #1
 800d276:	1049      	asrs	r1, r1, #1
 800d278:	3008      	adds	r0, #8
 800d27a:	e7e7      	b.n	800d24c <_dtoa_r+0x48c>
 800d27c:	2202      	movs	r2, #2
 800d27e:	e749      	b.n	800d114 <_dtoa_r+0x354>
 800d280:	465f      	mov	r7, fp
 800d282:	4648      	mov	r0, r9
 800d284:	e765      	b.n	800d152 <_dtoa_r+0x392>
 800d286:	ec42 1b17 	vmov	d7, r1, r2
 800d28a:	4a5c      	ldr	r2, [pc, #368]	; (800d3fc <_dtoa_r+0x63c>)
 800d28c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d290:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d294:	9a00      	ldr	r2, [sp, #0]
 800d296:	1814      	adds	r4, r2, r0
 800d298:	9a08      	ldr	r2, [sp, #32]
 800d29a:	b352      	cbz	r2, 800d2f2 <_dtoa_r+0x532>
 800d29c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800d2a0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800d2a4:	f8dd 8000 	ldr.w	r8, [sp]
 800d2a8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d2ac:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d2b0:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d2b4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d2b8:	ee14 2a90 	vmov	r2, s9
 800d2bc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d2c0:	3230      	adds	r2, #48	; 0x30
 800d2c2:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d2c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2ce:	f808 2b01 	strb.w	r2, [r8], #1
 800d2d2:	d439      	bmi.n	800d348 <_dtoa_r+0x588>
 800d2d4:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d2d8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2e0:	d472      	bmi.n	800d3c8 <_dtoa_r+0x608>
 800d2e2:	45a0      	cmp	r8, r4
 800d2e4:	f43f af5d 	beq.w	800d1a2 <_dtoa_r+0x3e2>
 800d2e8:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d2ec:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d2f0:	e7e0      	b.n	800d2b4 <_dtoa_r+0x4f4>
 800d2f2:	f8dd 8000 	ldr.w	r8, [sp]
 800d2f6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d2fa:	4621      	mov	r1, r4
 800d2fc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d300:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d304:	ee14 2a90 	vmov	r2, s9
 800d308:	3230      	adds	r2, #48	; 0x30
 800d30a:	f808 2b01 	strb.w	r2, [r8], #1
 800d30e:	45a0      	cmp	r8, r4
 800d310:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d314:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d318:	d118      	bne.n	800d34c <_dtoa_r+0x58c>
 800d31a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800d31e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d322:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d32a:	dc4d      	bgt.n	800d3c8 <_dtoa_r+0x608>
 800d32c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d330:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d338:	f57f af33 	bpl.w	800d1a2 <_dtoa_r+0x3e2>
 800d33c:	4688      	mov	r8, r1
 800d33e:	3901      	subs	r1, #1
 800d340:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800d344:	2b30      	cmp	r3, #48	; 0x30
 800d346:	d0f9      	beq.n	800d33c <_dtoa_r+0x57c>
 800d348:	46bb      	mov	fp, r7
 800d34a:	e02a      	b.n	800d3a2 <_dtoa_r+0x5e2>
 800d34c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d350:	e7d6      	b.n	800d300 <_dtoa_r+0x540>
 800d352:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d356:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800d35a:	f8dd 8000 	ldr.w	r8, [sp]
 800d35e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d362:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d366:	ee15 3a10 	vmov	r3, s10
 800d36a:	3330      	adds	r3, #48	; 0x30
 800d36c:	f808 3b01 	strb.w	r3, [r8], #1
 800d370:	9b00      	ldr	r3, [sp, #0]
 800d372:	eba8 0303 	sub.w	r3, r8, r3
 800d376:	4599      	cmp	r9, r3
 800d378:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d37c:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d380:	d133      	bne.n	800d3ea <_dtoa_r+0x62a>
 800d382:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d386:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d38e:	dc1a      	bgt.n	800d3c6 <_dtoa_r+0x606>
 800d390:	eeb4 7b46 	vcmp.f64	d7, d6
 800d394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d398:	d103      	bne.n	800d3a2 <_dtoa_r+0x5e2>
 800d39a:	ee15 3a10 	vmov	r3, s10
 800d39e:	07d9      	lsls	r1, r3, #31
 800d3a0:	d411      	bmi.n	800d3c6 <_dtoa_r+0x606>
 800d3a2:	4629      	mov	r1, r5
 800d3a4:	4630      	mov	r0, r6
 800d3a6:	f000 fad9 	bl	800d95c <_Bfree>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d3ae:	f888 3000 	strb.w	r3, [r8]
 800d3b2:	f10b 0301 	add.w	r3, fp, #1
 800d3b6:	6013      	str	r3, [r2, #0]
 800d3b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	f43f ad4d 	beq.w	800ce5a <_dtoa_r+0x9a>
 800d3c0:	f8c3 8000 	str.w	r8, [r3]
 800d3c4:	e549      	b.n	800ce5a <_dtoa_r+0x9a>
 800d3c6:	465f      	mov	r7, fp
 800d3c8:	4643      	mov	r3, r8
 800d3ca:	4698      	mov	r8, r3
 800d3cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3d0:	2a39      	cmp	r2, #57	; 0x39
 800d3d2:	d106      	bne.n	800d3e2 <_dtoa_r+0x622>
 800d3d4:	9a00      	ldr	r2, [sp, #0]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d1f7      	bne.n	800d3ca <_dtoa_r+0x60a>
 800d3da:	9900      	ldr	r1, [sp, #0]
 800d3dc:	2230      	movs	r2, #48	; 0x30
 800d3de:	3701      	adds	r7, #1
 800d3e0:	700a      	strb	r2, [r1, #0]
 800d3e2:	781a      	ldrb	r2, [r3, #0]
 800d3e4:	3201      	adds	r2, #1
 800d3e6:	701a      	strb	r2, [r3, #0]
 800d3e8:	e7ae      	b.n	800d348 <_dtoa_r+0x588>
 800d3ea:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d3ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d3f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f6:	d1b2      	bne.n	800d35e <_dtoa_r+0x59e>
 800d3f8:	e7d3      	b.n	800d3a2 <_dtoa_r+0x5e2>
 800d3fa:	bf00      	nop
 800d3fc:	0800ee38 	.word	0x0800ee38
 800d400:	0800ee10 	.word	0x0800ee10
 800d404:	9908      	ldr	r1, [sp, #32]
 800d406:	2900      	cmp	r1, #0
 800d408:	f000 80d1 	beq.w	800d5ae <_dtoa_r+0x7ee>
 800d40c:	9907      	ldr	r1, [sp, #28]
 800d40e:	2901      	cmp	r1, #1
 800d410:	f300 80b4 	bgt.w	800d57c <_dtoa_r+0x7bc>
 800d414:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d416:	2900      	cmp	r1, #0
 800d418:	f000 80ac 	beq.w	800d574 <_dtoa_r+0x7b4>
 800d41c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d420:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d424:	461c      	mov	r4, r3
 800d426:	930a      	str	r3, [sp, #40]	; 0x28
 800d428:	9b05      	ldr	r3, [sp, #20]
 800d42a:	4413      	add	r3, r2
 800d42c:	9305      	str	r3, [sp, #20]
 800d42e:	9b06      	ldr	r3, [sp, #24]
 800d430:	2101      	movs	r1, #1
 800d432:	4413      	add	r3, r2
 800d434:	4630      	mov	r0, r6
 800d436:	9306      	str	r3, [sp, #24]
 800d438:	f000 fb4c 	bl	800dad4 <__i2b>
 800d43c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d43e:	4607      	mov	r7, r0
 800d440:	f1b8 0f00 	cmp.w	r8, #0
 800d444:	dd0d      	ble.n	800d462 <_dtoa_r+0x6a2>
 800d446:	9a06      	ldr	r2, [sp, #24]
 800d448:	2a00      	cmp	r2, #0
 800d44a:	dd0a      	ble.n	800d462 <_dtoa_r+0x6a2>
 800d44c:	4542      	cmp	r2, r8
 800d44e:	9905      	ldr	r1, [sp, #20]
 800d450:	bfa8      	it	ge
 800d452:	4642      	movge	r2, r8
 800d454:	1a89      	subs	r1, r1, r2
 800d456:	9105      	str	r1, [sp, #20]
 800d458:	9906      	ldr	r1, [sp, #24]
 800d45a:	eba8 0802 	sub.w	r8, r8, r2
 800d45e:	1a8a      	subs	r2, r1, r2
 800d460:	9206      	str	r2, [sp, #24]
 800d462:	b303      	cbz	r3, 800d4a6 <_dtoa_r+0x6e6>
 800d464:	9a08      	ldr	r2, [sp, #32]
 800d466:	2a00      	cmp	r2, #0
 800d468:	f000 80a6 	beq.w	800d5b8 <_dtoa_r+0x7f8>
 800d46c:	2c00      	cmp	r4, #0
 800d46e:	dd13      	ble.n	800d498 <_dtoa_r+0x6d8>
 800d470:	4639      	mov	r1, r7
 800d472:	4622      	mov	r2, r4
 800d474:	4630      	mov	r0, r6
 800d476:	930c      	str	r3, [sp, #48]	; 0x30
 800d478:	f000 fbe8 	bl	800dc4c <__pow5mult>
 800d47c:	462a      	mov	r2, r5
 800d47e:	4601      	mov	r1, r0
 800d480:	4607      	mov	r7, r0
 800d482:	4630      	mov	r0, r6
 800d484:	f000 fb3c 	bl	800db00 <__multiply>
 800d488:	4629      	mov	r1, r5
 800d48a:	900a      	str	r0, [sp, #40]	; 0x28
 800d48c:	4630      	mov	r0, r6
 800d48e:	f000 fa65 	bl	800d95c <_Bfree>
 800d492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d494:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d496:	4615      	mov	r5, r2
 800d498:	1b1a      	subs	r2, r3, r4
 800d49a:	d004      	beq.n	800d4a6 <_dtoa_r+0x6e6>
 800d49c:	4629      	mov	r1, r5
 800d49e:	4630      	mov	r0, r6
 800d4a0:	f000 fbd4 	bl	800dc4c <__pow5mult>
 800d4a4:	4605      	mov	r5, r0
 800d4a6:	2101      	movs	r1, #1
 800d4a8:	4630      	mov	r0, r6
 800d4aa:	f000 fb13 	bl	800dad4 <__i2b>
 800d4ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	f340 8082 	ble.w	800d5bc <_dtoa_r+0x7fc>
 800d4b8:	461a      	mov	r2, r3
 800d4ba:	4601      	mov	r1, r0
 800d4bc:	4630      	mov	r0, r6
 800d4be:	f000 fbc5 	bl	800dc4c <__pow5mult>
 800d4c2:	9b07      	ldr	r3, [sp, #28]
 800d4c4:	2b01      	cmp	r3, #1
 800d4c6:	4604      	mov	r4, r0
 800d4c8:	dd7b      	ble.n	800d5c2 <_dtoa_r+0x802>
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	930a      	str	r3, [sp, #40]	; 0x28
 800d4ce:	6922      	ldr	r2, [r4, #16]
 800d4d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d4d4:	6910      	ldr	r0, [r2, #16]
 800d4d6:	f000 faad 	bl	800da34 <__hi0bits>
 800d4da:	f1c0 0020 	rsb	r0, r0, #32
 800d4de:	9b06      	ldr	r3, [sp, #24]
 800d4e0:	4418      	add	r0, r3
 800d4e2:	f010 001f 	ands.w	r0, r0, #31
 800d4e6:	f000 808d 	beq.w	800d604 <_dtoa_r+0x844>
 800d4ea:	f1c0 0220 	rsb	r2, r0, #32
 800d4ee:	2a04      	cmp	r2, #4
 800d4f0:	f340 8086 	ble.w	800d600 <_dtoa_r+0x840>
 800d4f4:	f1c0 001c 	rsb	r0, r0, #28
 800d4f8:	9b05      	ldr	r3, [sp, #20]
 800d4fa:	4403      	add	r3, r0
 800d4fc:	9305      	str	r3, [sp, #20]
 800d4fe:	9b06      	ldr	r3, [sp, #24]
 800d500:	4403      	add	r3, r0
 800d502:	4480      	add	r8, r0
 800d504:	9306      	str	r3, [sp, #24]
 800d506:	9b05      	ldr	r3, [sp, #20]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	dd05      	ble.n	800d518 <_dtoa_r+0x758>
 800d50c:	4629      	mov	r1, r5
 800d50e:	461a      	mov	r2, r3
 800d510:	4630      	mov	r0, r6
 800d512:	f000 fbf5 	bl	800dd00 <__lshift>
 800d516:	4605      	mov	r5, r0
 800d518:	9b06      	ldr	r3, [sp, #24]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	dd05      	ble.n	800d52a <_dtoa_r+0x76a>
 800d51e:	4621      	mov	r1, r4
 800d520:	461a      	mov	r2, r3
 800d522:	4630      	mov	r0, r6
 800d524:	f000 fbec 	bl	800dd00 <__lshift>
 800d528:	4604      	mov	r4, r0
 800d52a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d06b      	beq.n	800d608 <_dtoa_r+0x848>
 800d530:	4621      	mov	r1, r4
 800d532:	4628      	mov	r0, r5
 800d534:	f000 fc50 	bl	800ddd8 <__mcmp>
 800d538:	2800      	cmp	r0, #0
 800d53a:	da65      	bge.n	800d608 <_dtoa_r+0x848>
 800d53c:	2300      	movs	r3, #0
 800d53e:	4629      	mov	r1, r5
 800d540:	220a      	movs	r2, #10
 800d542:	4630      	mov	r0, r6
 800d544:	f000 fa2c 	bl	800d9a0 <__multadd>
 800d548:	9b08      	ldr	r3, [sp, #32]
 800d54a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d54e:	4605      	mov	r5, r0
 800d550:	2b00      	cmp	r3, #0
 800d552:	f000 8192 	beq.w	800d87a <_dtoa_r+0xaba>
 800d556:	4639      	mov	r1, r7
 800d558:	2300      	movs	r3, #0
 800d55a:	220a      	movs	r2, #10
 800d55c:	4630      	mov	r0, r6
 800d55e:	f000 fa1f 	bl	800d9a0 <__multadd>
 800d562:	f1ba 0f00 	cmp.w	sl, #0
 800d566:	4607      	mov	r7, r0
 800d568:	f300 808e 	bgt.w	800d688 <_dtoa_r+0x8c8>
 800d56c:	9b07      	ldr	r3, [sp, #28]
 800d56e:	2b02      	cmp	r3, #2
 800d570:	dc51      	bgt.n	800d616 <_dtoa_r+0x856>
 800d572:	e089      	b.n	800d688 <_dtoa_r+0x8c8>
 800d574:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d576:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d57a:	e751      	b.n	800d420 <_dtoa_r+0x660>
 800d57c:	f109 34ff 	add.w	r4, r9, #4294967295
 800d580:	42a3      	cmp	r3, r4
 800d582:	bfbf      	itttt	lt
 800d584:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800d586:	1ae3      	sublt	r3, r4, r3
 800d588:	18d2      	addlt	r2, r2, r3
 800d58a:	4613      	movlt	r3, r2
 800d58c:	bfb7      	itett	lt
 800d58e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d590:	1b1c      	subge	r4, r3, r4
 800d592:	4623      	movlt	r3, r4
 800d594:	2400      	movlt	r4, #0
 800d596:	f1b9 0f00 	cmp.w	r9, #0
 800d59a:	bfb5      	itete	lt
 800d59c:	9a05      	ldrlt	r2, [sp, #20]
 800d59e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800d5a2:	eba2 0809 	sublt.w	r8, r2, r9
 800d5a6:	464a      	movge	r2, r9
 800d5a8:	bfb8      	it	lt
 800d5aa:	2200      	movlt	r2, #0
 800d5ac:	e73b      	b.n	800d426 <_dtoa_r+0x666>
 800d5ae:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d5b2:	9f08      	ldr	r7, [sp, #32]
 800d5b4:	461c      	mov	r4, r3
 800d5b6:	e743      	b.n	800d440 <_dtoa_r+0x680>
 800d5b8:	461a      	mov	r2, r3
 800d5ba:	e76f      	b.n	800d49c <_dtoa_r+0x6dc>
 800d5bc:	9b07      	ldr	r3, [sp, #28]
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	dc18      	bgt.n	800d5f4 <_dtoa_r+0x834>
 800d5c2:	9b02      	ldr	r3, [sp, #8]
 800d5c4:	b9b3      	cbnz	r3, 800d5f4 <_dtoa_r+0x834>
 800d5c6:	9b03      	ldr	r3, [sp, #12]
 800d5c8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d5cc:	b9a2      	cbnz	r2, 800d5f8 <_dtoa_r+0x838>
 800d5ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d5d2:	0d12      	lsrs	r2, r2, #20
 800d5d4:	0512      	lsls	r2, r2, #20
 800d5d6:	b18a      	cbz	r2, 800d5fc <_dtoa_r+0x83c>
 800d5d8:	9b05      	ldr	r3, [sp, #20]
 800d5da:	3301      	adds	r3, #1
 800d5dc:	9305      	str	r3, [sp, #20]
 800d5de:	9b06      	ldr	r3, [sp, #24]
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	9306      	str	r3, [sp, #24]
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	930a      	str	r3, [sp, #40]	; 0x28
 800d5e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	f47f af6f 	bne.w	800d4ce <_dtoa_r+0x70e>
 800d5f0:	2001      	movs	r0, #1
 800d5f2:	e774      	b.n	800d4de <_dtoa_r+0x71e>
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	e7f6      	b.n	800d5e6 <_dtoa_r+0x826>
 800d5f8:	9b02      	ldr	r3, [sp, #8]
 800d5fa:	e7f4      	b.n	800d5e6 <_dtoa_r+0x826>
 800d5fc:	920a      	str	r2, [sp, #40]	; 0x28
 800d5fe:	e7f3      	b.n	800d5e8 <_dtoa_r+0x828>
 800d600:	d081      	beq.n	800d506 <_dtoa_r+0x746>
 800d602:	4610      	mov	r0, r2
 800d604:	301c      	adds	r0, #28
 800d606:	e777      	b.n	800d4f8 <_dtoa_r+0x738>
 800d608:	f1b9 0f00 	cmp.w	r9, #0
 800d60c:	dc37      	bgt.n	800d67e <_dtoa_r+0x8be>
 800d60e:	9b07      	ldr	r3, [sp, #28]
 800d610:	2b02      	cmp	r3, #2
 800d612:	dd34      	ble.n	800d67e <_dtoa_r+0x8be>
 800d614:	46ca      	mov	sl, r9
 800d616:	f1ba 0f00 	cmp.w	sl, #0
 800d61a:	d10d      	bne.n	800d638 <_dtoa_r+0x878>
 800d61c:	4621      	mov	r1, r4
 800d61e:	4653      	mov	r3, sl
 800d620:	2205      	movs	r2, #5
 800d622:	4630      	mov	r0, r6
 800d624:	f000 f9bc 	bl	800d9a0 <__multadd>
 800d628:	4601      	mov	r1, r0
 800d62a:	4604      	mov	r4, r0
 800d62c:	4628      	mov	r0, r5
 800d62e:	f000 fbd3 	bl	800ddd8 <__mcmp>
 800d632:	2800      	cmp	r0, #0
 800d634:	f73f adde 	bgt.w	800d1f4 <_dtoa_r+0x434>
 800d638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d63a:	f8dd 8000 	ldr.w	r8, [sp]
 800d63e:	ea6f 0b03 	mvn.w	fp, r3
 800d642:	f04f 0900 	mov.w	r9, #0
 800d646:	4621      	mov	r1, r4
 800d648:	4630      	mov	r0, r6
 800d64a:	f000 f987 	bl	800d95c <_Bfree>
 800d64e:	2f00      	cmp	r7, #0
 800d650:	f43f aea7 	beq.w	800d3a2 <_dtoa_r+0x5e2>
 800d654:	f1b9 0f00 	cmp.w	r9, #0
 800d658:	d005      	beq.n	800d666 <_dtoa_r+0x8a6>
 800d65a:	45b9      	cmp	r9, r7
 800d65c:	d003      	beq.n	800d666 <_dtoa_r+0x8a6>
 800d65e:	4649      	mov	r1, r9
 800d660:	4630      	mov	r0, r6
 800d662:	f000 f97b 	bl	800d95c <_Bfree>
 800d666:	4639      	mov	r1, r7
 800d668:	4630      	mov	r0, r6
 800d66a:	f000 f977 	bl	800d95c <_Bfree>
 800d66e:	e698      	b.n	800d3a2 <_dtoa_r+0x5e2>
 800d670:	2400      	movs	r4, #0
 800d672:	4627      	mov	r7, r4
 800d674:	e7e0      	b.n	800d638 <_dtoa_r+0x878>
 800d676:	46bb      	mov	fp, r7
 800d678:	4604      	mov	r4, r0
 800d67a:	4607      	mov	r7, r0
 800d67c:	e5ba      	b.n	800d1f4 <_dtoa_r+0x434>
 800d67e:	9b08      	ldr	r3, [sp, #32]
 800d680:	46ca      	mov	sl, r9
 800d682:	2b00      	cmp	r3, #0
 800d684:	f000 8100 	beq.w	800d888 <_dtoa_r+0xac8>
 800d688:	f1b8 0f00 	cmp.w	r8, #0
 800d68c:	dd05      	ble.n	800d69a <_dtoa_r+0x8da>
 800d68e:	4639      	mov	r1, r7
 800d690:	4642      	mov	r2, r8
 800d692:	4630      	mov	r0, r6
 800d694:	f000 fb34 	bl	800dd00 <__lshift>
 800d698:	4607      	mov	r7, r0
 800d69a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d05d      	beq.n	800d75c <_dtoa_r+0x99c>
 800d6a0:	6879      	ldr	r1, [r7, #4]
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	f000 f91a 	bl	800d8dc <_Balloc>
 800d6a8:	4680      	mov	r8, r0
 800d6aa:	b928      	cbnz	r0, 800d6b8 <_dtoa_r+0x8f8>
 800d6ac:	4b82      	ldr	r3, [pc, #520]	; (800d8b8 <_dtoa_r+0xaf8>)
 800d6ae:	4602      	mov	r2, r0
 800d6b0:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d6b4:	f7ff bb9a 	b.w	800cdec <_dtoa_r+0x2c>
 800d6b8:	693a      	ldr	r2, [r7, #16]
 800d6ba:	3202      	adds	r2, #2
 800d6bc:	0092      	lsls	r2, r2, #2
 800d6be:	f107 010c 	add.w	r1, r7, #12
 800d6c2:	300c      	adds	r0, #12
 800d6c4:	f7fe fe96 	bl	800c3f4 <memcpy>
 800d6c8:	2201      	movs	r2, #1
 800d6ca:	4641      	mov	r1, r8
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	f000 fb17 	bl	800dd00 <__lshift>
 800d6d2:	9b00      	ldr	r3, [sp, #0]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	9305      	str	r3, [sp, #20]
 800d6d8:	9b00      	ldr	r3, [sp, #0]
 800d6da:	4453      	add	r3, sl
 800d6dc:	9309      	str	r3, [sp, #36]	; 0x24
 800d6de:	9b02      	ldr	r3, [sp, #8]
 800d6e0:	f003 0301 	and.w	r3, r3, #1
 800d6e4:	46b9      	mov	r9, r7
 800d6e6:	9308      	str	r3, [sp, #32]
 800d6e8:	4607      	mov	r7, r0
 800d6ea:	9b05      	ldr	r3, [sp, #20]
 800d6ec:	4621      	mov	r1, r4
 800d6ee:	3b01      	subs	r3, #1
 800d6f0:	4628      	mov	r0, r5
 800d6f2:	9302      	str	r3, [sp, #8]
 800d6f4:	f7ff fad6 	bl	800cca4 <quorem>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	3330      	adds	r3, #48	; 0x30
 800d6fc:	9006      	str	r0, [sp, #24]
 800d6fe:	4649      	mov	r1, r9
 800d700:	4628      	mov	r0, r5
 800d702:	930a      	str	r3, [sp, #40]	; 0x28
 800d704:	f000 fb68 	bl	800ddd8 <__mcmp>
 800d708:	463a      	mov	r2, r7
 800d70a:	4682      	mov	sl, r0
 800d70c:	4621      	mov	r1, r4
 800d70e:	4630      	mov	r0, r6
 800d710:	f000 fb7e 	bl	800de10 <__mdiff>
 800d714:	68c2      	ldr	r2, [r0, #12]
 800d716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d718:	4680      	mov	r8, r0
 800d71a:	bb0a      	cbnz	r2, 800d760 <_dtoa_r+0x9a0>
 800d71c:	4601      	mov	r1, r0
 800d71e:	4628      	mov	r0, r5
 800d720:	f000 fb5a 	bl	800ddd8 <__mcmp>
 800d724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d726:	4602      	mov	r2, r0
 800d728:	4641      	mov	r1, r8
 800d72a:	4630      	mov	r0, r6
 800d72c:	920e      	str	r2, [sp, #56]	; 0x38
 800d72e:	930a      	str	r3, [sp, #40]	; 0x28
 800d730:	f000 f914 	bl	800d95c <_Bfree>
 800d734:	9b07      	ldr	r3, [sp, #28]
 800d736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d738:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d73c:	ea43 0102 	orr.w	r1, r3, r2
 800d740:	9b08      	ldr	r3, [sp, #32]
 800d742:	430b      	orrs	r3, r1
 800d744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d746:	d10d      	bne.n	800d764 <_dtoa_r+0x9a4>
 800d748:	2b39      	cmp	r3, #57	; 0x39
 800d74a:	d029      	beq.n	800d7a0 <_dtoa_r+0x9e0>
 800d74c:	f1ba 0f00 	cmp.w	sl, #0
 800d750:	dd01      	ble.n	800d756 <_dtoa_r+0x996>
 800d752:	9b06      	ldr	r3, [sp, #24]
 800d754:	3331      	adds	r3, #49	; 0x31
 800d756:	9a02      	ldr	r2, [sp, #8]
 800d758:	7013      	strb	r3, [r2, #0]
 800d75a:	e774      	b.n	800d646 <_dtoa_r+0x886>
 800d75c:	4638      	mov	r0, r7
 800d75e:	e7b8      	b.n	800d6d2 <_dtoa_r+0x912>
 800d760:	2201      	movs	r2, #1
 800d762:	e7e1      	b.n	800d728 <_dtoa_r+0x968>
 800d764:	f1ba 0f00 	cmp.w	sl, #0
 800d768:	db06      	blt.n	800d778 <_dtoa_r+0x9b8>
 800d76a:	9907      	ldr	r1, [sp, #28]
 800d76c:	ea41 0a0a 	orr.w	sl, r1, sl
 800d770:	9908      	ldr	r1, [sp, #32]
 800d772:	ea5a 0101 	orrs.w	r1, sl, r1
 800d776:	d120      	bne.n	800d7ba <_dtoa_r+0x9fa>
 800d778:	2a00      	cmp	r2, #0
 800d77a:	ddec      	ble.n	800d756 <_dtoa_r+0x996>
 800d77c:	4629      	mov	r1, r5
 800d77e:	2201      	movs	r2, #1
 800d780:	4630      	mov	r0, r6
 800d782:	9305      	str	r3, [sp, #20]
 800d784:	f000 fabc 	bl	800dd00 <__lshift>
 800d788:	4621      	mov	r1, r4
 800d78a:	4605      	mov	r5, r0
 800d78c:	f000 fb24 	bl	800ddd8 <__mcmp>
 800d790:	2800      	cmp	r0, #0
 800d792:	9b05      	ldr	r3, [sp, #20]
 800d794:	dc02      	bgt.n	800d79c <_dtoa_r+0x9dc>
 800d796:	d1de      	bne.n	800d756 <_dtoa_r+0x996>
 800d798:	07da      	lsls	r2, r3, #31
 800d79a:	d5dc      	bpl.n	800d756 <_dtoa_r+0x996>
 800d79c:	2b39      	cmp	r3, #57	; 0x39
 800d79e:	d1d8      	bne.n	800d752 <_dtoa_r+0x992>
 800d7a0:	9a02      	ldr	r2, [sp, #8]
 800d7a2:	2339      	movs	r3, #57	; 0x39
 800d7a4:	7013      	strb	r3, [r2, #0]
 800d7a6:	4643      	mov	r3, r8
 800d7a8:	4698      	mov	r8, r3
 800d7aa:	3b01      	subs	r3, #1
 800d7ac:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800d7b0:	2a39      	cmp	r2, #57	; 0x39
 800d7b2:	d051      	beq.n	800d858 <_dtoa_r+0xa98>
 800d7b4:	3201      	adds	r2, #1
 800d7b6:	701a      	strb	r2, [r3, #0]
 800d7b8:	e745      	b.n	800d646 <_dtoa_r+0x886>
 800d7ba:	2a00      	cmp	r2, #0
 800d7bc:	dd03      	ble.n	800d7c6 <_dtoa_r+0xa06>
 800d7be:	2b39      	cmp	r3, #57	; 0x39
 800d7c0:	d0ee      	beq.n	800d7a0 <_dtoa_r+0x9e0>
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	e7c7      	b.n	800d756 <_dtoa_r+0x996>
 800d7c6:	9a05      	ldr	r2, [sp, #20]
 800d7c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d7ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d7ce:	428a      	cmp	r2, r1
 800d7d0:	d02b      	beq.n	800d82a <_dtoa_r+0xa6a>
 800d7d2:	4629      	mov	r1, r5
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	220a      	movs	r2, #10
 800d7d8:	4630      	mov	r0, r6
 800d7da:	f000 f8e1 	bl	800d9a0 <__multadd>
 800d7de:	45b9      	cmp	r9, r7
 800d7e0:	4605      	mov	r5, r0
 800d7e2:	f04f 0300 	mov.w	r3, #0
 800d7e6:	f04f 020a 	mov.w	r2, #10
 800d7ea:	4649      	mov	r1, r9
 800d7ec:	4630      	mov	r0, r6
 800d7ee:	d107      	bne.n	800d800 <_dtoa_r+0xa40>
 800d7f0:	f000 f8d6 	bl	800d9a0 <__multadd>
 800d7f4:	4681      	mov	r9, r0
 800d7f6:	4607      	mov	r7, r0
 800d7f8:	9b05      	ldr	r3, [sp, #20]
 800d7fa:	3301      	adds	r3, #1
 800d7fc:	9305      	str	r3, [sp, #20]
 800d7fe:	e774      	b.n	800d6ea <_dtoa_r+0x92a>
 800d800:	f000 f8ce 	bl	800d9a0 <__multadd>
 800d804:	4639      	mov	r1, r7
 800d806:	4681      	mov	r9, r0
 800d808:	2300      	movs	r3, #0
 800d80a:	220a      	movs	r2, #10
 800d80c:	4630      	mov	r0, r6
 800d80e:	f000 f8c7 	bl	800d9a0 <__multadd>
 800d812:	4607      	mov	r7, r0
 800d814:	e7f0      	b.n	800d7f8 <_dtoa_r+0xa38>
 800d816:	f1ba 0f00 	cmp.w	sl, #0
 800d81a:	9a00      	ldr	r2, [sp, #0]
 800d81c:	bfcc      	ite	gt
 800d81e:	46d0      	movgt	r8, sl
 800d820:	f04f 0801 	movle.w	r8, #1
 800d824:	4490      	add	r8, r2
 800d826:	f04f 0900 	mov.w	r9, #0
 800d82a:	4629      	mov	r1, r5
 800d82c:	2201      	movs	r2, #1
 800d82e:	4630      	mov	r0, r6
 800d830:	9302      	str	r3, [sp, #8]
 800d832:	f000 fa65 	bl	800dd00 <__lshift>
 800d836:	4621      	mov	r1, r4
 800d838:	4605      	mov	r5, r0
 800d83a:	f000 facd 	bl	800ddd8 <__mcmp>
 800d83e:	2800      	cmp	r0, #0
 800d840:	dcb1      	bgt.n	800d7a6 <_dtoa_r+0x9e6>
 800d842:	d102      	bne.n	800d84a <_dtoa_r+0xa8a>
 800d844:	9b02      	ldr	r3, [sp, #8]
 800d846:	07db      	lsls	r3, r3, #31
 800d848:	d4ad      	bmi.n	800d7a6 <_dtoa_r+0x9e6>
 800d84a:	4643      	mov	r3, r8
 800d84c:	4698      	mov	r8, r3
 800d84e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d852:	2a30      	cmp	r2, #48	; 0x30
 800d854:	d0fa      	beq.n	800d84c <_dtoa_r+0xa8c>
 800d856:	e6f6      	b.n	800d646 <_dtoa_r+0x886>
 800d858:	9a00      	ldr	r2, [sp, #0]
 800d85a:	429a      	cmp	r2, r3
 800d85c:	d1a4      	bne.n	800d7a8 <_dtoa_r+0x9e8>
 800d85e:	f10b 0b01 	add.w	fp, fp, #1
 800d862:	2331      	movs	r3, #49	; 0x31
 800d864:	e778      	b.n	800d758 <_dtoa_r+0x998>
 800d866:	4b15      	ldr	r3, [pc, #84]	; (800d8bc <_dtoa_r+0xafc>)
 800d868:	f7ff bb12 	b.w	800ce90 <_dtoa_r+0xd0>
 800d86c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d86e:	2b00      	cmp	r3, #0
 800d870:	f47f aaee 	bne.w	800ce50 <_dtoa_r+0x90>
 800d874:	4b12      	ldr	r3, [pc, #72]	; (800d8c0 <_dtoa_r+0xb00>)
 800d876:	f7ff bb0b 	b.w	800ce90 <_dtoa_r+0xd0>
 800d87a:	f1ba 0f00 	cmp.w	sl, #0
 800d87e:	dc03      	bgt.n	800d888 <_dtoa_r+0xac8>
 800d880:	9b07      	ldr	r3, [sp, #28]
 800d882:	2b02      	cmp	r3, #2
 800d884:	f73f aec7 	bgt.w	800d616 <_dtoa_r+0x856>
 800d888:	f8dd 8000 	ldr.w	r8, [sp]
 800d88c:	4621      	mov	r1, r4
 800d88e:	4628      	mov	r0, r5
 800d890:	f7ff fa08 	bl	800cca4 <quorem>
 800d894:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d898:	f808 3b01 	strb.w	r3, [r8], #1
 800d89c:	9a00      	ldr	r2, [sp, #0]
 800d89e:	eba8 0202 	sub.w	r2, r8, r2
 800d8a2:	4592      	cmp	sl, r2
 800d8a4:	ddb7      	ble.n	800d816 <_dtoa_r+0xa56>
 800d8a6:	4629      	mov	r1, r5
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	220a      	movs	r2, #10
 800d8ac:	4630      	mov	r0, r6
 800d8ae:	f000 f877 	bl	800d9a0 <__multadd>
 800d8b2:	4605      	mov	r5, r0
 800d8b4:	e7ea      	b.n	800d88c <_dtoa_r+0xacc>
 800d8b6:	bf00      	nop
 800d8b8:	0800ed9b 	.word	0x0800ed9b
 800d8bc:	0800ecf4 	.word	0x0800ecf4
 800d8c0:	0800ed18 	.word	0x0800ed18

0800d8c4 <_localeconv_r>:
 800d8c4:	4800      	ldr	r0, [pc, #0]	; (800d8c8 <_localeconv_r+0x4>)
 800d8c6:	4770      	bx	lr
 800d8c8:	24000164 	.word	0x24000164

0800d8cc <malloc>:
 800d8cc:	4b02      	ldr	r3, [pc, #8]	; (800d8d8 <malloc+0xc>)
 800d8ce:	4601      	mov	r1, r0
 800d8d0:	6818      	ldr	r0, [r3, #0]
 800d8d2:	f000 bbe1 	b.w	800e098 <_malloc_r>
 800d8d6:	bf00      	nop
 800d8d8:	24000010 	.word	0x24000010

0800d8dc <_Balloc>:
 800d8dc:	b570      	push	{r4, r5, r6, lr}
 800d8de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d8e0:	4604      	mov	r4, r0
 800d8e2:	460d      	mov	r5, r1
 800d8e4:	b976      	cbnz	r6, 800d904 <_Balloc+0x28>
 800d8e6:	2010      	movs	r0, #16
 800d8e8:	f7ff fff0 	bl	800d8cc <malloc>
 800d8ec:	4602      	mov	r2, r0
 800d8ee:	6260      	str	r0, [r4, #36]	; 0x24
 800d8f0:	b920      	cbnz	r0, 800d8fc <_Balloc+0x20>
 800d8f2:	4b18      	ldr	r3, [pc, #96]	; (800d954 <_Balloc+0x78>)
 800d8f4:	4818      	ldr	r0, [pc, #96]	; (800d958 <_Balloc+0x7c>)
 800d8f6:	2166      	movs	r1, #102	; 0x66
 800d8f8:	f000 fc38 	bl	800e16c <__assert_func>
 800d8fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d900:	6006      	str	r6, [r0, #0]
 800d902:	60c6      	str	r6, [r0, #12]
 800d904:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d906:	68f3      	ldr	r3, [r6, #12]
 800d908:	b183      	cbz	r3, 800d92c <_Balloc+0x50>
 800d90a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d90c:	68db      	ldr	r3, [r3, #12]
 800d90e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d912:	b9b8      	cbnz	r0, 800d944 <_Balloc+0x68>
 800d914:	2101      	movs	r1, #1
 800d916:	fa01 f605 	lsl.w	r6, r1, r5
 800d91a:	1d72      	adds	r2, r6, #5
 800d91c:	0092      	lsls	r2, r2, #2
 800d91e:	4620      	mov	r0, r4
 800d920:	f000 fb5a 	bl	800dfd8 <_calloc_r>
 800d924:	b160      	cbz	r0, 800d940 <_Balloc+0x64>
 800d926:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d92a:	e00e      	b.n	800d94a <_Balloc+0x6e>
 800d92c:	2221      	movs	r2, #33	; 0x21
 800d92e:	2104      	movs	r1, #4
 800d930:	4620      	mov	r0, r4
 800d932:	f000 fb51 	bl	800dfd8 <_calloc_r>
 800d936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d938:	60f0      	str	r0, [r6, #12]
 800d93a:	68db      	ldr	r3, [r3, #12]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d1e4      	bne.n	800d90a <_Balloc+0x2e>
 800d940:	2000      	movs	r0, #0
 800d942:	bd70      	pop	{r4, r5, r6, pc}
 800d944:	6802      	ldr	r2, [r0, #0]
 800d946:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d94a:	2300      	movs	r3, #0
 800d94c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d950:	e7f7      	b.n	800d942 <_Balloc+0x66>
 800d952:	bf00      	nop
 800d954:	0800ed25 	.word	0x0800ed25
 800d958:	0800edac 	.word	0x0800edac

0800d95c <_Bfree>:
 800d95c:	b570      	push	{r4, r5, r6, lr}
 800d95e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d960:	4605      	mov	r5, r0
 800d962:	460c      	mov	r4, r1
 800d964:	b976      	cbnz	r6, 800d984 <_Bfree+0x28>
 800d966:	2010      	movs	r0, #16
 800d968:	f7ff ffb0 	bl	800d8cc <malloc>
 800d96c:	4602      	mov	r2, r0
 800d96e:	6268      	str	r0, [r5, #36]	; 0x24
 800d970:	b920      	cbnz	r0, 800d97c <_Bfree+0x20>
 800d972:	4b09      	ldr	r3, [pc, #36]	; (800d998 <_Bfree+0x3c>)
 800d974:	4809      	ldr	r0, [pc, #36]	; (800d99c <_Bfree+0x40>)
 800d976:	218a      	movs	r1, #138	; 0x8a
 800d978:	f000 fbf8 	bl	800e16c <__assert_func>
 800d97c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d980:	6006      	str	r6, [r0, #0]
 800d982:	60c6      	str	r6, [r0, #12]
 800d984:	b13c      	cbz	r4, 800d996 <_Bfree+0x3a>
 800d986:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d988:	6862      	ldr	r2, [r4, #4]
 800d98a:	68db      	ldr	r3, [r3, #12]
 800d98c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d990:	6021      	str	r1, [r4, #0]
 800d992:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d996:	bd70      	pop	{r4, r5, r6, pc}
 800d998:	0800ed25 	.word	0x0800ed25
 800d99c:	0800edac 	.word	0x0800edac

0800d9a0 <__multadd>:
 800d9a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9a4:	690e      	ldr	r6, [r1, #16]
 800d9a6:	4607      	mov	r7, r0
 800d9a8:	4698      	mov	r8, r3
 800d9aa:	460c      	mov	r4, r1
 800d9ac:	f101 0014 	add.w	r0, r1, #20
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	6805      	ldr	r5, [r0, #0]
 800d9b4:	b2a9      	uxth	r1, r5
 800d9b6:	fb02 8101 	mla	r1, r2, r1, r8
 800d9ba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d9be:	0c2d      	lsrs	r5, r5, #16
 800d9c0:	fb02 c505 	mla	r5, r2, r5, ip
 800d9c4:	b289      	uxth	r1, r1
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d9cc:	429e      	cmp	r6, r3
 800d9ce:	f840 1b04 	str.w	r1, [r0], #4
 800d9d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d9d6:	dcec      	bgt.n	800d9b2 <__multadd+0x12>
 800d9d8:	f1b8 0f00 	cmp.w	r8, #0
 800d9dc:	d022      	beq.n	800da24 <__multadd+0x84>
 800d9de:	68a3      	ldr	r3, [r4, #8]
 800d9e0:	42b3      	cmp	r3, r6
 800d9e2:	dc19      	bgt.n	800da18 <__multadd+0x78>
 800d9e4:	6861      	ldr	r1, [r4, #4]
 800d9e6:	4638      	mov	r0, r7
 800d9e8:	3101      	adds	r1, #1
 800d9ea:	f7ff ff77 	bl	800d8dc <_Balloc>
 800d9ee:	4605      	mov	r5, r0
 800d9f0:	b928      	cbnz	r0, 800d9fe <__multadd+0x5e>
 800d9f2:	4602      	mov	r2, r0
 800d9f4:	4b0d      	ldr	r3, [pc, #52]	; (800da2c <__multadd+0x8c>)
 800d9f6:	480e      	ldr	r0, [pc, #56]	; (800da30 <__multadd+0x90>)
 800d9f8:	21b5      	movs	r1, #181	; 0xb5
 800d9fa:	f000 fbb7 	bl	800e16c <__assert_func>
 800d9fe:	6922      	ldr	r2, [r4, #16]
 800da00:	3202      	adds	r2, #2
 800da02:	f104 010c 	add.w	r1, r4, #12
 800da06:	0092      	lsls	r2, r2, #2
 800da08:	300c      	adds	r0, #12
 800da0a:	f7fe fcf3 	bl	800c3f4 <memcpy>
 800da0e:	4621      	mov	r1, r4
 800da10:	4638      	mov	r0, r7
 800da12:	f7ff ffa3 	bl	800d95c <_Bfree>
 800da16:	462c      	mov	r4, r5
 800da18:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800da1c:	3601      	adds	r6, #1
 800da1e:	f8c3 8014 	str.w	r8, [r3, #20]
 800da22:	6126      	str	r6, [r4, #16]
 800da24:	4620      	mov	r0, r4
 800da26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da2a:	bf00      	nop
 800da2c:	0800ed9b 	.word	0x0800ed9b
 800da30:	0800edac 	.word	0x0800edac

0800da34 <__hi0bits>:
 800da34:	0c03      	lsrs	r3, r0, #16
 800da36:	041b      	lsls	r3, r3, #16
 800da38:	b9d3      	cbnz	r3, 800da70 <__hi0bits+0x3c>
 800da3a:	0400      	lsls	r0, r0, #16
 800da3c:	2310      	movs	r3, #16
 800da3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800da42:	bf04      	itt	eq
 800da44:	0200      	lsleq	r0, r0, #8
 800da46:	3308      	addeq	r3, #8
 800da48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800da4c:	bf04      	itt	eq
 800da4e:	0100      	lsleq	r0, r0, #4
 800da50:	3304      	addeq	r3, #4
 800da52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800da56:	bf04      	itt	eq
 800da58:	0080      	lsleq	r0, r0, #2
 800da5a:	3302      	addeq	r3, #2
 800da5c:	2800      	cmp	r0, #0
 800da5e:	db05      	blt.n	800da6c <__hi0bits+0x38>
 800da60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800da64:	f103 0301 	add.w	r3, r3, #1
 800da68:	bf08      	it	eq
 800da6a:	2320      	moveq	r3, #32
 800da6c:	4618      	mov	r0, r3
 800da6e:	4770      	bx	lr
 800da70:	2300      	movs	r3, #0
 800da72:	e7e4      	b.n	800da3e <__hi0bits+0xa>

0800da74 <__lo0bits>:
 800da74:	6803      	ldr	r3, [r0, #0]
 800da76:	f013 0207 	ands.w	r2, r3, #7
 800da7a:	4601      	mov	r1, r0
 800da7c:	d00b      	beq.n	800da96 <__lo0bits+0x22>
 800da7e:	07da      	lsls	r2, r3, #31
 800da80:	d424      	bmi.n	800dacc <__lo0bits+0x58>
 800da82:	0798      	lsls	r0, r3, #30
 800da84:	bf49      	itett	mi
 800da86:	085b      	lsrmi	r3, r3, #1
 800da88:	089b      	lsrpl	r3, r3, #2
 800da8a:	2001      	movmi	r0, #1
 800da8c:	600b      	strmi	r3, [r1, #0]
 800da8e:	bf5c      	itt	pl
 800da90:	600b      	strpl	r3, [r1, #0]
 800da92:	2002      	movpl	r0, #2
 800da94:	4770      	bx	lr
 800da96:	b298      	uxth	r0, r3
 800da98:	b9b0      	cbnz	r0, 800dac8 <__lo0bits+0x54>
 800da9a:	0c1b      	lsrs	r3, r3, #16
 800da9c:	2010      	movs	r0, #16
 800da9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800daa2:	bf04      	itt	eq
 800daa4:	0a1b      	lsreq	r3, r3, #8
 800daa6:	3008      	addeq	r0, #8
 800daa8:	071a      	lsls	r2, r3, #28
 800daaa:	bf04      	itt	eq
 800daac:	091b      	lsreq	r3, r3, #4
 800daae:	3004      	addeq	r0, #4
 800dab0:	079a      	lsls	r2, r3, #30
 800dab2:	bf04      	itt	eq
 800dab4:	089b      	lsreq	r3, r3, #2
 800dab6:	3002      	addeq	r0, #2
 800dab8:	07da      	lsls	r2, r3, #31
 800daba:	d403      	bmi.n	800dac4 <__lo0bits+0x50>
 800dabc:	085b      	lsrs	r3, r3, #1
 800dabe:	f100 0001 	add.w	r0, r0, #1
 800dac2:	d005      	beq.n	800dad0 <__lo0bits+0x5c>
 800dac4:	600b      	str	r3, [r1, #0]
 800dac6:	4770      	bx	lr
 800dac8:	4610      	mov	r0, r2
 800daca:	e7e8      	b.n	800da9e <__lo0bits+0x2a>
 800dacc:	2000      	movs	r0, #0
 800dace:	4770      	bx	lr
 800dad0:	2020      	movs	r0, #32
 800dad2:	4770      	bx	lr

0800dad4 <__i2b>:
 800dad4:	b510      	push	{r4, lr}
 800dad6:	460c      	mov	r4, r1
 800dad8:	2101      	movs	r1, #1
 800dada:	f7ff feff 	bl	800d8dc <_Balloc>
 800dade:	4602      	mov	r2, r0
 800dae0:	b928      	cbnz	r0, 800daee <__i2b+0x1a>
 800dae2:	4b05      	ldr	r3, [pc, #20]	; (800daf8 <__i2b+0x24>)
 800dae4:	4805      	ldr	r0, [pc, #20]	; (800dafc <__i2b+0x28>)
 800dae6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800daea:	f000 fb3f 	bl	800e16c <__assert_func>
 800daee:	2301      	movs	r3, #1
 800daf0:	6144      	str	r4, [r0, #20]
 800daf2:	6103      	str	r3, [r0, #16]
 800daf4:	bd10      	pop	{r4, pc}
 800daf6:	bf00      	nop
 800daf8:	0800ed9b 	.word	0x0800ed9b
 800dafc:	0800edac 	.word	0x0800edac

0800db00 <__multiply>:
 800db00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db04:	4614      	mov	r4, r2
 800db06:	690a      	ldr	r2, [r1, #16]
 800db08:	6923      	ldr	r3, [r4, #16]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	bfb8      	it	lt
 800db0e:	460b      	movlt	r3, r1
 800db10:	460d      	mov	r5, r1
 800db12:	bfbc      	itt	lt
 800db14:	4625      	movlt	r5, r4
 800db16:	461c      	movlt	r4, r3
 800db18:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800db1c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800db20:	68ab      	ldr	r3, [r5, #8]
 800db22:	6869      	ldr	r1, [r5, #4]
 800db24:	eb0a 0709 	add.w	r7, sl, r9
 800db28:	42bb      	cmp	r3, r7
 800db2a:	b085      	sub	sp, #20
 800db2c:	bfb8      	it	lt
 800db2e:	3101      	addlt	r1, #1
 800db30:	f7ff fed4 	bl	800d8dc <_Balloc>
 800db34:	b930      	cbnz	r0, 800db44 <__multiply+0x44>
 800db36:	4602      	mov	r2, r0
 800db38:	4b42      	ldr	r3, [pc, #264]	; (800dc44 <__multiply+0x144>)
 800db3a:	4843      	ldr	r0, [pc, #268]	; (800dc48 <__multiply+0x148>)
 800db3c:	f240 115d 	movw	r1, #349	; 0x15d
 800db40:	f000 fb14 	bl	800e16c <__assert_func>
 800db44:	f100 0614 	add.w	r6, r0, #20
 800db48:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800db4c:	4633      	mov	r3, r6
 800db4e:	2200      	movs	r2, #0
 800db50:	4543      	cmp	r3, r8
 800db52:	d31e      	bcc.n	800db92 <__multiply+0x92>
 800db54:	f105 0c14 	add.w	ip, r5, #20
 800db58:	f104 0314 	add.w	r3, r4, #20
 800db5c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800db60:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800db64:	9202      	str	r2, [sp, #8]
 800db66:	ebac 0205 	sub.w	r2, ip, r5
 800db6a:	3a15      	subs	r2, #21
 800db6c:	f022 0203 	bic.w	r2, r2, #3
 800db70:	3204      	adds	r2, #4
 800db72:	f105 0115 	add.w	r1, r5, #21
 800db76:	458c      	cmp	ip, r1
 800db78:	bf38      	it	cc
 800db7a:	2204      	movcc	r2, #4
 800db7c:	9201      	str	r2, [sp, #4]
 800db7e:	9a02      	ldr	r2, [sp, #8]
 800db80:	9303      	str	r3, [sp, #12]
 800db82:	429a      	cmp	r2, r3
 800db84:	d808      	bhi.n	800db98 <__multiply+0x98>
 800db86:	2f00      	cmp	r7, #0
 800db88:	dc55      	bgt.n	800dc36 <__multiply+0x136>
 800db8a:	6107      	str	r7, [r0, #16]
 800db8c:	b005      	add	sp, #20
 800db8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db92:	f843 2b04 	str.w	r2, [r3], #4
 800db96:	e7db      	b.n	800db50 <__multiply+0x50>
 800db98:	f8b3 a000 	ldrh.w	sl, [r3]
 800db9c:	f1ba 0f00 	cmp.w	sl, #0
 800dba0:	d020      	beq.n	800dbe4 <__multiply+0xe4>
 800dba2:	f105 0e14 	add.w	lr, r5, #20
 800dba6:	46b1      	mov	r9, r6
 800dba8:	2200      	movs	r2, #0
 800dbaa:	f85e 4b04 	ldr.w	r4, [lr], #4
 800dbae:	f8d9 b000 	ldr.w	fp, [r9]
 800dbb2:	b2a1      	uxth	r1, r4
 800dbb4:	fa1f fb8b 	uxth.w	fp, fp
 800dbb8:	fb0a b101 	mla	r1, sl, r1, fp
 800dbbc:	4411      	add	r1, r2
 800dbbe:	f8d9 2000 	ldr.w	r2, [r9]
 800dbc2:	0c24      	lsrs	r4, r4, #16
 800dbc4:	0c12      	lsrs	r2, r2, #16
 800dbc6:	fb0a 2404 	mla	r4, sl, r4, r2
 800dbca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800dbce:	b289      	uxth	r1, r1
 800dbd0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800dbd4:	45f4      	cmp	ip, lr
 800dbd6:	f849 1b04 	str.w	r1, [r9], #4
 800dbda:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800dbde:	d8e4      	bhi.n	800dbaa <__multiply+0xaa>
 800dbe0:	9901      	ldr	r1, [sp, #4]
 800dbe2:	5072      	str	r2, [r6, r1]
 800dbe4:	9a03      	ldr	r2, [sp, #12]
 800dbe6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800dbea:	3304      	adds	r3, #4
 800dbec:	f1b9 0f00 	cmp.w	r9, #0
 800dbf0:	d01f      	beq.n	800dc32 <__multiply+0x132>
 800dbf2:	6834      	ldr	r4, [r6, #0]
 800dbf4:	f105 0114 	add.w	r1, r5, #20
 800dbf8:	46b6      	mov	lr, r6
 800dbfa:	f04f 0a00 	mov.w	sl, #0
 800dbfe:	880a      	ldrh	r2, [r1, #0]
 800dc00:	f8be b002 	ldrh.w	fp, [lr, #2]
 800dc04:	fb09 b202 	mla	r2, r9, r2, fp
 800dc08:	4492      	add	sl, r2
 800dc0a:	b2a4      	uxth	r4, r4
 800dc0c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800dc10:	f84e 4b04 	str.w	r4, [lr], #4
 800dc14:	f851 4b04 	ldr.w	r4, [r1], #4
 800dc18:	f8be 2000 	ldrh.w	r2, [lr]
 800dc1c:	0c24      	lsrs	r4, r4, #16
 800dc1e:	fb09 2404 	mla	r4, r9, r4, r2
 800dc22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800dc26:	458c      	cmp	ip, r1
 800dc28:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dc2c:	d8e7      	bhi.n	800dbfe <__multiply+0xfe>
 800dc2e:	9a01      	ldr	r2, [sp, #4]
 800dc30:	50b4      	str	r4, [r6, r2]
 800dc32:	3604      	adds	r6, #4
 800dc34:	e7a3      	b.n	800db7e <__multiply+0x7e>
 800dc36:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d1a5      	bne.n	800db8a <__multiply+0x8a>
 800dc3e:	3f01      	subs	r7, #1
 800dc40:	e7a1      	b.n	800db86 <__multiply+0x86>
 800dc42:	bf00      	nop
 800dc44:	0800ed9b 	.word	0x0800ed9b
 800dc48:	0800edac 	.word	0x0800edac

0800dc4c <__pow5mult>:
 800dc4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc50:	4615      	mov	r5, r2
 800dc52:	f012 0203 	ands.w	r2, r2, #3
 800dc56:	4606      	mov	r6, r0
 800dc58:	460f      	mov	r7, r1
 800dc5a:	d007      	beq.n	800dc6c <__pow5mult+0x20>
 800dc5c:	4c25      	ldr	r4, [pc, #148]	; (800dcf4 <__pow5mult+0xa8>)
 800dc5e:	3a01      	subs	r2, #1
 800dc60:	2300      	movs	r3, #0
 800dc62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dc66:	f7ff fe9b 	bl	800d9a0 <__multadd>
 800dc6a:	4607      	mov	r7, r0
 800dc6c:	10ad      	asrs	r5, r5, #2
 800dc6e:	d03d      	beq.n	800dcec <__pow5mult+0xa0>
 800dc70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dc72:	b97c      	cbnz	r4, 800dc94 <__pow5mult+0x48>
 800dc74:	2010      	movs	r0, #16
 800dc76:	f7ff fe29 	bl	800d8cc <malloc>
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	6270      	str	r0, [r6, #36]	; 0x24
 800dc7e:	b928      	cbnz	r0, 800dc8c <__pow5mult+0x40>
 800dc80:	4b1d      	ldr	r3, [pc, #116]	; (800dcf8 <__pow5mult+0xac>)
 800dc82:	481e      	ldr	r0, [pc, #120]	; (800dcfc <__pow5mult+0xb0>)
 800dc84:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800dc88:	f000 fa70 	bl	800e16c <__assert_func>
 800dc8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc90:	6004      	str	r4, [r0, #0]
 800dc92:	60c4      	str	r4, [r0, #12]
 800dc94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dc98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc9c:	b94c      	cbnz	r4, 800dcb2 <__pow5mult+0x66>
 800dc9e:	f240 2171 	movw	r1, #625	; 0x271
 800dca2:	4630      	mov	r0, r6
 800dca4:	f7ff ff16 	bl	800dad4 <__i2b>
 800dca8:	2300      	movs	r3, #0
 800dcaa:	f8c8 0008 	str.w	r0, [r8, #8]
 800dcae:	4604      	mov	r4, r0
 800dcb0:	6003      	str	r3, [r0, #0]
 800dcb2:	f04f 0900 	mov.w	r9, #0
 800dcb6:	07eb      	lsls	r3, r5, #31
 800dcb8:	d50a      	bpl.n	800dcd0 <__pow5mult+0x84>
 800dcba:	4639      	mov	r1, r7
 800dcbc:	4622      	mov	r2, r4
 800dcbe:	4630      	mov	r0, r6
 800dcc0:	f7ff ff1e 	bl	800db00 <__multiply>
 800dcc4:	4639      	mov	r1, r7
 800dcc6:	4680      	mov	r8, r0
 800dcc8:	4630      	mov	r0, r6
 800dcca:	f7ff fe47 	bl	800d95c <_Bfree>
 800dcce:	4647      	mov	r7, r8
 800dcd0:	106d      	asrs	r5, r5, #1
 800dcd2:	d00b      	beq.n	800dcec <__pow5mult+0xa0>
 800dcd4:	6820      	ldr	r0, [r4, #0]
 800dcd6:	b938      	cbnz	r0, 800dce8 <__pow5mult+0x9c>
 800dcd8:	4622      	mov	r2, r4
 800dcda:	4621      	mov	r1, r4
 800dcdc:	4630      	mov	r0, r6
 800dcde:	f7ff ff0f 	bl	800db00 <__multiply>
 800dce2:	6020      	str	r0, [r4, #0]
 800dce4:	f8c0 9000 	str.w	r9, [r0]
 800dce8:	4604      	mov	r4, r0
 800dcea:	e7e4      	b.n	800dcb6 <__pow5mult+0x6a>
 800dcec:	4638      	mov	r0, r7
 800dcee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcf2:	bf00      	nop
 800dcf4:	0800ef00 	.word	0x0800ef00
 800dcf8:	0800ed25 	.word	0x0800ed25
 800dcfc:	0800edac 	.word	0x0800edac

0800dd00 <__lshift>:
 800dd00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd04:	460c      	mov	r4, r1
 800dd06:	6849      	ldr	r1, [r1, #4]
 800dd08:	6923      	ldr	r3, [r4, #16]
 800dd0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dd0e:	68a3      	ldr	r3, [r4, #8]
 800dd10:	4607      	mov	r7, r0
 800dd12:	4691      	mov	r9, r2
 800dd14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dd18:	f108 0601 	add.w	r6, r8, #1
 800dd1c:	42b3      	cmp	r3, r6
 800dd1e:	db0b      	blt.n	800dd38 <__lshift+0x38>
 800dd20:	4638      	mov	r0, r7
 800dd22:	f7ff fddb 	bl	800d8dc <_Balloc>
 800dd26:	4605      	mov	r5, r0
 800dd28:	b948      	cbnz	r0, 800dd3e <__lshift+0x3e>
 800dd2a:	4602      	mov	r2, r0
 800dd2c:	4b28      	ldr	r3, [pc, #160]	; (800ddd0 <__lshift+0xd0>)
 800dd2e:	4829      	ldr	r0, [pc, #164]	; (800ddd4 <__lshift+0xd4>)
 800dd30:	f240 11d9 	movw	r1, #473	; 0x1d9
 800dd34:	f000 fa1a 	bl	800e16c <__assert_func>
 800dd38:	3101      	adds	r1, #1
 800dd3a:	005b      	lsls	r3, r3, #1
 800dd3c:	e7ee      	b.n	800dd1c <__lshift+0x1c>
 800dd3e:	2300      	movs	r3, #0
 800dd40:	f100 0114 	add.w	r1, r0, #20
 800dd44:	f100 0210 	add.w	r2, r0, #16
 800dd48:	4618      	mov	r0, r3
 800dd4a:	4553      	cmp	r3, sl
 800dd4c:	db33      	blt.n	800ddb6 <__lshift+0xb6>
 800dd4e:	6920      	ldr	r0, [r4, #16]
 800dd50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dd54:	f104 0314 	add.w	r3, r4, #20
 800dd58:	f019 091f 	ands.w	r9, r9, #31
 800dd5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dd60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dd64:	d02b      	beq.n	800ddbe <__lshift+0xbe>
 800dd66:	f1c9 0e20 	rsb	lr, r9, #32
 800dd6a:	468a      	mov	sl, r1
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	6818      	ldr	r0, [r3, #0]
 800dd70:	fa00 f009 	lsl.w	r0, r0, r9
 800dd74:	4302      	orrs	r2, r0
 800dd76:	f84a 2b04 	str.w	r2, [sl], #4
 800dd7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd7e:	459c      	cmp	ip, r3
 800dd80:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd84:	d8f3      	bhi.n	800dd6e <__lshift+0x6e>
 800dd86:	ebac 0304 	sub.w	r3, ip, r4
 800dd8a:	3b15      	subs	r3, #21
 800dd8c:	f023 0303 	bic.w	r3, r3, #3
 800dd90:	3304      	adds	r3, #4
 800dd92:	f104 0015 	add.w	r0, r4, #21
 800dd96:	4584      	cmp	ip, r0
 800dd98:	bf38      	it	cc
 800dd9a:	2304      	movcc	r3, #4
 800dd9c:	50ca      	str	r2, [r1, r3]
 800dd9e:	b10a      	cbz	r2, 800dda4 <__lshift+0xa4>
 800dda0:	f108 0602 	add.w	r6, r8, #2
 800dda4:	3e01      	subs	r6, #1
 800dda6:	4638      	mov	r0, r7
 800dda8:	612e      	str	r6, [r5, #16]
 800ddaa:	4621      	mov	r1, r4
 800ddac:	f7ff fdd6 	bl	800d95c <_Bfree>
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800ddba:	3301      	adds	r3, #1
 800ddbc:	e7c5      	b.n	800dd4a <__lshift+0x4a>
 800ddbe:	3904      	subs	r1, #4
 800ddc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800ddc8:	459c      	cmp	ip, r3
 800ddca:	d8f9      	bhi.n	800ddc0 <__lshift+0xc0>
 800ddcc:	e7ea      	b.n	800dda4 <__lshift+0xa4>
 800ddce:	bf00      	nop
 800ddd0:	0800ed9b 	.word	0x0800ed9b
 800ddd4:	0800edac 	.word	0x0800edac

0800ddd8 <__mcmp>:
 800ddd8:	b530      	push	{r4, r5, lr}
 800ddda:	6902      	ldr	r2, [r0, #16]
 800dddc:	690c      	ldr	r4, [r1, #16]
 800ddde:	1b12      	subs	r2, r2, r4
 800dde0:	d10e      	bne.n	800de00 <__mcmp+0x28>
 800dde2:	f100 0314 	add.w	r3, r0, #20
 800dde6:	3114      	adds	r1, #20
 800dde8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ddec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ddf0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ddf4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ddf8:	42a5      	cmp	r5, r4
 800ddfa:	d003      	beq.n	800de04 <__mcmp+0x2c>
 800ddfc:	d305      	bcc.n	800de0a <__mcmp+0x32>
 800ddfe:	2201      	movs	r2, #1
 800de00:	4610      	mov	r0, r2
 800de02:	bd30      	pop	{r4, r5, pc}
 800de04:	4283      	cmp	r3, r0
 800de06:	d3f3      	bcc.n	800ddf0 <__mcmp+0x18>
 800de08:	e7fa      	b.n	800de00 <__mcmp+0x28>
 800de0a:	f04f 32ff 	mov.w	r2, #4294967295
 800de0e:	e7f7      	b.n	800de00 <__mcmp+0x28>

0800de10 <__mdiff>:
 800de10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de14:	460c      	mov	r4, r1
 800de16:	4606      	mov	r6, r0
 800de18:	4611      	mov	r1, r2
 800de1a:	4620      	mov	r0, r4
 800de1c:	4617      	mov	r7, r2
 800de1e:	f7ff ffdb 	bl	800ddd8 <__mcmp>
 800de22:	1e05      	subs	r5, r0, #0
 800de24:	d110      	bne.n	800de48 <__mdiff+0x38>
 800de26:	4629      	mov	r1, r5
 800de28:	4630      	mov	r0, r6
 800de2a:	f7ff fd57 	bl	800d8dc <_Balloc>
 800de2e:	b930      	cbnz	r0, 800de3e <__mdiff+0x2e>
 800de30:	4b39      	ldr	r3, [pc, #228]	; (800df18 <__mdiff+0x108>)
 800de32:	4602      	mov	r2, r0
 800de34:	f240 2132 	movw	r1, #562	; 0x232
 800de38:	4838      	ldr	r0, [pc, #224]	; (800df1c <__mdiff+0x10c>)
 800de3a:	f000 f997 	bl	800e16c <__assert_func>
 800de3e:	2301      	movs	r3, #1
 800de40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800de44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de48:	bfa4      	itt	ge
 800de4a:	463b      	movge	r3, r7
 800de4c:	4627      	movge	r7, r4
 800de4e:	4630      	mov	r0, r6
 800de50:	6879      	ldr	r1, [r7, #4]
 800de52:	bfa6      	itte	ge
 800de54:	461c      	movge	r4, r3
 800de56:	2500      	movge	r5, #0
 800de58:	2501      	movlt	r5, #1
 800de5a:	f7ff fd3f 	bl	800d8dc <_Balloc>
 800de5e:	b920      	cbnz	r0, 800de6a <__mdiff+0x5a>
 800de60:	4b2d      	ldr	r3, [pc, #180]	; (800df18 <__mdiff+0x108>)
 800de62:	4602      	mov	r2, r0
 800de64:	f44f 7110 	mov.w	r1, #576	; 0x240
 800de68:	e7e6      	b.n	800de38 <__mdiff+0x28>
 800de6a:	693e      	ldr	r6, [r7, #16]
 800de6c:	60c5      	str	r5, [r0, #12]
 800de6e:	6925      	ldr	r5, [r4, #16]
 800de70:	f107 0114 	add.w	r1, r7, #20
 800de74:	f104 0914 	add.w	r9, r4, #20
 800de78:	f100 0e14 	add.w	lr, r0, #20
 800de7c:	f107 0210 	add.w	r2, r7, #16
 800de80:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800de84:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800de88:	46f2      	mov	sl, lr
 800de8a:	2700      	movs	r7, #0
 800de8c:	f859 3b04 	ldr.w	r3, [r9], #4
 800de90:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800de94:	fa1f f883 	uxth.w	r8, r3
 800de98:	fa17 f78b 	uxtah	r7, r7, fp
 800de9c:	0c1b      	lsrs	r3, r3, #16
 800de9e:	eba7 0808 	sub.w	r8, r7, r8
 800dea2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dea6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800deaa:	fa1f f888 	uxth.w	r8, r8
 800deae:	141f      	asrs	r7, r3, #16
 800deb0:	454d      	cmp	r5, r9
 800deb2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800deb6:	f84a 3b04 	str.w	r3, [sl], #4
 800deba:	d8e7      	bhi.n	800de8c <__mdiff+0x7c>
 800debc:	1b2b      	subs	r3, r5, r4
 800debe:	3b15      	subs	r3, #21
 800dec0:	f023 0303 	bic.w	r3, r3, #3
 800dec4:	3304      	adds	r3, #4
 800dec6:	3415      	adds	r4, #21
 800dec8:	42a5      	cmp	r5, r4
 800deca:	bf38      	it	cc
 800decc:	2304      	movcc	r3, #4
 800dece:	4419      	add	r1, r3
 800ded0:	4473      	add	r3, lr
 800ded2:	469e      	mov	lr, r3
 800ded4:	460d      	mov	r5, r1
 800ded6:	4565      	cmp	r5, ip
 800ded8:	d30e      	bcc.n	800def8 <__mdiff+0xe8>
 800deda:	f10c 0203 	add.w	r2, ip, #3
 800dede:	1a52      	subs	r2, r2, r1
 800dee0:	f022 0203 	bic.w	r2, r2, #3
 800dee4:	3903      	subs	r1, #3
 800dee6:	458c      	cmp	ip, r1
 800dee8:	bf38      	it	cc
 800deea:	2200      	movcc	r2, #0
 800deec:	441a      	add	r2, r3
 800deee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800def2:	b17b      	cbz	r3, 800df14 <__mdiff+0x104>
 800def4:	6106      	str	r6, [r0, #16]
 800def6:	e7a5      	b.n	800de44 <__mdiff+0x34>
 800def8:	f855 8b04 	ldr.w	r8, [r5], #4
 800defc:	fa17 f488 	uxtah	r4, r7, r8
 800df00:	1422      	asrs	r2, r4, #16
 800df02:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800df06:	b2a4      	uxth	r4, r4
 800df08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800df0c:	f84e 4b04 	str.w	r4, [lr], #4
 800df10:	1417      	asrs	r7, r2, #16
 800df12:	e7e0      	b.n	800ded6 <__mdiff+0xc6>
 800df14:	3e01      	subs	r6, #1
 800df16:	e7ea      	b.n	800deee <__mdiff+0xde>
 800df18:	0800ed9b 	.word	0x0800ed9b
 800df1c:	0800edac 	.word	0x0800edac

0800df20 <__d2b>:
 800df20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800df24:	4689      	mov	r9, r1
 800df26:	2101      	movs	r1, #1
 800df28:	ec57 6b10 	vmov	r6, r7, d0
 800df2c:	4690      	mov	r8, r2
 800df2e:	f7ff fcd5 	bl	800d8dc <_Balloc>
 800df32:	4604      	mov	r4, r0
 800df34:	b930      	cbnz	r0, 800df44 <__d2b+0x24>
 800df36:	4602      	mov	r2, r0
 800df38:	4b25      	ldr	r3, [pc, #148]	; (800dfd0 <__d2b+0xb0>)
 800df3a:	4826      	ldr	r0, [pc, #152]	; (800dfd4 <__d2b+0xb4>)
 800df3c:	f240 310a 	movw	r1, #778	; 0x30a
 800df40:	f000 f914 	bl	800e16c <__assert_func>
 800df44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800df48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800df4c:	bb35      	cbnz	r5, 800df9c <__d2b+0x7c>
 800df4e:	2e00      	cmp	r6, #0
 800df50:	9301      	str	r3, [sp, #4]
 800df52:	d028      	beq.n	800dfa6 <__d2b+0x86>
 800df54:	4668      	mov	r0, sp
 800df56:	9600      	str	r6, [sp, #0]
 800df58:	f7ff fd8c 	bl	800da74 <__lo0bits>
 800df5c:	9900      	ldr	r1, [sp, #0]
 800df5e:	b300      	cbz	r0, 800dfa2 <__d2b+0x82>
 800df60:	9a01      	ldr	r2, [sp, #4]
 800df62:	f1c0 0320 	rsb	r3, r0, #32
 800df66:	fa02 f303 	lsl.w	r3, r2, r3
 800df6a:	430b      	orrs	r3, r1
 800df6c:	40c2      	lsrs	r2, r0
 800df6e:	6163      	str	r3, [r4, #20]
 800df70:	9201      	str	r2, [sp, #4]
 800df72:	9b01      	ldr	r3, [sp, #4]
 800df74:	61a3      	str	r3, [r4, #24]
 800df76:	2b00      	cmp	r3, #0
 800df78:	bf14      	ite	ne
 800df7a:	2202      	movne	r2, #2
 800df7c:	2201      	moveq	r2, #1
 800df7e:	6122      	str	r2, [r4, #16]
 800df80:	b1d5      	cbz	r5, 800dfb8 <__d2b+0x98>
 800df82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800df86:	4405      	add	r5, r0
 800df88:	f8c9 5000 	str.w	r5, [r9]
 800df8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800df90:	f8c8 0000 	str.w	r0, [r8]
 800df94:	4620      	mov	r0, r4
 800df96:	b003      	add	sp, #12
 800df98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dfa0:	e7d5      	b.n	800df4e <__d2b+0x2e>
 800dfa2:	6161      	str	r1, [r4, #20]
 800dfa4:	e7e5      	b.n	800df72 <__d2b+0x52>
 800dfa6:	a801      	add	r0, sp, #4
 800dfa8:	f7ff fd64 	bl	800da74 <__lo0bits>
 800dfac:	9b01      	ldr	r3, [sp, #4]
 800dfae:	6163      	str	r3, [r4, #20]
 800dfb0:	2201      	movs	r2, #1
 800dfb2:	6122      	str	r2, [r4, #16]
 800dfb4:	3020      	adds	r0, #32
 800dfb6:	e7e3      	b.n	800df80 <__d2b+0x60>
 800dfb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dfbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dfc0:	f8c9 0000 	str.w	r0, [r9]
 800dfc4:	6918      	ldr	r0, [r3, #16]
 800dfc6:	f7ff fd35 	bl	800da34 <__hi0bits>
 800dfca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dfce:	e7df      	b.n	800df90 <__d2b+0x70>
 800dfd0:	0800ed9b 	.word	0x0800ed9b
 800dfd4:	0800edac 	.word	0x0800edac

0800dfd8 <_calloc_r>:
 800dfd8:	b513      	push	{r0, r1, r4, lr}
 800dfda:	434a      	muls	r2, r1
 800dfdc:	4611      	mov	r1, r2
 800dfde:	9201      	str	r2, [sp, #4]
 800dfe0:	f000 f85a 	bl	800e098 <_malloc_r>
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	b118      	cbz	r0, 800dff0 <_calloc_r+0x18>
 800dfe8:	9a01      	ldr	r2, [sp, #4]
 800dfea:	2100      	movs	r1, #0
 800dfec:	f7fe fa10 	bl	800c410 <memset>
 800dff0:	4620      	mov	r0, r4
 800dff2:	b002      	add	sp, #8
 800dff4:	bd10      	pop	{r4, pc}
	...

0800dff8 <_free_r>:
 800dff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dffa:	2900      	cmp	r1, #0
 800dffc:	d048      	beq.n	800e090 <_free_r+0x98>
 800dffe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e002:	9001      	str	r0, [sp, #4]
 800e004:	2b00      	cmp	r3, #0
 800e006:	f1a1 0404 	sub.w	r4, r1, #4
 800e00a:	bfb8      	it	lt
 800e00c:	18e4      	addlt	r4, r4, r3
 800e00e:	f000 f8ef 	bl	800e1f0 <__malloc_lock>
 800e012:	4a20      	ldr	r2, [pc, #128]	; (800e094 <_free_r+0x9c>)
 800e014:	9801      	ldr	r0, [sp, #4]
 800e016:	6813      	ldr	r3, [r2, #0]
 800e018:	4615      	mov	r5, r2
 800e01a:	b933      	cbnz	r3, 800e02a <_free_r+0x32>
 800e01c:	6063      	str	r3, [r4, #4]
 800e01e:	6014      	str	r4, [r2, #0]
 800e020:	b003      	add	sp, #12
 800e022:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e026:	f000 b8e9 	b.w	800e1fc <__malloc_unlock>
 800e02a:	42a3      	cmp	r3, r4
 800e02c:	d90b      	bls.n	800e046 <_free_r+0x4e>
 800e02e:	6821      	ldr	r1, [r4, #0]
 800e030:	1862      	adds	r2, r4, r1
 800e032:	4293      	cmp	r3, r2
 800e034:	bf04      	itt	eq
 800e036:	681a      	ldreq	r2, [r3, #0]
 800e038:	685b      	ldreq	r3, [r3, #4]
 800e03a:	6063      	str	r3, [r4, #4]
 800e03c:	bf04      	itt	eq
 800e03e:	1852      	addeq	r2, r2, r1
 800e040:	6022      	streq	r2, [r4, #0]
 800e042:	602c      	str	r4, [r5, #0]
 800e044:	e7ec      	b.n	800e020 <_free_r+0x28>
 800e046:	461a      	mov	r2, r3
 800e048:	685b      	ldr	r3, [r3, #4]
 800e04a:	b10b      	cbz	r3, 800e050 <_free_r+0x58>
 800e04c:	42a3      	cmp	r3, r4
 800e04e:	d9fa      	bls.n	800e046 <_free_r+0x4e>
 800e050:	6811      	ldr	r1, [r2, #0]
 800e052:	1855      	adds	r5, r2, r1
 800e054:	42a5      	cmp	r5, r4
 800e056:	d10b      	bne.n	800e070 <_free_r+0x78>
 800e058:	6824      	ldr	r4, [r4, #0]
 800e05a:	4421      	add	r1, r4
 800e05c:	1854      	adds	r4, r2, r1
 800e05e:	42a3      	cmp	r3, r4
 800e060:	6011      	str	r1, [r2, #0]
 800e062:	d1dd      	bne.n	800e020 <_free_r+0x28>
 800e064:	681c      	ldr	r4, [r3, #0]
 800e066:	685b      	ldr	r3, [r3, #4]
 800e068:	6053      	str	r3, [r2, #4]
 800e06a:	4421      	add	r1, r4
 800e06c:	6011      	str	r1, [r2, #0]
 800e06e:	e7d7      	b.n	800e020 <_free_r+0x28>
 800e070:	d902      	bls.n	800e078 <_free_r+0x80>
 800e072:	230c      	movs	r3, #12
 800e074:	6003      	str	r3, [r0, #0]
 800e076:	e7d3      	b.n	800e020 <_free_r+0x28>
 800e078:	6825      	ldr	r5, [r4, #0]
 800e07a:	1961      	adds	r1, r4, r5
 800e07c:	428b      	cmp	r3, r1
 800e07e:	bf04      	itt	eq
 800e080:	6819      	ldreq	r1, [r3, #0]
 800e082:	685b      	ldreq	r3, [r3, #4]
 800e084:	6063      	str	r3, [r4, #4]
 800e086:	bf04      	itt	eq
 800e088:	1949      	addeq	r1, r1, r5
 800e08a:	6021      	streq	r1, [r4, #0]
 800e08c:	6054      	str	r4, [r2, #4]
 800e08e:	e7c7      	b.n	800e020 <_free_r+0x28>
 800e090:	b003      	add	sp, #12
 800e092:	bd30      	pop	{r4, r5, pc}
 800e094:	24000204 	.word	0x24000204

0800e098 <_malloc_r>:
 800e098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e09a:	1ccd      	adds	r5, r1, #3
 800e09c:	f025 0503 	bic.w	r5, r5, #3
 800e0a0:	3508      	adds	r5, #8
 800e0a2:	2d0c      	cmp	r5, #12
 800e0a4:	bf38      	it	cc
 800e0a6:	250c      	movcc	r5, #12
 800e0a8:	2d00      	cmp	r5, #0
 800e0aa:	4606      	mov	r6, r0
 800e0ac:	db01      	blt.n	800e0b2 <_malloc_r+0x1a>
 800e0ae:	42a9      	cmp	r1, r5
 800e0b0:	d903      	bls.n	800e0ba <_malloc_r+0x22>
 800e0b2:	230c      	movs	r3, #12
 800e0b4:	6033      	str	r3, [r6, #0]
 800e0b6:	2000      	movs	r0, #0
 800e0b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0ba:	f000 f899 	bl	800e1f0 <__malloc_lock>
 800e0be:	4921      	ldr	r1, [pc, #132]	; (800e144 <_malloc_r+0xac>)
 800e0c0:	680a      	ldr	r2, [r1, #0]
 800e0c2:	4614      	mov	r4, r2
 800e0c4:	b99c      	cbnz	r4, 800e0ee <_malloc_r+0x56>
 800e0c6:	4f20      	ldr	r7, [pc, #128]	; (800e148 <_malloc_r+0xb0>)
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	b923      	cbnz	r3, 800e0d6 <_malloc_r+0x3e>
 800e0cc:	4621      	mov	r1, r4
 800e0ce:	4630      	mov	r0, r6
 800e0d0:	f000 f83c 	bl	800e14c <_sbrk_r>
 800e0d4:	6038      	str	r0, [r7, #0]
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	4630      	mov	r0, r6
 800e0da:	f000 f837 	bl	800e14c <_sbrk_r>
 800e0de:	1c43      	adds	r3, r0, #1
 800e0e0:	d123      	bne.n	800e12a <_malloc_r+0x92>
 800e0e2:	230c      	movs	r3, #12
 800e0e4:	6033      	str	r3, [r6, #0]
 800e0e6:	4630      	mov	r0, r6
 800e0e8:	f000 f888 	bl	800e1fc <__malloc_unlock>
 800e0ec:	e7e3      	b.n	800e0b6 <_malloc_r+0x1e>
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	1b5b      	subs	r3, r3, r5
 800e0f2:	d417      	bmi.n	800e124 <_malloc_r+0x8c>
 800e0f4:	2b0b      	cmp	r3, #11
 800e0f6:	d903      	bls.n	800e100 <_malloc_r+0x68>
 800e0f8:	6023      	str	r3, [r4, #0]
 800e0fa:	441c      	add	r4, r3
 800e0fc:	6025      	str	r5, [r4, #0]
 800e0fe:	e004      	b.n	800e10a <_malloc_r+0x72>
 800e100:	6863      	ldr	r3, [r4, #4]
 800e102:	42a2      	cmp	r2, r4
 800e104:	bf0c      	ite	eq
 800e106:	600b      	streq	r3, [r1, #0]
 800e108:	6053      	strne	r3, [r2, #4]
 800e10a:	4630      	mov	r0, r6
 800e10c:	f000 f876 	bl	800e1fc <__malloc_unlock>
 800e110:	f104 000b 	add.w	r0, r4, #11
 800e114:	1d23      	adds	r3, r4, #4
 800e116:	f020 0007 	bic.w	r0, r0, #7
 800e11a:	1ac2      	subs	r2, r0, r3
 800e11c:	d0cc      	beq.n	800e0b8 <_malloc_r+0x20>
 800e11e:	1a1b      	subs	r3, r3, r0
 800e120:	50a3      	str	r3, [r4, r2]
 800e122:	e7c9      	b.n	800e0b8 <_malloc_r+0x20>
 800e124:	4622      	mov	r2, r4
 800e126:	6864      	ldr	r4, [r4, #4]
 800e128:	e7cc      	b.n	800e0c4 <_malloc_r+0x2c>
 800e12a:	1cc4      	adds	r4, r0, #3
 800e12c:	f024 0403 	bic.w	r4, r4, #3
 800e130:	42a0      	cmp	r0, r4
 800e132:	d0e3      	beq.n	800e0fc <_malloc_r+0x64>
 800e134:	1a21      	subs	r1, r4, r0
 800e136:	4630      	mov	r0, r6
 800e138:	f000 f808 	bl	800e14c <_sbrk_r>
 800e13c:	3001      	adds	r0, #1
 800e13e:	d1dd      	bne.n	800e0fc <_malloc_r+0x64>
 800e140:	e7cf      	b.n	800e0e2 <_malloc_r+0x4a>
 800e142:	bf00      	nop
 800e144:	24000204 	.word	0x24000204
 800e148:	24000208 	.word	0x24000208

0800e14c <_sbrk_r>:
 800e14c:	b538      	push	{r3, r4, r5, lr}
 800e14e:	4d06      	ldr	r5, [pc, #24]	; (800e168 <_sbrk_r+0x1c>)
 800e150:	2300      	movs	r3, #0
 800e152:	4604      	mov	r4, r0
 800e154:	4608      	mov	r0, r1
 800e156:	602b      	str	r3, [r5, #0]
 800e158:	f7f3 f960 	bl	800141c <_sbrk>
 800e15c:	1c43      	adds	r3, r0, #1
 800e15e:	d102      	bne.n	800e166 <_sbrk_r+0x1a>
 800e160:	682b      	ldr	r3, [r5, #0]
 800e162:	b103      	cbz	r3, 800e166 <_sbrk_r+0x1a>
 800e164:	6023      	str	r3, [r4, #0]
 800e166:	bd38      	pop	{r3, r4, r5, pc}
 800e168:	24000a48 	.word	0x24000a48

0800e16c <__assert_func>:
 800e16c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e16e:	4614      	mov	r4, r2
 800e170:	461a      	mov	r2, r3
 800e172:	4b09      	ldr	r3, [pc, #36]	; (800e198 <__assert_func+0x2c>)
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	4605      	mov	r5, r0
 800e178:	68d8      	ldr	r0, [r3, #12]
 800e17a:	b14c      	cbz	r4, 800e190 <__assert_func+0x24>
 800e17c:	4b07      	ldr	r3, [pc, #28]	; (800e19c <__assert_func+0x30>)
 800e17e:	9100      	str	r1, [sp, #0]
 800e180:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e184:	4906      	ldr	r1, [pc, #24]	; (800e1a0 <__assert_func+0x34>)
 800e186:	462b      	mov	r3, r5
 800e188:	f000 f80e 	bl	800e1a8 <fiprintf>
 800e18c:	f000 fa64 	bl	800e658 <abort>
 800e190:	4b04      	ldr	r3, [pc, #16]	; (800e1a4 <__assert_func+0x38>)
 800e192:	461c      	mov	r4, r3
 800e194:	e7f3      	b.n	800e17e <__assert_func+0x12>
 800e196:	bf00      	nop
 800e198:	24000010 	.word	0x24000010
 800e19c:	0800ef0c 	.word	0x0800ef0c
 800e1a0:	0800ef19 	.word	0x0800ef19
 800e1a4:	0800ef47 	.word	0x0800ef47

0800e1a8 <fiprintf>:
 800e1a8:	b40e      	push	{r1, r2, r3}
 800e1aa:	b503      	push	{r0, r1, lr}
 800e1ac:	4601      	mov	r1, r0
 800e1ae:	ab03      	add	r3, sp, #12
 800e1b0:	4805      	ldr	r0, [pc, #20]	; (800e1c8 <fiprintf+0x20>)
 800e1b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1b6:	6800      	ldr	r0, [r0, #0]
 800e1b8:	9301      	str	r3, [sp, #4]
 800e1ba:	f000 f84f 	bl	800e25c <_vfiprintf_r>
 800e1be:	b002      	add	sp, #8
 800e1c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1c4:	b003      	add	sp, #12
 800e1c6:	4770      	bx	lr
 800e1c8:	24000010 	.word	0x24000010

0800e1cc <__ascii_mbtowc>:
 800e1cc:	b082      	sub	sp, #8
 800e1ce:	b901      	cbnz	r1, 800e1d2 <__ascii_mbtowc+0x6>
 800e1d0:	a901      	add	r1, sp, #4
 800e1d2:	b142      	cbz	r2, 800e1e6 <__ascii_mbtowc+0x1a>
 800e1d4:	b14b      	cbz	r3, 800e1ea <__ascii_mbtowc+0x1e>
 800e1d6:	7813      	ldrb	r3, [r2, #0]
 800e1d8:	600b      	str	r3, [r1, #0]
 800e1da:	7812      	ldrb	r2, [r2, #0]
 800e1dc:	1e10      	subs	r0, r2, #0
 800e1de:	bf18      	it	ne
 800e1e0:	2001      	movne	r0, #1
 800e1e2:	b002      	add	sp, #8
 800e1e4:	4770      	bx	lr
 800e1e6:	4610      	mov	r0, r2
 800e1e8:	e7fb      	b.n	800e1e2 <__ascii_mbtowc+0x16>
 800e1ea:	f06f 0001 	mvn.w	r0, #1
 800e1ee:	e7f8      	b.n	800e1e2 <__ascii_mbtowc+0x16>

0800e1f0 <__malloc_lock>:
 800e1f0:	4801      	ldr	r0, [pc, #4]	; (800e1f8 <__malloc_lock+0x8>)
 800e1f2:	f000 bbf1 	b.w	800e9d8 <__retarget_lock_acquire_recursive>
 800e1f6:	bf00      	nop
 800e1f8:	24000a50 	.word	0x24000a50

0800e1fc <__malloc_unlock>:
 800e1fc:	4801      	ldr	r0, [pc, #4]	; (800e204 <__malloc_unlock+0x8>)
 800e1fe:	f000 bbec 	b.w	800e9da <__retarget_lock_release_recursive>
 800e202:	bf00      	nop
 800e204:	24000a50 	.word	0x24000a50

0800e208 <__sfputc_r>:
 800e208:	6893      	ldr	r3, [r2, #8]
 800e20a:	3b01      	subs	r3, #1
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	b410      	push	{r4}
 800e210:	6093      	str	r3, [r2, #8]
 800e212:	da08      	bge.n	800e226 <__sfputc_r+0x1e>
 800e214:	6994      	ldr	r4, [r2, #24]
 800e216:	42a3      	cmp	r3, r4
 800e218:	db01      	blt.n	800e21e <__sfputc_r+0x16>
 800e21a:	290a      	cmp	r1, #10
 800e21c:	d103      	bne.n	800e226 <__sfputc_r+0x1e>
 800e21e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e222:	f000 b94b 	b.w	800e4bc <__swbuf_r>
 800e226:	6813      	ldr	r3, [r2, #0]
 800e228:	1c58      	adds	r0, r3, #1
 800e22a:	6010      	str	r0, [r2, #0]
 800e22c:	7019      	strb	r1, [r3, #0]
 800e22e:	4608      	mov	r0, r1
 800e230:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e234:	4770      	bx	lr

0800e236 <__sfputs_r>:
 800e236:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e238:	4606      	mov	r6, r0
 800e23a:	460f      	mov	r7, r1
 800e23c:	4614      	mov	r4, r2
 800e23e:	18d5      	adds	r5, r2, r3
 800e240:	42ac      	cmp	r4, r5
 800e242:	d101      	bne.n	800e248 <__sfputs_r+0x12>
 800e244:	2000      	movs	r0, #0
 800e246:	e007      	b.n	800e258 <__sfputs_r+0x22>
 800e248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e24c:	463a      	mov	r2, r7
 800e24e:	4630      	mov	r0, r6
 800e250:	f7ff ffda 	bl	800e208 <__sfputc_r>
 800e254:	1c43      	adds	r3, r0, #1
 800e256:	d1f3      	bne.n	800e240 <__sfputs_r+0xa>
 800e258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e25c <_vfiprintf_r>:
 800e25c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e260:	460d      	mov	r5, r1
 800e262:	b09d      	sub	sp, #116	; 0x74
 800e264:	4614      	mov	r4, r2
 800e266:	4698      	mov	r8, r3
 800e268:	4606      	mov	r6, r0
 800e26a:	b118      	cbz	r0, 800e274 <_vfiprintf_r+0x18>
 800e26c:	6983      	ldr	r3, [r0, #24]
 800e26e:	b90b      	cbnz	r3, 800e274 <_vfiprintf_r+0x18>
 800e270:	f000 fb14 	bl	800e89c <__sinit>
 800e274:	4b89      	ldr	r3, [pc, #548]	; (800e49c <_vfiprintf_r+0x240>)
 800e276:	429d      	cmp	r5, r3
 800e278:	d11b      	bne.n	800e2b2 <_vfiprintf_r+0x56>
 800e27a:	6875      	ldr	r5, [r6, #4]
 800e27c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e27e:	07d9      	lsls	r1, r3, #31
 800e280:	d405      	bmi.n	800e28e <_vfiprintf_r+0x32>
 800e282:	89ab      	ldrh	r3, [r5, #12]
 800e284:	059a      	lsls	r2, r3, #22
 800e286:	d402      	bmi.n	800e28e <_vfiprintf_r+0x32>
 800e288:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e28a:	f000 fba5 	bl	800e9d8 <__retarget_lock_acquire_recursive>
 800e28e:	89ab      	ldrh	r3, [r5, #12]
 800e290:	071b      	lsls	r3, r3, #28
 800e292:	d501      	bpl.n	800e298 <_vfiprintf_r+0x3c>
 800e294:	692b      	ldr	r3, [r5, #16]
 800e296:	b9eb      	cbnz	r3, 800e2d4 <_vfiprintf_r+0x78>
 800e298:	4629      	mov	r1, r5
 800e29a:	4630      	mov	r0, r6
 800e29c:	f000 f96e 	bl	800e57c <__swsetup_r>
 800e2a0:	b1c0      	cbz	r0, 800e2d4 <_vfiprintf_r+0x78>
 800e2a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2a4:	07dc      	lsls	r4, r3, #31
 800e2a6:	d50e      	bpl.n	800e2c6 <_vfiprintf_r+0x6a>
 800e2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e2ac:	b01d      	add	sp, #116	; 0x74
 800e2ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2b2:	4b7b      	ldr	r3, [pc, #492]	; (800e4a0 <_vfiprintf_r+0x244>)
 800e2b4:	429d      	cmp	r5, r3
 800e2b6:	d101      	bne.n	800e2bc <_vfiprintf_r+0x60>
 800e2b8:	68b5      	ldr	r5, [r6, #8]
 800e2ba:	e7df      	b.n	800e27c <_vfiprintf_r+0x20>
 800e2bc:	4b79      	ldr	r3, [pc, #484]	; (800e4a4 <_vfiprintf_r+0x248>)
 800e2be:	429d      	cmp	r5, r3
 800e2c0:	bf08      	it	eq
 800e2c2:	68f5      	ldreq	r5, [r6, #12]
 800e2c4:	e7da      	b.n	800e27c <_vfiprintf_r+0x20>
 800e2c6:	89ab      	ldrh	r3, [r5, #12]
 800e2c8:	0598      	lsls	r0, r3, #22
 800e2ca:	d4ed      	bmi.n	800e2a8 <_vfiprintf_r+0x4c>
 800e2cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2ce:	f000 fb84 	bl	800e9da <__retarget_lock_release_recursive>
 800e2d2:	e7e9      	b.n	800e2a8 <_vfiprintf_r+0x4c>
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	9309      	str	r3, [sp, #36]	; 0x24
 800e2d8:	2320      	movs	r3, #32
 800e2da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2de:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2e2:	2330      	movs	r3, #48	; 0x30
 800e2e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e4a8 <_vfiprintf_r+0x24c>
 800e2e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2ec:	f04f 0901 	mov.w	r9, #1
 800e2f0:	4623      	mov	r3, r4
 800e2f2:	469a      	mov	sl, r3
 800e2f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2f8:	b10a      	cbz	r2, 800e2fe <_vfiprintf_r+0xa2>
 800e2fa:	2a25      	cmp	r2, #37	; 0x25
 800e2fc:	d1f9      	bne.n	800e2f2 <_vfiprintf_r+0x96>
 800e2fe:	ebba 0b04 	subs.w	fp, sl, r4
 800e302:	d00b      	beq.n	800e31c <_vfiprintf_r+0xc0>
 800e304:	465b      	mov	r3, fp
 800e306:	4622      	mov	r2, r4
 800e308:	4629      	mov	r1, r5
 800e30a:	4630      	mov	r0, r6
 800e30c:	f7ff ff93 	bl	800e236 <__sfputs_r>
 800e310:	3001      	adds	r0, #1
 800e312:	f000 80aa 	beq.w	800e46a <_vfiprintf_r+0x20e>
 800e316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e318:	445a      	add	r2, fp
 800e31a:	9209      	str	r2, [sp, #36]	; 0x24
 800e31c:	f89a 3000 	ldrb.w	r3, [sl]
 800e320:	2b00      	cmp	r3, #0
 800e322:	f000 80a2 	beq.w	800e46a <_vfiprintf_r+0x20e>
 800e326:	2300      	movs	r3, #0
 800e328:	f04f 32ff 	mov.w	r2, #4294967295
 800e32c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e330:	f10a 0a01 	add.w	sl, sl, #1
 800e334:	9304      	str	r3, [sp, #16]
 800e336:	9307      	str	r3, [sp, #28]
 800e338:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e33c:	931a      	str	r3, [sp, #104]	; 0x68
 800e33e:	4654      	mov	r4, sl
 800e340:	2205      	movs	r2, #5
 800e342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e346:	4858      	ldr	r0, [pc, #352]	; (800e4a8 <_vfiprintf_r+0x24c>)
 800e348:	f7f1 ffea 	bl	8000320 <memchr>
 800e34c:	9a04      	ldr	r2, [sp, #16]
 800e34e:	b9d8      	cbnz	r0, 800e388 <_vfiprintf_r+0x12c>
 800e350:	06d1      	lsls	r1, r2, #27
 800e352:	bf44      	itt	mi
 800e354:	2320      	movmi	r3, #32
 800e356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e35a:	0713      	lsls	r3, r2, #28
 800e35c:	bf44      	itt	mi
 800e35e:	232b      	movmi	r3, #43	; 0x2b
 800e360:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e364:	f89a 3000 	ldrb.w	r3, [sl]
 800e368:	2b2a      	cmp	r3, #42	; 0x2a
 800e36a:	d015      	beq.n	800e398 <_vfiprintf_r+0x13c>
 800e36c:	9a07      	ldr	r2, [sp, #28]
 800e36e:	4654      	mov	r4, sl
 800e370:	2000      	movs	r0, #0
 800e372:	f04f 0c0a 	mov.w	ip, #10
 800e376:	4621      	mov	r1, r4
 800e378:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e37c:	3b30      	subs	r3, #48	; 0x30
 800e37e:	2b09      	cmp	r3, #9
 800e380:	d94e      	bls.n	800e420 <_vfiprintf_r+0x1c4>
 800e382:	b1b0      	cbz	r0, 800e3b2 <_vfiprintf_r+0x156>
 800e384:	9207      	str	r2, [sp, #28]
 800e386:	e014      	b.n	800e3b2 <_vfiprintf_r+0x156>
 800e388:	eba0 0308 	sub.w	r3, r0, r8
 800e38c:	fa09 f303 	lsl.w	r3, r9, r3
 800e390:	4313      	orrs	r3, r2
 800e392:	9304      	str	r3, [sp, #16]
 800e394:	46a2      	mov	sl, r4
 800e396:	e7d2      	b.n	800e33e <_vfiprintf_r+0xe2>
 800e398:	9b03      	ldr	r3, [sp, #12]
 800e39a:	1d19      	adds	r1, r3, #4
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	9103      	str	r1, [sp, #12]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	bfbb      	ittet	lt
 800e3a4:	425b      	neglt	r3, r3
 800e3a6:	f042 0202 	orrlt.w	r2, r2, #2
 800e3aa:	9307      	strge	r3, [sp, #28]
 800e3ac:	9307      	strlt	r3, [sp, #28]
 800e3ae:	bfb8      	it	lt
 800e3b0:	9204      	strlt	r2, [sp, #16]
 800e3b2:	7823      	ldrb	r3, [r4, #0]
 800e3b4:	2b2e      	cmp	r3, #46	; 0x2e
 800e3b6:	d10c      	bne.n	800e3d2 <_vfiprintf_r+0x176>
 800e3b8:	7863      	ldrb	r3, [r4, #1]
 800e3ba:	2b2a      	cmp	r3, #42	; 0x2a
 800e3bc:	d135      	bne.n	800e42a <_vfiprintf_r+0x1ce>
 800e3be:	9b03      	ldr	r3, [sp, #12]
 800e3c0:	1d1a      	adds	r2, r3, #4
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	9203      	str	r2, [sp, #12]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	bfb8      	it	lt
 800e3ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3ce:	3402      	adds	r4, #2
 800e3d0:	9305      	str	r3, [sp, #20]
 800e3d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e4b8 <_vfiprintf_r+0x25c>
 800e3d6:	7821      	ldrb	r1, [r4, #0]
 800e3d8:	2203      	movs	r2, #3
 800e3da:	4650      	mov	r0, sl
 800e3dc:	f7f1 ffa0 	bl	8000320 <memchr>
 800e3e0:	b140      	cbz	r0, 800e3f4 <_vfiprintf_r+0x198>
 800e3e2:	2340      	movs	r3, #64	; 0x40
 800e3e4:	eba0 000a 	sub.w	r0, r0, sl
 800e3e8:	fa03 f000 	lsl.w	r0, r3, r0
 800e3ec:	9b04      	ldr	r3, [sp, #16]
 800e3ee:	4303      	orrs	r3, r0
 800e3f0:	3401      	adds	r4, #1
 800e3f2:	9304      	str	r3, [sp, #16]
 800e3f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3f8:	482c      	ldr	r0, [pc, #176]	; (800e4ac <_vfiprintf_r+0x250>)
 800e3fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3fe:	2206      	movs	r2, #6
 800e400:	f7f1 ff8e 	bl	8000320 <memchr>
 800e404:	2800      	cmp	r0, #0
 800e406:	d03f      	beq.n	800e488 <_vfiprintf_r+0x22c>
 800e408:	4b29      	ldr	r3, [pc, #164]	; (800e4b0 <_vfiprintf_r+0x254>)
 800e40a:	bb1b      	cbnz	r3, 800e454 <_vfiprintf_r+0x1f8>
 800e40c:	9b03      	ldr	r3, [sp, #12]
 800e40e:	3307      	adds	r3, #7
 800e410:	f023 0307 	bic.w	r3, r3, #7
 800e414:	3308      	adds	r3, #8
 800e416:	9303      	str	r3, [sp, #12]
 800e418:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e41a:	443b      	add	r3, r7
 800e41c:	9309      	str	r3, [sp, #36]	; 0x24
 800e41e:	e767      	b.n	800e2f0 <_vfiprintf_r+0x94>
 800e420:	fb0c 3202 	mla	r2, ip, r2, r3
 800e424:	460c      	mov	r4, r1
 800e426:	2001      	movs	r0, #1
 800e428:	e7a5      	b.n	800e376 <_vfiprintf_r+0x11a>
 800e42a:	2300      	movs	r3, #0
 800e42c:	3401      	adds	r4, #1
 800e42e:	9305      	str	r3, [sp, #20]
 800e430:	4619      	mov	r1, r3
 800e432:	f04f 0c0a 	mov.w	ip, #10
 800e436:	4620      	mov	r0, r4
 800e438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e43c:	3a30      	subs	r2, #48	; 0x30
 800e43e:	2a09      	cmp	r2, #9
 800e440:	d903      	bls.n	800e44a <_vfiprintf_r+0x1ee>
 800e442:	2b00      	cmp	r3, #0
 800e444:	d0c5      	beq.n	800e3d2 <_vfiprintf_r+0x176>
 800e446:	9105      	str	r1, [sp, #20]
 800e448:	e7c3      	b.n	800e3d2 <_vfiprintf_r+0x176>
 800e44a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e44e:	4604      	mov	r4, r0
 800e450:	2301      	movs	r3, #1
 800e452:	e7f0      	b.n	800e436 <_vfiprintf_r+0x1da>
 800e454:	ab03      	add	r3, sp, #12
 800e456:	9300      	str	r3, [sp, #0]
 800e458:	462a      	mov	r2, r5
 800e45a:	4b16      	ldr	r3, [pc, #88]	; (800e4b4 <_vfiprintf_r+0x258>)
 800e45c:	a904      	add	r1, sp, #16
 800e45e:	4630      	mov	r0, r6
 800e460:	f7fe f86e 	bl	800c540 <_printf_float>
 800e464:	4607      	mov	r7, r0
 800e466:	1c78      	adds	r0, r7, #1
 800e468:	d1d6      	bne.n	800e418 <_vfiprintf_r+0x1bc>
 800e46a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e46c:	07d9      	lsls	r1, r3, #31
 800e46e:	d405      	bmi.n	800e47c <_vfiprintf_r+0x220>
 800e470:	89ab      	ldrh	r3, [r5, #12]
 800e472:	059a      	lsls	r2, r3, #22
 800e474:	d402      	bmi.n	800e47c <_vfiprintf_r+0x220>
 800e476:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e478:	f000 faaf 	bl	800e9da <__retarget_lock_release_recursive>
 800e47c:	89ab      	ldrh	r3, [r5, #12]
 800e47e:	065b      	lsls	r3, r3, #25
 800e480:	f53f af12 	bmi.w	800e2a8 <_vfiprintf_r+0x4c>
 800e484:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e486:	e711      	b.n	800e2ac <_vfiprintf_r+0x50>
 800e488:	ab03      	add	r3, sp, #12
 800e48a:	9300      	str	r3, [sp, #0]
 800e48c:	462a      	mov	r2, r5
 800e48e:	4b09      	ldr	r3, [pc, #36]	; (800e4b4 <_vfiprintf_r+0x258>)
 800e490:	a904      	add	r1, sp, #16
 800e492:	4630      	mov	r0, r6
 800e494:	f7fe fae0 	bl	800ca58 <_printf_i>
 800e498:	e7e4      	b.n	800e464 <_vfiprintf_r+0x208>
 800e49a:	bf00      	nop
 800e49c:	0800f084 	.word	0x0800f084
 800e4a0:	0800f0a4 	.word	0x0800f0a4
 800e4a4:	0800f064 	.word	0x0800f064
 800e4a8:	0800ef52 	.word	0x0800ef52
 800e4ac:	0800ef5c 	.word	0x0800ef5c
 800e4b0:	0800c541 	.word	0x0800c541
 800e4b4:	0800e237 	.word	0x0800e237
 800e4b8:	0800ef58 	.word	0x0800ef58

0800e4bc <__swbuf_r>:
 800e4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4be:	460e      	mov	r6, r1
 800e4c0:	4614      	mov	r4, r2
 800e4c2:	4605      	mov	r5, r0
 800e4c4:	b118      	cbz	r0, 800e4ce <__swbuf_r+0x12>
 800e4c6:	6983      	ldr	r3, [r0, #24]
 800e4c8:	b90b      	cbnz	r3, 800e4ce <__swbuf_r+0x12>
 800e4ca:	f000 f9e7 	bl	800e89c <__sinit>
 800e4ce:	4b21      	ldr	r3, [pc, #132]	; (800e554 <__swbuf_r+0x98>)
 800e4d0:	429c      	cmp	r4, r3
 800e4d2:	d12b      	bne.n	800e52c <__swbuf_r+0x70>
 800e4d4:	686c      	ldr	r4, [r5, #4]
 800e4d6:	69a3      	ldr	r3, [r4, #24]
 800e4d8:	60a3      	str	r3, [r4, #8]
 800e4da:	89a3      	ldrh	r3, [r4, #12]
 800e4dc:	071a      	lsls	r2, r3, #28
 800e4de:	d52f      	bpl.n	800e540 <__swbuf_r+0x84>
 800e4e0:	6923      	ldr	r3, [r4, #16]
 800e4e2:	b36b      	cbz	r3, 800e540 <__swbuf_r+0x84>
 800e4e4:	6923      	ldr	r3, [r4, #16]
 800e4e6:	6820      	ldr	r0, [r4, #0]
 800e4e8:	1ac0      	subs	r0, r0, r3
 800e4ea:	6963      	ldr	r3, [r4, #20]
 800e4ec:	b2f6      	uxtb	r6, r6
 800e4ee:	4283      	cmp	r3, r0
 800e4f0:	4637      	mov	r7, r6
 800e4f2:	dc04      	bgt.n	800e4fe <__swbuf_r+0x42>
 800e4f4:	4621      	mov	r1, r4
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	f000 f93c 	bl	800e774 <_fflush_r>
 800e4fc:	bb30      	cbnz	r0, 800e54c <__swbuf_r+0x90>
 800e4fe:	68a3      	ldr	r3, [r4, #8]
 800e500:	3b01      	subs	r3, #1
 800e502:	60a3      	str	r3, [r4, #8]
 800e504:	6823      	ldr	r3, [r4, #0]
 800e506:	1c5a      	adds	r2, r3, #1
 800e508:	6022      	str	r2, [r4, #0]
 800e50a:	701e      	strb	r6, [r3, #0]
 800e50c:	6963      	ldr	r3, [r4, #20]
 800e50e:	3001      	adds	r0, #1
 800e510:	4283      	cmp	r3, r0
 800e512:	d004      	beq.n	800e51e <__swbuf_r+0x62>
 800e514:	89a3      	ldrh	r3, [r4, #12]
 800e516:	07db      	lsls	r3, r3, #31
 800e518:	d506      	bpl.n	800e528 <__swbuf_r+0x6c>
 800e51a:	2e0a      	cmp	r6, #10
 800e51c:	d104      	bne.n	800e528 <__swbuf_r+0x6c>
 800e51e:	4621      	mov	r1, r4
 800e520:	4628      	mov	r0, r5
 800e522:	f000 f927 	bl	800e774 <_fflush_r>
 800e526:	b988      	cbnz	r0, 800e54c <__swbuf_r+0x90>
 800e528:	4638      	mov	r0, r7
 800e52a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e52c:	4b0a      	ldr	r3, [pc, #40]	; (800e558 <__swbuf_r+0x9c>)
 800e52e:	429c      	cmp	r4, r3
 800e530:	d101      	bne.n	800e536 <__swbuf_r+0x7a>
 800e532:	68ac      	ldr	r4, [r5, #8]
 800e534:	e7cf      	b.n	800e4d6 <__swbuf_r+0x1a>
 800e536:	4b09      	ldr	r3, [pc, #36]	; (800e55c <__swbuf_r+0xa0>)
 800e538:	429c      	cmp	r4, r3
 800e53a:	bf08      	it	eq
 800e53c:	68ec      	ldreq	r4, [r5, #12]
 800e53e:	e7ca      	b.n	800e4d6 <__swbuf_r+0x1a>
 800e540:	4621      	mov	r1, r4
 800e542:	4628      	mov	r0, r5
 800e544:	f000 f81a 	bl	800e57c <__swsetup_r>
 800e548:	2800      	cmp	r0, #0
 800e54a:	d0cb      	beq.n	800e4e4 <__swbuf_r+0x28>
 800e54c:	f04f 37ff 	mov.w	r7, #4294967295
 800e550:	e7ea      	b.n	800e528 <__swbuf_r+0x6c>
 800e552:	bf00      	nop
 800e554:	0800f084 	.word	0x0800f084
 800e558:	0800f0a4 	.word	0x0800f0a4
 800e55c:	0800f064 	.word	0x0800f064

0800e560 <__ascii_wctomb>:
 800e560:	b149      	cbz	r1, 800e576 <__ascii_wctomb+0x16>
 800e562:	2aff      	cmp	r2, #255	; 0xff
 800e564:	bf85      	ittet	hi
 800e566:	238a      	movhi	r3, #138	; 0x8a
 800e568:	6003      	strhi	r3, [r0, #0]
 800e56a:	700a      	strbls	r2, [r1, #0]
 800e56c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e570:	bf98      	it	ls
 800e572:	2001      	movls	r0, #1
 800e574:	4770      	bx	lr
 800e576:	4608      	mov	r0, r1
 800e578:	4770      	bx	lr
	...

0800e57c <__swsetup_r>:
 800e57c:	4b32      	ldr	r3, [pc, #200]	; (800e648 <__swsetup_r+0xcc>)
 800e57e:	b570      	push	{r4, r5, r6, lr}
 800e580:	681d      	ldr	r5, [r3, #0]
 800e582:	4606      	mov	r6, r0
 800e584:	460c      	mov	r4, r1
 800e586:	b125      	cbz	r5, 800e592 <__swsetup_r+0x16>
 800e588:	69ab      	ldr	r3, [r5, #24]
 800e58a:	b913      	cbnz	r3, 800e592 <__swsetup_r+0x16>
 800e58c:	4628      	mov	r0, r5
 800e58e:	f000 f985 	bl	800e89c <__sinit>
 800e592:	4b2e      	ldr	r3, [pc, #184]	; (800e64c <__swsetup_r+0xd0>)
 800e594:	429c      	cmp	r4, r3
 800e596:	d10f      	bne.n	800e5b8 <__swsetup_r+0x3c>
 800e598:	686c      	ldr	r4, [r5, #4]
 800e59a:	89a3      	ldrh	r3, [r4, #12]
 800e59c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5a0:	0719      	lsls	r1, r3, #28
 800e5a2:	d42c      	bmi.n	800e5fe <__swsetup_r+0x82>
 800e5a4:	06dd      	lsls	r5, r3, #27
 800e5a6:	d411      	bmi.n	800e5cc <__swsetup_r+0x50>
 800e5a8:	2309      	movs	r3, #9
 800e5aa:	6033      	str	r3, [r6, #0]
 800e5ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e5b0:	81a3      	strh	r3, [r4, #12]
 800e5b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e5b6:	e03e      	b.n	800e636 <__swsetup_r+0xba>
 800e5b8:	4b25      	ldr	r3, [pc, #148]	; (800e650 <__swsetup_r+0xd4>)
 800e5ba:	429c      	cmp	r4, r3
 800e5bc:	d101      	bne.n	800e5c2 <__swsetup_r+0x46>
 800e5be:	68ac      	ldr	r4, [r5, #8]
 800e5c0:	e7eb      	b.n	800e59a <__swsetup_r+0x1e>
 800e5c2:	4b24      	ldr	r3, [pc, #144]	; (800e654 <__swsetup_r+0xd8>)
 800e5c4:	429c      	cmp	r4, r3
 800e5c6:	bf08      	it	eq
 800e5c8:	68ec      	ldreq	r4, [r5, #12]
 800e5ca:	e7e6      	b.n	800e59a <__swsetup_r+0x1e>
 800e5cc:	0758      	lsls	r0, r3, #29
 800e5ce:	d512      	bpl.n	800e5f6 <__swsetup_r+0x7a>
 800e5d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e5d2:	b141      	cbz	r1, 800e5e6 <__swsetup_r+0x6a>
 800e5d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e5d8:	4299      	cmp	r1, r3
 800e5da:	d002      	beq.n	800e5e2 <__swsetup_r+0x66>
 800e5dc:	4630      	mov	r0, r6
 800e5de:	f7ff fd0b 	bl	800dff8 <_free_r>
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	6363      	str	r3, [r4, #52]	; 0x34
 800e5e6:	89a3      	ldrh	r3, [r4, #12]
 800e5e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e5ec:	81a3      	strh	r3, [r4, #12]
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	6063      	str	r3, [r4, #4]
 800e5f2:	6923      	ldr	r3, [r4, #16]
 800e5f4:	6023      	str	r3, [r4, #0]
 800e5f6:	89a3      	ldrh	r3, [r4, #12]
 800e5f8:	f043 0308 	orr.w	r3, r3, #8
 800e5fc:	81a3      	strh	r3, [r4, #12]
 800e5fe:	6923      	ldr	r3, [r4, #16]
 800e600:	b94b      	cbnz	r3, 800e616 <__swsetup_r+0x9a>
 800e602:	89a3      	ldrh	r3, [r4, #12]
 800e604:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e608:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e60c:	d003      	beq.n	800e616 <__swsetup_r+0x9a>
 800e60e:	4621      	mov	r1, r4
 800e610:	4630      	mov	r0, r6
 800e612:	f000 fa07 	bl	800ea24 <__smakebuf_r>
 800e616:	89a0      	ldrh	r0, [r4, #12]
 800e618:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e61c:	f010 0301 	ands.w	r3, r0, #1
 800e620:	d00a      	beq.n	800e638 <__swsetup_r+0xbc>
 800e622:	2300      	movs	r3, #0
 800e624:	60a3      	str	r3, [r4, #8]
 800e626:	6963      	ldr	r3, [r4, #20]
 800e628:	425b      	negs	r3, r3
 800e62a:	61a3      	str	r3, [r4, #24]
 800e62c:	6923      	ldr	r3, [r4, #16]
 800e62e:	b943      	cbnz	r3, 800e642 <__swsetup_r+0xc6>
 800e630:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e634:	d1ba      	bne.n	800e5ac <__swsetup_r+0x30>
 800e636:	bd70      	pop	{r4, r5, r6, pc}
 800e638:	0781      	lsls	r1, r0, #30
 800e63a:	bf58      	it	pl
 800e63c:	6963      	ldrpl	r3, [r4, #20]
 800e63e:	60a3      	str	r3, [r4, #8]
 800e640:	e7f4      	b.n	800e62c <__swsetup_r+0xb0>
 800e642:	2000      	movs	r0, #0
 800e644:	e7f7      	b.n	800e636 <__swsetup_r+0xba>
 800e646:	bf00      	nop
 800e648:	24000010 	.word	0x24000010
 800e64c:	0800f084 	.word	0x0800f084
 800e650:	0800f0a4 	.word	0x0800f0a4
 800e654:	0800f064 	.word	0x0800f064

0800e658 <abort>:
 800e658:	b508      	push	{r3, lr}
 800e65a:	2006      	movs	r0, #6
 800e65c:	f000 fa4a 	bl	800eaf4 <raise>
 800e660:	2001      	movs	r0, #1
 800e662:	f7f2 fe63 	bl	800132c <_exit>
	...

0800e668 <__sflush_r>:
 800e668:	898a      	ldrh	r2, [r1, #12]
 800e66a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e66e:	4605      	mov	r5, r0
 800e670:	0710      	lsls	r0, r2, #28
 800e672:	460c      	mov	r4, r1
 800e674:	d458      	bmi.n	800e728 <__sflush_r+0xc0>
 800e676:	684b      	ldr	r3, [r1, #4]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	dc05      	bgt.n	800e688 <__sflush_r+0x20>
 800e67c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e67e:	2b00      	cmp	r3, #0
 800e680:	dc02      	bgt.n	800e688 <__sflush_r+0x20>
 800e682:	2000      	movs	r0, #0
 800e684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e688:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e68a:	2e00      	cmp	r6, #0
 800e68c:	d0f9      	beq.n	800e682 <__sflush_r+0x1a>
 800e68e:	2300      	movs	r3, #0
 800e690:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e694:	682f      	ldr	r7, [r5, #0]
 800e696:	602b      	str	r3, [r5, #0]
 800e698:	d032      	beq.n	800e700 <__sflush_r+0x98>
 800e69a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e69c:	89a3      	ldrh	r3, [r4, #12]
 800e69e:	075a      	lsls	r2, r3, #29
 800e6a0:	d505      	bpl.n	800e6ae <__sflush_r+0x46>
 800e6a2:	6863      	ldr	r3, [r4, #4]
 800e6a4:	1ac0      	subs	r0, r0, r3
 800e6a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e6a8:	b10b      	cbz	r3, 800e6ae <__sflush_r+0x46>
 800e6aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e6ac:	1ac0      	subs	r0, r0, r3
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6b4:	6a21      	ldr	r1, [r4, #32]
 800e6b6:	4628      	mov	r0, r5
 800e6b8:	47b0      	blx	r6
 800e6ba:	1c43      	adds	r3, r0, #1
 800e6bc:	89a3      	ldrh	r3, [r4, #12]
 800e6be:	d106      	bne.n	800e6ce <__sflush_r+0x66>
 800e6c0:	6829      	ldr	r1, [r5, #0]
 800e6c2:	291d      	cmp	r1, #29
 800e6c4:	d82c      	bhi.n	800e720 <__sflush_r+0xb8>
 800e6c6:	4a2a      	ldr	r2, [pc, #168]	; (800e770 <__sflush_r+0x108>)
 800e6c8:	40ca      	lsrs	r2, r1
 800e6ca:	07d6      	lsls	r6, r2, #31
 800e6cc:	d528      	bpl.n	800e720 <__sflush_r+0xb8>
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	6062      	str	r2, [r4, #4]
 800e6d2:	04d9      	lsls	r1, r3, #19
 800e6d4:	6922      	ldr	r2, [r4, #16]
 800e6d6:	6022      	str	r2, [r4, #0]
 800e6d8:	d504      	bpl.n	800e6e4 <__sflush_r+0x7c>
 800e6da:	1c42      	adds	r2, r0, #1
 800e6dc:	d101      	bne.n	800e6e2 <__sflush_r+0x7a>
 800e6de:	682b      	ldr	r3, [r5, #0]
 800e6e0:	b903      	cbnz	r3, 800e6e4 <__sflush_r+0x7c>
 800e6e2:	6560      	str	r0, [r4, #84]	; 0x54
 800e6e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6e6:	602f      	str	r7, [r5, #0]
 800e6e8:	2900      	cmp	r1, #0
 800e6ea:	d0ca      	beq.n	800e682 <__sflush_r+0x1a>
 800e6ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6f0:	4299      	cmp	r1, r3
 800e6f2:	d002      	beq.n	800e6fa <__sflush_r+0x92>
 800e6f4:	4628      	mov	r0, r5
 800e6f6:	f7ff fc7f 	bl	800dff8 <_free_r>
 800e6fa:	2000      	movs	r0, #0
 800e6fc:	6360      	str	r0, [r4, #52]	; 0x34
 800e6fe:	e7c1      	b.n	800e684 <__sflush_r+0x1c>
 800e700:	6a21      	ldr	r1, [r4, #32]
 800e702:	2301      	movs	r3, #1
 800e704:	4628      	mov	r0, r5
 800e706:	47b0      	blx	r6
 800e708:	1c41      	adds	r1, r0, #1
 800e70a:	d1c7      	bne.n	800e69c <__sflush_r+0x34>
 800e70c:	682b      	ldr	r3, [r5, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d0c4      	beq.n	800e69c <__sflush_r+0x34>
 800e712:	2b1d      	cmp	r3, #29
 800e714:	d001      	beq.n	800e71a <__sflush_r+0xb2>
 800e716:	2b16      	cmp	r3, #22
 800e718:	d101      	bne.n	800e71e <__sflush_r+0xb6>
 800e71a:	602f      	str	r7, [r5, #0]
 800e71c:	e7b1      	b.n	800e682 <__sflush_r+0x1a>
 800e71e:	89a3      	ldrh	r3, [r4, #12]
 800e720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e724:	81a3      	strh	r3, [r4, #12]
 800e726:	e7ad      	b.n	800e684 <__sflush_r+0x1c>
 800e728:	690f      	ldr	r7, [r1, #16]
 800e72a:	2f00      	cmp	r7, #0
 800e72c:	d0a9      	beq.n	800e682 <__sflush_r+0x1a>
 800e72e:	0793      	lsls	r3, r2, #30
 800e730:	680e      	ldr	r6, [r1, #0]
 800e732:	bf08      	it	eq
 800e734:	694b      	ldreq	r3, [r1, #20]
 800e736:	600f      	str	r7, [r1, #0]
 800e738:	bf18      	it	ne
 800e73a:	2300      	movne	r3, #0
 800e73c:	eba6 0807 	sub.w	r8, r6, r7
 800e740:	608b      	str	r3, [r1, #8]
 800e742:	f1b8 0f00 	cmp.w	r8, #0
 800e746:	dd9c      	ble.n	800e682 <__sflush_r+0x1a>
 800e748:	6a21      	ldr	r1, [r4, #32]
 800e74a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e74c:	4643      	mov	r3, r8
 800e74e:	463a      	mov	r2, r7
 800e750:	4628      	mov	r0, r5
 800e752:	47b0      	blx	r6
 800e754:	2800      	cmp	r0, #0
 800e756:	dc06      	bgt.n	800e766 <__sflush_r+0xfe>
 800e758:	89a3      	ldrh	r3, [r4, #12]
 800e75a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e75e:	81a3      	strh	r3, [r4, #12]
 800e760:	f04f 30ff 	mov.w	r0, #4294967295
 800e764:	e78e      	b.n	800e684 <__sflush_r+0x1c>
 800e766:	4407      	add	r7, r0
 800e768:	eba8 0800 	sub.w	r8, r8, r0
 800e76c:	e7e9      	b.n	800e742 <__sflush_r+0xda>
 800e76e:	bf00      	nop
 800e770:	20400001 	.word	0x20400001

0800e774 <_fflush_r>:
 800e774:	b538      	push	{r3, r4, r5, lr}
 800e776:	690b      	ldr	r3, [r1, #16]
 800e778:	4605      	mov	r5, r0
 800e77a:	460c      	mov	r4, r1
 800e77c:	b913      	cbnz	r3, 800e784 <_fflush_r+0x10>
 800e77e:	2500      	movs	r5, #0
 800e780:	4628      	mov	r0, r5
 800e782:	bd38      	pop	{r3, r4, r5, pc}
 800e784:	b118      	cbz	r0, 800e78e <_fflush_r+0x1a>
 800e786:	6983      	ldr	r3, [r0, #24]
 800e788:	b90b      	cbnz	r3, 800e78e <_fflush_r+0x1a>
 800e78a:	f000 f887 	bl	800e89c <__sinit>
 800e78e:	4b14      	ldr	r3, [pc, #80]	; (800e7e0 <_fflush_r+0x6c>)
 800e790:	429c      	cmp	r4, r3
 800e792:	d11b      	bne.n	800e7cc <_fflush_r+0x58>
 800e794:	686c      	ldr	r4, [r5, #4]
 800e796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d0ef      	beq.n	800e77e <_fflush_r+0xa>
 800e79e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e7a0:	07d0      	lsls	r0, r2, #31
 800e7a2:	d404      	bmi.n	800e7ae <_fflush_r+0x3a>
 800e7a4:	0599      	lsls	r1, r3, #22
 800e7a6:	d402      	bmi.n	800e7ae <_fflush_r+0x3a>
 800e7a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7aa:	f000 f915 	bl	800e9d8 <__retarget_lock_acquire_recursive>
 800e7ae:	4628      	mov	r0, r5
 800e7b0:	4621      	mov	r1, r4
 800e7b2:	f7ff ff59 	bl	800e668 <__sflush_r>
 800e7b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e7b8:	07da      	lsls	r2, r3, #31
 800e7ba:	4605      	mov	r5, r0
 800e7bc:	d4e0      	bmi.n	800e780 <_fflush_r+0xc>
 800e7be:	89a3      	ldrh	r3, [r4, #12]
 800e7c0:	059b      	lsls	r3, r3, #22
 800e7c2:	d4dd      	bmi.n	800e780 <_fflush_r+0xc>
 800e7c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7c6:	f000 f908 	bl	800e9da <__retarget_lock_release_recursive>
 800e7ca:	e7d9      	b.n	800e780 <_fflush_r+0xc>
 800e7cc:	4b05      	ldr	r3, [pc, #20]	; (800e7e4 <_fflush_r+0x70>)
 800e7ce:	429c      	cmp	r4, r3
 800e7d0:	d101      	bne.n	800e7d6 <_fflush_r+0x62>
 800e7d2:	68ac      	ldr	r4, [r5, #8]
 800e7d4:	e7df      	b.n	800e796 <_fflush_r+0x22>
 800e7d6:	4b04      	ldr	r3, [pc, #16]	; (800e7e8 <_fflush_r+0x74>)
 800e7d8:	429c      	cmp	r4, r3
 800e7da:	bf08      	it	eq
 800e7dc:	68ec      	ldreq	r4, [r5, #12]
 800e7de:	e7da      	b.n	800e796 <_fflush_r+0x22>
 800e7e0:	0800f084 	.word	0x0800f084
 800e7e4:	0800f0a4 	.word	0x0800f0a4
 800e7e8:	0800f064 	.word	0x0800f064

0800e7ec <std>:
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	b510      	push	{r4, lr}
 800e7f0:	4604      	mov	r4, r0
 800e7f2:	e9c0 3300 	strd	r3, r3, [r0]
 800e7f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e7fa:	6083      	str	r3, [r0, #8]
 800e7fc:	8181      	strh	r1, [r0, #12]
 800e7fe:	6643      	str	r3, [r0, #100]	; 0x64
 800e800:	81c2      	strh	r2, [r0, #14]
 800e802:	6183      	str	r3, [r0, #24]
 800e804:	4619      	mov	r1, r3
 800e806:	2208      	movs	r2, #8
 800e808:	305c      	adds	r0, #92	; 0x5c
 800e80a:	f7fd fe01 	bl	800c410 <memset>
 800e80e:	4b05      	ldr	r3, [pc, #20]	; (800e824 <std+0x38>)
 800e810:	6263      	str	r3, [r4, #36]	; 0x24
 800e812:	4b05      	ldr	r3, [pc, #20]	; (800e828 <std+0x3c>)
 800e814:	62a3      	str	r3, [r4, #40]	; 0x28
 800e816:	4b05      	ldr	r3, [pc, #20]	; (800e82c <std+0x40>)
 800e818:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e81a:	4b05      	ldr	r3, [pc, #20]	; (800e830 <std+0x44>)
 800e81c:	6224      	str	r4, [r4, #32]
 800e81e:	6323      	str	r3, [r4, #48]	; 0x30
 800e820:	bd10      	pop	{r4, pc}
 800e822:	bf00      	nop
 800e824:	0800eb2d 	.word	0x0800eb2d
 800e828:	0800eb4f 	.word	0x0800eb4f
 800e82c:	0800eb87 	.word	0x0800eb87
 800e830:	0800ebab 	.word	0x0800ebab

0800e834 <_cleanup_r>:
 800e834:	4901      	ldr	r1, [pc, #4]	; (800e83c <_cleanup_r+0x8>)
 800e836:	f000 b8af 	b.w	800e998 <_fwalk_reent>
 800e83a:	bf00      	nop
 800e83c:	0800e775 	.word	0x0800e775

0800e840 <__sfmoreglue>:
 800e840:	b570      	push	{r4, r5, r6, lr}
 800e842:	1e4a      	subs	r2, r1, #1
 800e844:	2568      	movs	r5, #104	; 0x68
 800e846:	4355      	muls	r5, r2
 800e848:	460e      	mov	r6, r1
 800e84a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e84e:	f7ff fc23 	bl	800e098 <_malloc_r>
 800e852:	4604      	mov	r4, r0
 800e854:	b140      	cbz	r0, 800e868 <__sfmoreglue+0x28>
 800e856:	2100      	movs	r1, #0
 800e858:	e9c0 1600 	strd	r1, r6, [r0]
 800e85c:	300c      	adds	r0, #12
 800e85e:	60a0      	str	r0, [r4, #8]
 800e860:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e864:	f7fd fdd4 	bl	800c410 <memset>
 800e868:	4620      	mov	r0, r4
 800e86a:	bd70      	pop	{r4, r5, r6, pc}

0800e86c <__sfp_lock_acquire>:
 800e86c:	4801      	ldr	r0, [pc, #4]	; (800e874 <__sfp_lock_acquire+0x8>)
 800e86e:	f000 b8b3 	b.w	800e9d8 <__retarget_lock_acquire_recursive>
 800e872:	bf00      	nop
 800e874:	24000a54 	.word	0x24000a54

0800e878 <__sfp_lock_release>:
 800e878:	4801      	ldr	r0, [pc, #4]	; (800e880 <__sfp_lock_release+0x8>)
 800e87a:	f000 b8ae 	b.w	800e9da <__retarget_lock_release_recursive>
 800e87e:	bf00      	nop
 800e880:	24000a54 	.word	0x24000a54

0800e884 <__sinit_lock_acquire>:
 800e884:	4801      	ldr	r0, [pc, #4]	; (800e88c <__sinit_lock_acquire+0x8>)
 800e886:	f000 b8a7 	b.w	800e9d8 <__retarget_lock_acquire_recursive>
 800e88a:	bf00      	nop
 800e88c:	24000a4f 	.word	0x24000a4f

0800e890 <__sinit_lock_release>:
 800e890:	4801      	ldr	r0, [pc, #4]	; (800e898 <__sinit_lock_release+0x8>)
 800e892:	f000 b8a2 	b.w	800e9da <__retarget_lock_release_recursive>
 800e896:	bf00      	nop
 800e898:	24000a4f 	.word	0x24000a4f

0800e89c <__sinit>:
 800e89c:	b510      	push	{r4, lr}
 800e89e:	4604      	mov	r4, r0
 800e8a0:	f7ff fff0 	bl	800e884 <__sinit_lock_acquire>
 800e8a4:	69a3      	ldr	r3, [r4, #24]
 800e8a6:	b11b      	cbz	r3, 800e8b0 <__sinit+0x14>
 800e8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8ac:	f7ff bff0 	b.w	800e890 <__sinit_lock_release>
 800e8b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e8b4:	6523      	str	r3, [r4, #80]	; 0x50
 800e8b6:	4b13      	ldr	r3, [pc, #76]	; (800e904 <__sinit+0x68>)
 800e8b8:	4a13      	ldr	r2, [pc, #76]	; (800e908 <__sinit+0x6c>)
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	62a2      	str	r2, [r4, #40]	; 0x28
 800e8be:	42a3      	cmp	r3, r4
 800e8c0:	bf04      	itt	eq
 800e8c2:	2301      	moveq	r3, #1
 800e8c4:	61a3      	streq	r3, [r4, #24]
 800e8c6:	4620      	mov	r0, r4
 800e8c8:	f000 f820 	bl	800e90c <__sfp>
 800e8cc:	6060      	str	r0, [r4, #4]
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	f000 f81c 	bl	800e90c <__sfp>
 800e8d4:	60a0      	str	r0, [r4, #8]
 800e8d6:	4620      	mov	r0, r4
 800e8d8:	f000 f818 	bl	800e90c <__sfp>
 800e8dc:	2200      	movs	r2, #0
 800e8de:	60e0      	str	r0, [r4, #12]
 800e8e0:	2104      	movs	r1, #4
 800e8e2:	6860      	ldr	r0, [r4, #4]
 800e8e4:	f7ff ff82 	bl	800e7ec <std>
 800e8e8:	68a0      	ldr	r0, [r4, #8]
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	2109      	movs	r1, #9
 800e8ee:	f7ff ff7d 	bl	800e7ec <std>
 800e8f2:	68e0      	ldr	r0, [r4, #12]
 800e8f4:	2202      	movs	r2, #2
 800e8f6:	2112      	movs	r1, #18
 800e8f8:	f7ff ff78 	bl	800e7ec <std>
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	61a3      	str	r3, [r4, #24]
 800e900:	e7d2      	b.n	800e8a8 <__sinit+0xc>
 800e902:	bf00      	nop
 800e904:	0800ece0 	.word	0x0800ece0
 800e908:	0800e835 	.word	0x0800e835

0800e90c <__sfp>:
 800e90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e90e:	4607      	mov	r7, r0
 800e910:	f7ff ffac 	bl	800e86c <__sfp_lock_acquire>
 800e914:	4b1e      	ldr	r3, [pc, #120]	; (800e990 <__sfp+0x84>)
 800e916:	681e      	ldr	r6, [r3, #0]
 800e918:	69b3      	ldr	r3, [r6, #24]
 800e91a:	b913      	cbnz	r3, 800e922 <__sfp+0x16>
 800e91c:	4630      	mov	r0, r6
 800e91e:	f7ff ffbd 	bl	800e89c <__sinit>
 800e922:	3648      	adds	r6, #72	; 0x48
 800e924:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e928:	3b01      	subs	r3, #1
 800e92a:	d503      	bpl.n	800e934 <__sfp+0x28>
 800e92c:	6833      	ldr	r3, [r6, #0]
 800e92e:	b30b      	cbz	r3, 800e974 <__sfp+0x68>
 800e930:	6836      	ldr	r6, [r6, #0]
 800e932:	e7f7      	b.n	800e924 <__sfp+0x18>
 800e934:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e938:	b9d5      	cbnz	r5, 800e970 <__sfp+0x64>
 800e93a:	4b16      	ldr	r3, [pc, #88]	; (800e994 <__sfp+0x88>)
 800e93c:	60e3      	str	r3, [r4, #12]
 800e93e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e942:	6665      	str	r5, [r4, #100]	; 0x64
 800e944:	f000 f847 	bl	800e9d6 <__retarget_lock_init_recursive>
 800e948:	f7ff ff96 	bl	800e878 <__sfp_lock_release>
 800e94c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e950:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e954:	6025      	str	r5, [r4, #0]
 800e956:	61a5      	str	r5, [r4, #24]
 800e958:	2208      	movs	r2, #8
 800e95a:	4629      	mov	r1, r5
 800e95c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e960:	f7fd fd56 	bl	800c410 <memset>
 800e964:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e968:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e96c:	4620      	mov	r0, r4
 800e96e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e970:	3468      	adds	r4, #104	; 0x68
 800e972:	e7d9      	b.n	800e928 <__sfp+0x1c>
 800e974:	2104      	movs	r1, #4
 800e976:	4638      	mov	r0, r7
 800e978:	f7ff ff62 	bl	800e840 <__sfmoreglue>
 800e97c:	4604      	mov	r4, r0
 800e97e:	6030      	str	r0, [r6, #0]
 800e980:	2800      	cmp	r0, #0
 800e982:	d1d5      	bne.n	800e930 <__sfp+0x24>
 800e984:	f7ff ff78 	bl	800e878 <__sfp_lock_release>
 800e988:	230c      	movs	r3, #12
 800e98a:	603b      	str	r3, [r7, #0]
 800e98c:	e7ee      	b.n	800e96c <__sfp+0x60>
 800e98e:	bf00      	nop
 800e990:	0800ece0 	.word	0x0800ece0
 800e994:	ffff0001 	.word	0xffff0001

0800e998 <_fwalk_reent>:
 800e998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e99c:	4606      	mov	r6, r0
 800e99e:	4688      	mov	r8, r1
 800e9a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e9a4:	2700      	movs	r7, #0
 800e9a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e9aa:	f1b9 0901 	subs.w	r9, r9, #1
 800e9ae:	d505      	bpl.n	800e9bc <_fwalk_reent+0x24>
 800e9b0:	6824      	ldr	r4, [r4, #0]
 800e9b2:	2c00      	cmp	r4, #0
 800e9b4:	d1f7      	bne.n	800e9a6 <_fwalk_reent+0xe>
 800e9b6:	4638      	mov	r0, r7
 800e9b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9bc:	89ab      	ldrh	r3, [r5, #12]
 800e9be:	2b01      	cmp	r3, #1
 800e9c0:	d907      	bls.n	800e9d2 <_fwalk_reent+0x3a>
 800e9c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	d003      	beq.n	800e9d2 <_fwalk_reent+0x3a>
 800e9ca:	4629      	mov	r1, r5
 800e9cc:	4630      	mov	r0, r6
 800e9ce:	47c0      	blx	r8
 800e9d0:	4307      	orrs	r7, r0
 800e9d2:	3568      	adds	r5, #104	; 0x68
 800e9d4:	e7e9      	b.n	800e9aa <_fwalk_reent+0x12>

0800e9d6 <__retarget_lock_init_recursive>:
 800e9d6:	4770      	bx	lr

0800e9d8 <__retarget_lock_acquire_recursive>:
 800e9d8:	4770      	bx	lr

0800e9da <__retarget_lock_release_recursive>:
 800e9da:	4770      	bx	lr

0800e9dc <__swhatbuf_r>:
 800e9dc:	b570      	push	{r4, r5, r6, lr}
 800e9de:	460e      	mov	r6, r1
 800e9e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9e4:	2900      	cmp	r1, #0
 800e9e6:	b096      	sub	sp, #88	; 0x58
 800e9e8:	4614      	mov	r4, r2
 800e9ea:	461d      	mov	r5, r3
 800e9ec:	da07      	bge.n	800e9fe <__swhatbuf_r+0x22>
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	602b      	str	r3, [r5, #0]
 800e9f2:	89b3      	ldrh	r3, [r6, #12]
 800e9f4:	061a      	lsls	r2, r3, #24
 800e9f6:	d410      	bmi.n	800ea1a <__swhatbuf_r+0x3e>
 800e9f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e9fc:	e00e      	b.n	800ea1c <__swhatbuf_r+0x40>
 800e9fe:	466a      	mov	r2, sp
 800ea00:	f000 f8fa 	bl	800ebf8 <_fstat_r>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	dbf2      	blt.n	800e9ee <__swhatbuf_r+0x12>
 800ea08:	9a01      	ldr	r2, [sp, #4]
 800ea0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ea0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ea12:	425a      	negs	r2, r3
 800ea14:	415a      	adcs	r2, r3
 800ea16:	602a      	str	r2, [r5, #0]
 800ea18:	e7ee      	b.n	800e9f8 <__swhatbuf_r+0x1c>
 800ea1a:	2340      	movs	r3, #64	; 0x40
 800ea1c:	2000      	movs	r0, #0
 800ea1e:	6023      	str	r3, [r4, #0]
 800ea20:	b016      	add	sp, #88	; 0x58
 800ea22:	bd70      	pop	{r4, r5, r6, pc}

0800ea24 <__smakebuf_r>:
 800ea24:	898b      	ldrh	r3, [r1, #12]
 800ea26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ea28:	079d      	lsls	r5, r3, #30
 800ea2a:	4606      	mov	r6, r0
 800ea2c:	460c      	mov	r4, r1
 800ea2e:	d507      	bpl.n	800ea40 <__smakebuf_r+0x1c>
 800ea30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ea34:	6023      	str	r3, [r4, #0]
 800ea36:	6123      	str	r3, [r4, #16]
 800ea38:	2301      	movs	r3, #1
 800ea3a:	6163      	str	r3, [r4, #20]
 800ea3c:	b002      	add	sp, #8
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}
 800ea40:	ab01      	add	r3, sp, #4
 800ea42:	466a      	mov	r2, sp
 800ea44:	f7ff ffca 	bl	800e9dc <__swhatbuf_r>
 800ea48:	9900      	ldr	r1, [sp, #0]
 800ea4a:	4605      	mov	r5, r0
 800ea4c:	4630      	mov	r0, r6
 800ea4e:	f7ff fb23 	bl	800e098 <_malloc_r>
 800ea52:	b948      	cbnz	r0, 800ea68 <__smakebuf_r+0x44>
 800ea54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea58:	059a      	lsls	r2, r3, #22
 800ea5a:	d4ef      	bmi.n	800ea3c <__smakebuf_r+0x18>
 800ea5c:	f023 0303 	bic.w	r3, r3, #3
 800ea60:	f043 0302 	orr.w	r3, r3, #2
 800ea64:	81a3      	strh	r3, [r4, #12]
 800ea66:	e7e3      	b.n	800ea30 <__smakebuf_r+0xc>
 800ea68:	4b0d      	ldr	r3, [pc, #52]	; (800eaa0 <__smakebuf_r+0x7c>)
 800ea6a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ea6c:	89a3      	ldrh	r3, [r4, #12]
 800ea6e:	6020      	str	r0, [r4, #0]
 800ea70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea74:	81a3      	strh	r3, [r4, #12]
 800ea76:	9b00      	ldr	r3, [sp, #0]
 800ea78:	6163      	str	r3, [r4, #20]
 800ea7a:	9b01      	ldr	r3, [sp, #4]
 800ea7c:	6120      	str	r0, [r4, #16]
 800ea7e:	b15b      	cbz	r3, 800ea98 <__smakebuf_r+0x74>
 800ea80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea84:	4630      	mov	r0, r6
 800ea86:	f000 f8c9 	bl	800ec1c <_isatty_r>
 800ea8a:	b128      	cbz	r0, 800ea98 <__smakebuf_r+0x74>
 800ea8c:	89a3      	ldrh	r3, [r4, #12]
 800ea8e:	f023 0303 	bic.w	r3, r3, #3
 800ea92:	f043 0301 	orr.w	r3, r3, #1
 800ea96:	81a3      	strh	r3, [r4, #12]
 800ea98:	89a0      	ldrh	r0, [r4, #12]
 800ea9a:	4305      	orrs	r5, r0
 800ea9c:	81a5      	strh	r5, [r4, #12]
 800ea9e:	e7cd      	b.n	800ea3c <__smakebuf_r+0x18>
 800eaa0:	0800e835 	.word	0x0800e835

0800eaa4 <_raise_r>:
 800eaa4:	291f      	cmp	r1, #31
 800eaa6:	b538      	push	{r3, r4, r5, lr}
 800eaa8:	4604      	mov	r4, r0
 800eaaa:	460d      	mov	r5, r1
 800eaac:	d904      	bls.n	800eab8 <_raise_r+0x14>
 800eaae:	2316      	movs	r3, #22
 800eab0:	6003      	str	r3, [r0, #0]
 800eab2:	f04f 30ff 	mov.w	r0, #4294967295
 800eab6:	bd38      	pop	{r3, r4, r5, pc}
 800eab8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800eaba:	b112      	cbz	r2, 800eac2 <_raise_r+0x1e>
 800eabc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eac0:	b94b      	cbnz	r3, 800ead6 <_raise_r+0x32>
 800eac2:	4620      	mov	r0, r4
 800eac4:	f000 f830 	bl	800eb28 <_getpid_r>
 800eac8:	462a      	mov	r2, r5
 800eaca:	4601      	mov	r1, r0
 800eacc:	4620      	mov	r0, r4
 800eace:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ead2:	f000 b817 	b.w	800eb04 <_kill_r>
 800ead6:	2b01      	cmp	r3, #1
 800ead8:	d00a      	beq.n	800eaf0 <_raise_r+0x4c>
 800eada:	1c59      	adds	r1, r3, #1
 800eadc:	d103      	bne.n	800eae6 <_raise_r+0x42>
 800eade:	2316      	movs	r3, #22
 800eae0:	6003      	str	r3, [r0, #0]
 800eae2:	2001      	movs	r0, #1
 800eae4:	e7e7      	b.n	800eab6 <_raise_r+0x12>
 800eae6:	2400      	movs	r4, #0
 800eae8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eaec:	4628      	mov	r0, r5
 800eaee:	4798      	blx	r3
 800eaf0:	2000      	movs	r0, #0
 800eaf2:	e7e0      	b.n	800eab6 <_raise_r+0x12>

0800eaf4 <raise>:
 800eaf4:	4b02      	ldr	r3, [pc, #8]	; (800eb00 <raise+0xc>)
 800eaf6:	4601      	mov	r1, r0
 800eaf8:	6818      	ldr	r0, [r3, #0]
 800eafa:	f7ff bfd3 	b.w	800eaa4 <_raise_r>
 800eafe:	bf00      	nop
 800eb00:	24000010 	.word	0x24000010

0800eb04 <_kill_r>:
 800eb04:	b538      	push	{r3, r4, r5, lr}
 800eb06:	4d07      	ldr	r5, [pc, #28]	; (800eb24 <_kill_r+0x20>)
 800eb08:	2300      	movs	r3, #0
 800eb0a:	4604      	mov	r4, r0
 800eb0c:	4608      	mov	r0, r1
 800eb0e:	4611      	mov	r1, r2
 800eb10:	602b      	str	r3, [r5, #0]
 800eb12:	f7f2 fbfb 	bl	800130c <_kill>
 800eb16:	1c43      	adds	r3, r0, #1
 800eb18:	d102      	bne.n	800eb20 <_kill_r+0x1c>
 800eb1a:	682b      	ldr	r3, [r5, #0]
 800eb1c:	b103      	cbz	r3, 800eb20 <_kill_r+0x1c>
 800eb1e:	6023      	str	r3, [r4, #0]
 800eb20:	bd38      	pop	{r3, r4, r5, pc}
 800eb22:	bf00      	nop
 800eb24:	24000a48 	.word	0x24000a48

0800eb28 <_getpid_r>:
 800eb28:	f7f2 bbe8 	b.w	80012fc <_getpid>

0800eb2c <__sread>:
 800eb2c:	b510      	push	{r4, lr}
 800eb2e:	460c      	mov	r4, r1
 800eb30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb34:	f000 f894 	bl	800ec60 <_read_r>
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	bfab      	itete	ge
 800eb3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eb3e:	89a3      	ldrhlt	r3, [r4, #12]
 800eb40:	181b      	addge	r3, r3, r0
 800eb42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eb46:	bfac      	ite	ge
 800eb48:	6563      	strge	r3, [r4, #84]	; 0x54
 800eb4a:	81a3      	strhlt	r3, [r4, #12]
 800eb4c:	bd10      	pop	{r4, pc}

0800eb4e <__swrite>:
 800eb4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb52:	461f      	mov	r7, r3
 800eb54:	898b      	ldrh	r3, [r1, #12]
 800eb56:	05db      	lsls	r3, r3, #23
 800eb58:	4605      	mov	r5, r0
 800eb5a:	460c      	mov	r4, r1
 800eb5c:	4616      	mov	r6, r2
 800eb5e:	d505      	bpl.n	800eb6c <__swrite+0x1e>
 800eb60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb64:	2302      	movs	r3, #2
 800eb66:	2200      	movs	r2, #0
 800eb68:	f000 f868 	bl	800ec3c <_lseek_r>
 800eb6c:	89a3      	ldrh	r3, [r4, #12]
 800eb6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb76:	81a3      	strh	r3, [r4, #12]
 800eb78:	4632      	mov	r2, r6
 800eb7a:	463b      	mov	r3, r7
 800eb7c:	4628      	mov	r0, r5
 800eb7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb82:	f000 b817 	b.w	800ebb4 <_write_r>

0800eb86 <__sseek>:
 800eb86:	b510      	push	{r4, lr}
 800eb88:	460c      	mov	r4, r1
 800eb8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb8e:	f000 f855 	bl	800ec3c <_lseek_r>
 800eb92:	1c43      	adds	r3, r0, #1
 800eb94:	89a3      	ldrh	r3, [r4, #12]
 800eb96:	bf15      	itete	ne
 800eb98:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eba2:	81a3      	strheq	r3, [r4, #12]
 800eba4:	bf18      	it	ne
 800eba6:	81a3      	strhne	r3, [r4, #12]
 800eba8:	bd10      	pop	{r4, pc}

0800ebaa <__sclose>:
 800ebaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebae:	f000 b813 	b.w	800ebd8 <_close_r>
	...

0800ebb4 <_write_r>:
 800ebb4:	b538      	push	{r3, r4, r5, lr}
 800ebb6:	4d07      	ldr	r5, [pc, #28]	; (800ebd4 <_write_r+0x20>)
 800ebb8:	4604      	mov	r4, r0
 800ebba:	4608      	mov	r0, r1
 800ebbc:	4611      	mov	r1, r2
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	602a      	str	r2, [r5, #0]
 800ebc2:	461a      	mov	r2, r3
 800ebc4:	f7f2 fbd9 	bl	800137a <_write>
 800ebc8:	1c43      	adds	r3, r0, #1
 800ebca:	d102      	bne.n	800ebd2 <_write_r+0x1e>
 800ebcc:	682b      	ldr	r3, [r5, #0]
 800ebce:	b103      	cbz	r3, 800ebd2 <_write_r+0x1e>
 800ebd0:	6023      	str	r3, [r4, #0]
 800ebd2:	bd38      	pop	{r3, r4, r5, pc}
 800ebd4:	24000a48 	.word	0x24000a48

0800ebd8 <_close_r>:
 800ebd8:	b538      	push	{r3, r4, r5, lr}
 800ebda:	4d06      	ldr	r5, [pc, #24]	; (800ebf4 <_close_r+0x1c>)
 800ebdc:	2300      	movs	r3, #0
 800ebde:	4604      	mov	r4, r0
 800ebe0:	4608      	mov	r0, r1
 800ebe2:	602b      	str	r3, [r5, #0]
 800ebe4:	f7f2 fbe5 	bl	80013b2 <_close>
 800ebe8:	1c43      	adds	r3, r0, #1
 800ebea:	d102      	bne.n	800ebf2 <_close_r+0x1a>
 800ebec:	682b      	ldr	r3, [r5, #0]
 800ebee:	b103      	cbz	r3, 800ebf2 <_close_r+0x1a>
 800ebf0:	6023      	str	r3, [r4, #0]
 800ebf2:	bd38      	pop	{r3, r4, r5, pc}
 800ebf4:	24000a48 	.word	0x24000a48

0800ebf8 <_fstat_r>:
 800ebf8:	b538      	push	{r3, r4, r5, lr}
 800ebfa:	4d07      	ldr	r5, [pc, #28]	; (800ec18 <_fstat_r+0x20>)
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	4604      	mov	r4, r0
 800ec00:	4608      	mov	r0, r1
 800ec02:	4611      	mov	r1, r2
 800ec04:	602b      	str	r3, [r5, #0]
 800ec06:	f7f2 fbe0 	bl	80013ca <_fstat>
 800ec0a:	1c43      	adds	r3, r0, #1
 800ec0c:	d102      	bne.n	800ec14 <_fstat_r+0x1c>
 800ec0e:	682b      	ldr	r3, [r5, #0]
 800ec10:	b103      	cbz	r3, 800ec14 <_fstat_r+0x1c>
 800ec12:	6023      	str	r3, [r4, #0]
 800ec14:	bd38      	pop	{r3, r4, r5, pc}
 800ec16:	bf00      	nop
 800ec18:	24000a48 	.word	0x24000a48

0800ec1c <_isatty_r>:
 800ec1c:	b538      	push	{r3, r4, r5, lr}
 800ec1e:	4d06      	ldr	r5, [pc, #24]	; (800ec38 <_isatty_r+0x1c>)
 800ec20:	2300      	movs	r3, #0
 800ec22:	4604      	mov	r4, r0
 800ec24:	4608      	mov	r0, r1
 800ec26:	602b      	str	r3, [r5, #0]
 800ec28:	f7f2 fbdf 	bl	80013ea <_isatty>
 800ec2c:	1c43      	adds	r3, r0, #1
 800ec2e:	d102      	bne.n	800ec36 <_isatty_r+0x1a>
 800ec30:	682b      	ldr	r3, [r5, #0]
 800ec32:	b103      	cbz	r3, 800ec36 <_isatty_r+0x1a>
 800ec34:	6023      	str	r3, [r4, #0]
 800ec36:	bd38      	pop	{r3, r4, r5, pc}
 800ec38:	24000a48 	.word	0x24000a48

0800ec3c <_lseek_r>:
 800ec3c:	b538      	push	{r3, r4, r5, lr}
 800ec3e:	4d07      	ldr	r5, [pc, #28]	; (800ec5c <_lseek_r+0x20>)
 800ec40:	4604      	mov	r4, r0
 800ec42:	4608      	mov	r0, r1
 800ec44:	4611      	mov	r1, r2
 800ec46:	2200      	movs	r2, #0
 800ec48:	602a      	str	r2, [r5, #0]
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	f7f2 fbd8 	bl	8001400 <_lseek>
 800ec50:	1c43      	adds	r3, r0, #1
 800ec52:	d102      	bne.n	800ec5a <_lseek_r+0x1e>
 800ec54:	682b      	ldr	r3, [r5, #0]
 800ec56:	b103      	cbz	r3, 800ec5a <_lseek_r+0x1e>
 800ec58:	6023      	str	r3, [r4, #0]
 800ec5a:	bd38      	pop	{r3, r4, r5, pc}
 800ec5c:	24000a48 	.word	0x24000a48

0800ec60 <_read_r>:
 800ec60:	b538      	push	{r3, r4, r5, lr}
 800ec62:	4d07      	ldr	r5, [pc, #28]	; (800ec80 <_read_r+0x20>)
 800ec64:	4604      	mov	r4, r0
 800ec66:	4608      	mov	r0, r1
 800ec68:	4611      	mov	r1, r2
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	602a      	str	r2, [r5, #0]
 800ec6e:	461a      	mov	r2, r3
 800ec70:	f7f2 fb66 	bl	8001340 <_read>
 800ec74:	1c43      	adds	r3, r0, #1
 800ec76:	d102      	bne.n	800ec7e <_read_r+0x1e>
 800ec78:	682b      	ldr	r3, [r5, #0]
 800ec7a:	b103      	cbz	r3, 800ec7e <_read_r+0x1e>
 800ec7c:	6023      	str	r3, [r4, #0]
 800ec7e:	bd38      	pop	{r3, r4, r5, pc}
 800ec80:	24000a48 	.word	0x24000a48

0800ec84 <_init>:
 800ec84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec86:	bf00      	nop
 800ec88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec8a:	bc08      	pop	{r3}
 800ec8c:	469e      	mov	lr, r3
 800ec8e:	4770      	bx	lr

0800ec90 <_fini>:
 800ec90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec92:	bf00      	nop
 800ec94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec96:	bc08      	pop	{r3}
 800ec98:	469e      	mov	lr, r3
 800ec9a:	4770      	bx	lr
