{"vcs1":{"timestamp_begin":1711565528.511066150, "rt":0.48, "ut":0.19, "st":0.19}}
{"vcselab":{"timestamp_begin":1711565529.053663573, "rt":0.55, "ut":0.33, "st":0.16}}
{"link":{"timestamp_begin":1711565529.645885264, "rt":0.34, "ut":0.11, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711565528.060121577}
{"VCS_COMP_START_TIME": 1711565528.060121577}
{"VCS_COMP_END_TIME": 1711565530.048788564}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336996}}
{"stitch_vcselab": {"peak_mem": 222604}}
