INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/ModSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sim_1/new/ModSub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModSub_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/moginh/Projects/BConv/BConv.srcs/sim_1/new/ModSub_tb.v:98]
