/home/summer/Desktop/piyan-cpu/SystemVerilog/src/ALU.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/BranchComp.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Controller.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Core.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/ImmExt.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/LDFilter.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Memory.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/PC.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/RegFile.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Reg_D.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Reg_E.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Reg_M.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/Reg_W.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/include/DEF.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/src/include/intf.sv
/home/summer/Desktop/piyan-cpu/SystemVerilog/top_tb.sv
