
---------- Begin Simulation Statistics ----------
final_tick                               1181302321500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56841                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703560                       # Number of bytes of host memory used
host_op_rate                                    57009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21582.57                       # Real time elapsed on the host
host_tick_rate                               54734099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226767500                       # Number of instructions simulated
sim_ops                                    1230392906                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.181302                       # Number of seconds simulated
sim_ticks                                1181302321500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.463896                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              152977751                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           181116143                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12856806                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239514673                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25680349                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25867856                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          187507                       # Number of indirect misses.
system.cpu0.branchPred.lookups              308719640                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1899979                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811498                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8280033                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274820381                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35676138                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441485                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      152253739                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1131892788                       # Number of instructions committed
system.cpu0.commit.committedOps            1133706814                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1999032999                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567128                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.364894                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1467876518     73.43%     73.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    310543171     15.53%     88.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80482455      4.03%     92.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     63166804      3.16%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27732169      1.39%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7858046      0.39%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2813575      0.14%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2884123      0.14%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35676138      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1999032999                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23203542                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097558900                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345459869                       # Number of loads committed
system.cpu0.commit.membars                    3625397                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625403      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       629977384     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557802      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347271359     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141415194     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133706814                       # Class of committed instruction
system.cpu0.commit.refs                     488686581                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1131892788                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133706814                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.084773                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.084773                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            367691315                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4583440                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           149975216                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1305985536                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               724752355                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                915657054                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8295773                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16612976                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7368913                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  308719640                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                229884430                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1285399263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4179964                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1338113207                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 251                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1157                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25745380                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130828                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725492015                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         178658100                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567060                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2023765410                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.662097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1059522769     52.35%     52.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               720856925     35.62%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               149508393      7.39%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71181307      3.52%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11505768      0.57%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8473254      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  900783      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1812901      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3310      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2023765410                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      335973957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8384996                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               292883204                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537777                       # Inst execution rate
system.cpu0.iew.exec_refs                   573646012                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 174902200                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              295268446                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            398203952                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816588                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3775997                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           180348037                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1285941507                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            398743812                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7008760                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1269012739                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1487049                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10849988                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8295773                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14677935                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       294236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27242439                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8832                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17347                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7601750                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52744083                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     37121314                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17347                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       906755                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7478241                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                549940702                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1255539169                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844282                       # average fanout of values written-back
system.cpu0.iew.wb_producers                464304984                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532067                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1255622132                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1567233861                       # number of integer regfile reads
system.cpu0.int_regfile_writes              799427356                       # number of integer regfile writes
system.cpu0.ipc                              0.479669                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.479669                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627064      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            684857674     53.67%     53.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564720      0.67%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860542      0.22%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           402396853     31.54%     86.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          173714593     13.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1276021501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3649297                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002860                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 607890     16.66%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   436      0.01%     16.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 444001     12.17%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2247784     61.59%     90.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               349182      9.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1276043675                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4579702281                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1255539114                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1438192638                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1280498762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1276021501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442745                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      152234610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           244688                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1260                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34136242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2023765410                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630518                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846381                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1113598624     55.03%     55.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          627315873     31.00%     86.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          226155108     11.17%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39644203      1.96%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11696950      0.58%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2124343      0.10%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2702256      0.13%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             384672      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             143381      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2023765410                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540747                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21597768                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11046744                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           398203952                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          180348037                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2359739367                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3765058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              324300465                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724507458                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13381163                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               735157371                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18881132                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                33503                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1608945965                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1299707087                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          831196813                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                911830052                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11476266                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8295773                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             44051888                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               106689288                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1608945909                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        129861                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4838                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28550003                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4822                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3249298278                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2596675689                       # The number of ROB writes
system.cpu0.timesIdled                       22220136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1480                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.520763                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12819120                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16325771                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2626536                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20953826                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1266415                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1647072                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          380657                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25059998                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23134                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811201                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1470467                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17162279                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3975049                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434286                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24883332                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94874712                       # Number of instructions committed
system.cpu1.commit.committedOps              96686092                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    372143221                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259809                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068287                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    335690764     90.20%     90.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17582468      4.72%     94.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6438127      1.73%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3603770      0.97%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2294531      0.62%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1354078      0.36%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       763884      0.21%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       440550      0.12%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3975049      1.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    372143221                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257053                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92261385                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24467673                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56320099     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26278874     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9319014      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96686092                       # Class of committed instruction
system.cpu1.commit.refs                      35597900                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94874712                       # Number of Instructions Simulated
system.cpu1.committedOps                     96686092                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.986632                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.986632                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            289939193                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1162412                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11966312                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             129321414                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21352564                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 59278966                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1470947                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3250930                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4311814                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25059998                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18729978                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    350397985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               219312                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     145001900                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5254032                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066256                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23328473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14085535                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.383369                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         376353484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.395415                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883863                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               285877093     75.96%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56483298     15.01%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21581629      5.73%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6410443      1.70%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1531903      0.41%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3004748      0.80%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1464128      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     235      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           376353484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1877064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1532517                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19846515                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279350                       # Inst execution rate
system.cpu1.iew.exec_refs                    37393054                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11402804                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              250647788                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30375172                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711597                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1417330                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14409862                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          121556492                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25990250                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1339227                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            105658542                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2349882                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3146192                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1470947                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7688586                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15670                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          832798                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8628                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          618                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5907499                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3279635                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           544                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       175268                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1357249                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60646555                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105200747                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818583                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49644215                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278139                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105234376                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               134986833                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73309072                       # number of integer regfile writes
system.cpu1.ipc                              0.250838                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250838                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622633      3.39%      3.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64578683     60.36%     63.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383165      0.36%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762564      0.71%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28023956     26.19%     91.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9626756      9.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             106997769                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2935434                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027435                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 347452     11.84%     11.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2031      0.07%     11.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 383834     13.08%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1973624     67.23%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               228489      7.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106310554                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         593419661                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105200735                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        146427380                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 113422731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                106997769                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8133761                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24870399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           135233                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2699475                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17452895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    376353484                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284301                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.746233                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          308219871     81.90%     81.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           45389023     12.06%     93.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           14236933      3.78%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3245627      0.86%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4036759      1.07%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             461225      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             472470      0.13%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             222590      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              68986      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      376353484                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.282890                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16121989                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3775540                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30375172                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14409862                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       378230548                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1984358619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              269609752                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67694394                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9930457                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24929974                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2881726                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29344                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            160421599                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             125787801                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87783215                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 58791888                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7796793                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1470947                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21519484                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20088821                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       160421587                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31439                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               640                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20494580                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           640                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   489737219                       # The number of ROB reads
system.cpu1.rob.rob_writes                  247356367                       # The number of ROB writes
system.cpu1.timesIdled                         179426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9899018                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5854237                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19082787                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                964                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4338781                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13517860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26935448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1429788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       923320                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65634074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13522632                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131250689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14445952                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9632742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5037300                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8380198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3884184                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3884184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9632750                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40452370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40452370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1187470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1187470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13517946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13517946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13517946                       # Request fanout histogram
system.membus.respLayer1.occupancy        70591967649                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         51210121695                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       171139500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   339611409.729782                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1062555500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1179419787000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1882534500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    202802008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       202802008                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    202802008                       # number of overall hits
system.cpu0.icache.overall_hits::total      202802008                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27082421                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27082421                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27082421                       # number of overall misses
system.cpu0.icache.overall_misses::total     27082421                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 470737656000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 470737656000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 470737656000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 470737656000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    229884429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    229884429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    229884429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    229884429                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117809                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117809                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117809                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117809                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17381.668205                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17381.668205                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17381.668205                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17381.668205                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2006                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.148148                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25163611                       # number of writebacks
system.cpu0.icache.writebacks::total         25163611                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1918775                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1918775                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1918775                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1918775                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25163646                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25163646                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25163646                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25163646                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 427395106000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 427395106000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 427395106000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 427395106000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109462                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109462                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109462                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109462                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16984.625598                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16984.625598                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16984.625598                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16984.625598                       # average overall mshr miss latency
system.cpu0.icache.replacements              25163611                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    202802008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      202802008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27082421                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27082421                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 470737656000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 470737656000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    229884429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    229884429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17381.668205                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17381.668205                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1918775                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1918775                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25163646                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25163646                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 427395106000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 427395106000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109462                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109462                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16984.625598                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16984.625598                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          227965546                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25163613                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.059333                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        484932503                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       484932503                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    443293099                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       443293099                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    443293099                       # number of overall hits
system.cpu0.dcache.overall_hits::total      443293099                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     61190256                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      61190256                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     61190256                       # number of overall misses
system.cpu0.dcache.overall_misses::total     61190256                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1548908912146                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1548908912146                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1548908912146                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1548908912146                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    504483355                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    504483355                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    504483355                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    504483355                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.121293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.121293                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25312.999379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25312.999379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25312.999379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25312.999379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13403042                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        16194                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1410690                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            222                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.501054                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.945946                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     37912806                       # number of writebacks
system.cpu0.dcache.writebacks::total         37912806                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24030757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24030757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24030757                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24030757                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37159499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37159499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37159499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37159499                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 762634617595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 762634617595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 762634617595                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 762634617595                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073659                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073659                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073659                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073659                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20523.275020                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20523.275020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20523.275020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20523.275020                       # average overall mshr miss latency
system.cpu0.dcache.replacements              37912806                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    325231717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      325231717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37839528                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37839528                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 914877465500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 914877465500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    363071245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    363071245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104221                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104221                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24177.824456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24177.824456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9262836                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9262836                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28576692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28576692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 542636828000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 542636828000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18988.790865                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18988.790865                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118061382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118061382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23350728                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23350728                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 634031446646                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 634031446646                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141412110                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141412110                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.165125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.165125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27152.534458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27152.534458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14767921                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14767921                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      8582807                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      8582807                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 219997789595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 219997789595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25632.382226                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25632.382226                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2424                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2424                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7058000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7058000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237975                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237975                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9323.645971                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9323.645971                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          744                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          744                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       683500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       683500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       702000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       702000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051274                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051274                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4415.094340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4415.094340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3421.383648                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3421.383648                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049101                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049101                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762397                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762397                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64270008500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64270008500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811498                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811498                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420865                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420865                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84299.923137                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84299.923137                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762397                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762397                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63507611500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63507611500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420865                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420865                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83299.923137                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83299.923137                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990764                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          482269762                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         37921607                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.717545                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990764                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999711                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999711                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1050523909                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1050523909                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23504891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32855582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              187334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              851564                       # number of demand (read+write) hits
system.l2.demand_hits::total                 57399371                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23504891                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32855582                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             187334                       # number of overall hits
system.l2.overall_hits::.cpu1.data             851564                       # number of overall hits
system.l2.overall_hits::total                57399371                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1658752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5055191                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1494714                       # number of demand (read+write) misses
system.l2.demand_misses::total                8214427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1658752                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5055191                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5770                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1494714                       # number of overall misses
system.l2.overall_misses::total               8214427                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 136651414499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 383904710583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    521388500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 151277388409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     672354901991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 136651414499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 383904710583                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    521388500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 151277388409                       # number of overall miss cycles
system.l2.overall_miss_latency::total    672354901991                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25163643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        37910773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          193104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2346278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65613798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25163643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       37910773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         193104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2346278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65613798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.065919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.133344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.029880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.637058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125194                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.065919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.133344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.029880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.637058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125194                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82382.064648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75942.671718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90361.958406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101208.250146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81850.493283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82382.064648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75942.671718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90361.958406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101208.250146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81850.493283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             106903                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2641                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.478228                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3788777                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5037300                       # number of writebacks
system.l2.writebacks::total                   5037300                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            149                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         249722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          86862                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              336761                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           149                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        249722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         86862                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             336761                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1658603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4805469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1407852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7877666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1658603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4805469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1407852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5894904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13772570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 120056662499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 319229156140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    462537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 130500938421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 570249294060                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 120056662499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 319229156140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    462537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 130500938421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 464969107757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1035218401817                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.065913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.126757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.029735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.600036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.065913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.126757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.029735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.600036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209904                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72384.206769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66430.385076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80553.291536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92695.069099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72388.102524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72384.206769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66430.385076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80553.291536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92695.069099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78876.451212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75165.230732                       # average overall mshr miss latency
system.l2.replacements                       26661705                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11242852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11242852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11242852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11242852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54094444                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54094444                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54094444                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54094444                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5894904                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5894904                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 464969107757                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 464969107757                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78876.451212                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78876.451212                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1456000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       274500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1730500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.817308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19413.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        27450                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20358.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1512000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       205000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1717000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.817308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20160                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20200                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       123000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6436522                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           316592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6753114                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2899119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1109195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4008314                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 198912168352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112204326478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  311116494830                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9335641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1425787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10761428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.310543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.777953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.372470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 68611.246504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101158.341390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77617.795120                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        94129                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        34300                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           128429                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2804990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1074895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3879885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 163425482875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98294351487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 261719834362                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.300460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.753896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 58262.411943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91445.537924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67455.564885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23504891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        187334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23692225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1658752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1664522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 136651414499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    521388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 137172802999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25163643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       193104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25356747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.065919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.029880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82382.064648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90361.958406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82409.726636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          149                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1658603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1664345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 120056662499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    462537000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 120519199499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.065913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.029735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72384.206769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80553.291536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72412.390159                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26419060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       534972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26954032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2156072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       385519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2541591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 184992542231                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39073061931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 224065604162                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28575132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       920491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29495623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.075453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.418819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85800.725686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101351.844996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88159.583569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       155593                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        52562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       208155                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2000479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       332957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2333436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 155803673265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32206586934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 188010260199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.070008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.361717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77883.183610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96728.967807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80572.280619                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          902                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               920                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          525                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             547                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11321997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       422000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11743997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1427                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.367905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.550000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.372870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21565.708571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19181.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21469.829982                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          174                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          179                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          368                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7038984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       336000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7374984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.245971                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.425000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250852                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20054.085470                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19764.705882                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20040.717391                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999906                       # Cycle average of tags in use
system.l2.tags.total_refs                   136254488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26662797                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.110285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.382158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.422780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.286048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.312233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.560762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.053481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.383762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1074285277                       # Number of tag accesses
system.l2.tags.data_accesses               1074285277                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     106150720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     307821760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        367488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90191360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    360552256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          865083584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    106150720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       367488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     106518208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    322387200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       322387200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1658605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4809715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1409240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5633629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13516931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5037300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5037300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89859063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        260578308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           311087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76349092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    305215904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             732313455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89859063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       311087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90170150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      272908293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            272908293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      272908293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89859063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       260578308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          311087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76349092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    305215904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1005221748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3530903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1658605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3261338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1379888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5584509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007705027250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213805                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213805                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25426014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3328118                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13516934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5037300                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13516934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5037300                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1626852                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1506397                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            374839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            378116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            436172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            457159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1568449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1564181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            585417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            675258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            583359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            579661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           573451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           723854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1085563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1358244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           386361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           559998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            193726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            194161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            220032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            271924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            314059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            269189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            264479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           263310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           279165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163499                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 325337399035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59450410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            548276436535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27362.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46112.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8673635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2298042                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13516934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5037300                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5286856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2228422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1368648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  852799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  464740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  362521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  293040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  236802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  186680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  145752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 119828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 135682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  82500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  44221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 153347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 237970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 242092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 235759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 221265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4449275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.820330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.925706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.313962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1828341     41.09%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1314110     29.54%     70.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       430190      9.67%     80.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       279677      6.29%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       261104      5.87%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        70867      1.59%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41137      0.92%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        29148      0.66%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       194701      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4449275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.611716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    377.501220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       213804    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213805                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.514478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.476231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.189431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171909     80.40%     80.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5333      2.49%     82.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18966      8.87%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9656      4.52%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4614      2.16%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1845      0.86%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              837      0.39%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              357      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              154      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               72      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213805                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              760965248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               104118528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               225976192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               865083776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            322387200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       644.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    732.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1181302308500                       # Total gap between requests
system.mem_ctrls.avgGap                      63667.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    106150720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    208725632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       367488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     88312832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    357408576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    225976192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89859063.228802770376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 176691121.486126691103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 311087.173293089960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74758874.500357955694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 302554705.510243952274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191294123.347746253014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1658605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4809715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1409240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5633632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5037300                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  51789968656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 135830312619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    221186719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  72144962909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 288290005632                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28994921619938                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31225.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28240.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38520.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51194.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51173.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5756044.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14352742320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7628648280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41772484320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9579133260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     93250722240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     514250217480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20567277120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       701401225020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.752516                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  49068559213                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39446160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1092787602287                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17415138300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9256350345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43122679740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8852049900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93250722240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     513891457770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20869390560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       706657788855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.202320                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49234426641                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39446160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1092621734859                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12716343564.102564                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54959453874.489204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     94.87%     94.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       115500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 389290690000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   189427523500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 991874798000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18534538                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18534538                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18534538                       # number of overall hits
system.cpu1.icache.overall_hits::total       18534538                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       195440                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        195440                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       195440                       # number of overall misses
system.cpu1.icache.overall_misses::total       195440                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3145004000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3145004000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3145004000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3145004000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18729978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18729978                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18729978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18729978                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010435                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010435                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16091.915677                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16091.915677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16091.915677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16091.915677                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       193072                       # number of writebacks
system.cpu1.icache.writebacks::total           193072                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2336                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2336                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2336                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2336                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       193104                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       193104                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       193104                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       193104                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2899803000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2899803000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2899803000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2899803000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010310                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010310                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010310                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010310                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15016.794059                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15016.794059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15016.794059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15016.794059                       # average overall mshr miss latency
system.cpu1.icache.replacements                193072                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18534538                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18534538                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       195440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       195440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3145004000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3145004000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18729978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18729978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16091.915677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16091.915677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2336                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2336                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       193104                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       193104                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2899803000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2899803000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010310                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010310                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15016.794059                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15016.794059                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991511                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18726465                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           193072                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.992132                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        312303000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991511                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37653060                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37653060                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     28077855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        28077855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     28077855                       # number of overall hits
system.cpu1.dcache.overall_hits::total       28077855                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6342839                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6342839                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6342839                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6342839                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 397627250210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 397627250210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 397627250210                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 397627250210                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34420694                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34420694                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34420694                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34420694                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184274                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184274                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184274                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184274                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62689.160203                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62689.160203                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62689.160203                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62689.160203                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       917530                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       190648                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17724                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1319                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.767660                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   144.539803                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2345702                       # number of writebacks
system.cpu1.dcache.writebacks::total          2345702                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4699611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4699611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4699611                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4699611                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1643228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1643228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1643228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1643228                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103576163392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103576163392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103576163392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103576163392                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047740                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047740                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047740                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047740                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63032.131507                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63032.131507                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63032.131507                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63032.131507                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2345702                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21540044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21540044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3562077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3562077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 197675013000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 197675013000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     25102121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     25102121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141903                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141903                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55494.312167                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55494.312167                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2641264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2641264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       920813                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       920813                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46822486500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46822486500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 50849.071961                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50849.071961                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6537811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6537811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2780762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2780762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 199952237210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 199952237210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9318573                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9318573                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.298411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.298411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71905.555819                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71905.555819                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2058347                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2058347                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       722415                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       722415                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56753676892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56753676892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077524                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077524                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78561.044402                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78561.044402                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5661500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5661500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34521.341463                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34521.341463                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        38000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        38000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006250                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006250                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257206                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257206                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5353.448276                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5353.448276                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       505000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       505000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257206                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257206                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4353.448276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4353.448276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099095                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099095                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712106                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712106                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62591774000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62591774000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811201                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811201                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87896.709198                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87896.709198                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712106                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712106                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61879668000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61879668000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86896.709198                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86896.709198                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.264616                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31529430                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2355198                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.387167                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        312314500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.264616                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.945769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.945769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74820879                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74820879                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1181302321500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54853140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16280152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54372323                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21624405                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8678153                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             380                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            654                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10779008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10779007                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25356750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29496391                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1467                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1467                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75490899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    113747166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       579280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7047490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             196864835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3220944192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4852708992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     24715264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    300286400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8398654848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        35358760                       # Total snoops (count)
system.tol2bus.snoopTraffic                 323562432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100974732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166549                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85080831     84.26%     84.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14970581     14.83%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 923320      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100974732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131241113309                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       56919338658                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38199633847                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3536027258                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         289760790                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2122117666000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732348                       # Number of bytes of host memory used
host_op_rate                                   122026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13366.05                       # Real time elapsed on the host
host_tick_rate                               70388446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622671185                       # Number of instructions simulated
sim_ops                                    1631002167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.940815                       # Number of seconds simulated
sim_ticks                                940815344500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.826265                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24961519                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27482710                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4030413                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         52627529                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            976714                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1219826                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          243112                       # Number of indirect misses.
system.cpu0.branchPred.lookups               58326527                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       142228                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        198171                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3392582                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32550787                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11248711                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5046247                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82748853                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           187273468                       # Number of instructions committed
system.cpu0.commit.committedOps             189614343                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1180717169                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.160593                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.917152                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1120539032     94.90%     94.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26568017      2.25%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6403825      0.54%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10211136      0.86%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2299153      0.19%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1092261      0.09%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1527575      0.13%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       827459      0.07%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11248711      0.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1180717169                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     24071                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1863559                       # Number of function calls committed.
system.cpu0.commit.int_insts                184022920                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63305332                       # Number of loads committed
system.cpu0.commit.membars                    3580201                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3585724      1.89%      1.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       108020490     56.97%     58.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2259505      1.19%     60.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1085125      0.57%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3682      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11047      0.01%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1841      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1875      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63499767     33.49%     94.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11139661      5.87%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3736      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1874      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        189614343                       # Class of committed instruction
system.cpu0.commit.refs                      74645038                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  187273468                       # Number of Instructions Simulated
system.cpu0.committedOps                    189614343                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.916996                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.916996                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            995586483                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               646621                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20185257                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             291407528                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                94933915                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 89698593                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3431353                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1390585                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10140540                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   58326527                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18095311                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1084475209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               806377                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        10068                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     350477865                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4580                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        23751                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8146028                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039340                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         105204262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25938233                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.236387                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1193790884                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.297012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.844916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               997939478     83.59%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               121711089     10.20%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26188781      2.19%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21671902      1.82%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21712120      1.82%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2434970      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  269539      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   78538      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1784467      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1193790884                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21733                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15521                       # number of floating regfile writes
system.cpu0.idleCycles                      288852329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3613996                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                38229526                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.177707                       # Inst execution rate
system.cpu0.iew.exec_refs                   122345965                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12043680                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29749976                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             96027223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2035193                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           756618                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12969931                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          270246313                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110302285                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2057347                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            263476286                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                296171                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            318054466                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3431353                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            317974921                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5356688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          352258                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4777                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3716                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          621                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32721891                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1630236                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3716                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1509290                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2104706                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                195616534                       # num instructions consuming a value
system.cpu0.iew.wb_count                    234092250                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776841                       # average fanout of values written-back
system.cpu0.iew.wb_producers                151962989                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157888                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     234858686                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               340279176                       # number of integer regfile reads
system.cpu0.int_regfile_writes              183671842                       # number of integer regfile writes
system.cpu0.ipc                              0.126311                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.126311                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3628001      1.37%      1.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            133983998     50.46%     51.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3222934      1.21%     53.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1085578      0.41%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 90      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3682      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11047      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            260      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1841      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1875      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           111657450     42.05%     95.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11929551      4.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4988      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265533631                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  26135                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              52286                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        25126                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             28361                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3998165                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015057                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 711714     17.80%     17.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4682      0.12%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      6      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3105892     77.68%     95.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               175855      4.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             265877660                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1729708917                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    234067124                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        350852506                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 263623882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265533631                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6622431                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80632052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           904890                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1576184                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46259341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1193790884                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.222429                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.738138                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1051931526     88.12%     88.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76289904      6.39%     94.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33843633      2.83%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14661965      1.23%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11110580      0.93%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3473587      0.29%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1861488      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             354225      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             263976      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1193790884                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.179095                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5849666                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          812805                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            96027223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12969931                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  64556                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 18461                       # number of misc regfile writes
system.cpu0.numCycles                      1482643213                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   398987846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              357198365                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144583395                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5235316                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               101719646                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             247902167                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               461754                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            367036967                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             276606166                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          216728981                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 92147396                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3993685                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3431353                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            255550157                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72145653                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21917                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       367015050                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     383743967                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1841518                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54849850                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1874847                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1441511386                       # The number of ROB reads
system.cpu0.rob.rob_writes                  557809891                       # The number of ROB writes
system.cpu0.timesIdled                        3611159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                36623                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.131482                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26433539                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29993299                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4333700                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         55450944                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1506503                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1820827                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          314324                       # Number of indirect misses.
system.cpu1.branchPred.lookups               62246218                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       241862                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        183778                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3654541                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36818495                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12015305                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5109095                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       83425065                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           208630217                       # Number of instructions committed
system.cpu1.commit.committedOps             210994918                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1211976033                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942242                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1142703770     94.28%     94.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31184033      2.57%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8425232      0.70%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10941585      0.90%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2874056      0.24%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1324969      0.11%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1657424      0.14%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       849659      0.07%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12015305      0.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1211976033                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    100148                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2788348                       # Number of function calls committed.
system.cpu1.commit.int_insts                205237486                       # Number of committed integer instructions.
system.cpu1.commit.loads                     67592611                       # Number of loads committed
system.cpu1.commit.membars                    3601652                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3624752      1.72%      1.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       122089084     57.86%     59.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2378383      1.13%     60.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1153614      0.55%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15400      0.01%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         46200      0.02%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7700      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7700      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       67760957     32.11%     93.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13887980      6.58%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15432      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7716      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        210994918                       # Class of committed instruction
system.cpu1.commit.refs                      81672085                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  208630217                       # Number of Instructions Simulated
system.cpu1.committedOps                    210994918                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.705017                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.705017                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            983054973                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               688519                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21888427                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             313835229                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               126238516                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                102122646                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3717318                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1492454                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10209530                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   62246218                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21594054                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1078802178                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1104669                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         4798                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     372354127                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        16521                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8798280                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038722                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         142117137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27940042                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.231636                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1225342983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.307012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1016567007     82.96%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               130453467     10.65%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28432829      2.32%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22380887      1.83%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22366090      1.83%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2647396      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  394644      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  140738      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1959925      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1225342983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    85675                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   62155                       # number of floating regfile writes
system.cpu1.idleCycles                      382156388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3885816                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                42515090                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.177396                       # Inst execution rate
system.cpu1.iew.exec_refs                   129749577                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14815026                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               30014605                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            100568839                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2059058                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           910693                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15750455                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          292301118                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            114934551                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2349744                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            285164291                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                308159                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            316357695                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3717318                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            316289471                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5374039                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          804302                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8480                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4358                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          477                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32976228                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1670981                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4358                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1670086                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2215730                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                204879506                       # num instructions consuming a value
system.cpu1.iew.wb_count                    255417770                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777899                       # average fanout of values written-back
system.cpu1.iew.wb_producers                159375574                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.158891                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     256221614                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               368610409                       # number of integer regfile reads
system.cpu1.int_regfile_writes              198380277                       # number of integer regfile writes
system.cpu1.ipc                              0.129786                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.129786                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3689050      1.28%      1.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            148162901     51.53%     52.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3314452      1.15%     53.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1156647      0.40%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 49      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15400      0.01%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              46200      0.02%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            198      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7700      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7700      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           116362096     40.47%     94.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14727280      5.12%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16333      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8029      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             287514035                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 101625                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             203251                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       100897                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            103506                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4274617                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014868                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 760918     17.80%     17.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7143      0.17%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     22      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3264367     76.37%     94.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               242151      5.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               13      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             287997977                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1805354791                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    255316873                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        373506854                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 285658881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                287514035                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6642237                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       81306200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           912372                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1533142                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47043537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1225342983                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.234640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.753794                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1070247033     87.34%     87.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           84821867      6.92%     94.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36496872      2.98%     97.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15566171      1.27%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11752471      0.96%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3771882      0.31%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1981379      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             400121      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             305187      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1225342983                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.178858                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5903897                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          884301                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           100568839                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15750455                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 176018                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 77000                       # number of misc regfile writes
system.cpu1.numCycles                      1607499371                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   274058691                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              355687491                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            159379230                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5373401                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               133245677                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             242374603                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               448802                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            396333808                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             299124395                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          232323251                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                104420148                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3702357                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3717318                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            249796622                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72944021                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            85911                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       396247897                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     378475727                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1851132                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55037404                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1884279                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1493805149                       # The number of ROB reads
system.cpu1.rob.rob_writes                  602212799                       # The number of ROB writes
system.cpu1.timesIdled                        4927209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30491280                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1354780                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            33023234                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                891228                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     55449155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     108653573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3659918                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2770389                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38324704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     29271841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76709704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32042230                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           52460775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7545748                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45685615                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           144202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          80335                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2727707                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2723818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      52460769                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    163838149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              163838149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4014741824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4014741824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           177762                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          55422193                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                55422193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            55422193                       # Request fanout histogram
system.membus.respLayer1.occupancy       288665295859                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        152335997462                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   940815344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   940815344500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24242                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12121                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16459036.671892                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   56269186.287964                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12121    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1444412000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12121                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   741315361000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 199499983500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14539742                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14539742                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14539742                       # number of overall hits
system.cpu0.icache.overall_hits::total       14539742                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3555564                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3555564                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3555564                       # number of overall misses
system.cpu0.icache.overall_misses::total      3555564                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 223837984455                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 223837984455                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 223837984455                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 223837984455                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18095306                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18095306                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18095306                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18095306                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.196491                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.196491                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.196491                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.196491                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62954.283612                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62954.283612                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62954.283612                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62954.283612                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       251248                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2957                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.967196                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3298671                       # number of writebacks
system.cpu0.icache.writebacks::total          3298671                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       254558                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       254558                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       254558                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       254558                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3301006                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3301006                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3301006                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3301006                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205686712963                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205686712963                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205686712963                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205686712963                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.182423                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.182423                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.182423                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.182423                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62310.311754                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62310.311754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62310.311754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62310.311754                       # average overall mshr miss latency
system.cpu0.icache.replacements               3298671                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14539742                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14539742                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3555564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3555564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 223837984455                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 223837984455                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18095306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18095306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.196491                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.196491                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62954.283612                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62954.283612                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       254558                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       254558                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3301006                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3301006                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205686712963                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205686712963                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.182423                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.182423                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62310.311754                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62310.311754                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.983447                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17840854                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3301037                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.404621                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.983447                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999483                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999483                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         39491617                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        39491617                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     64921068                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64921068                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     64921068                       # number of overall hits
system.cpu0.dcache.overall_hits::total       64921068                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29929701                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29929701                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29929701                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29929701                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2548840037185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2548840037185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2548840037185                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2548840037185                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     94850769                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94850769                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     94850769                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94850769                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.315545                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.315545                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.315545                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.315545                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85160.892091                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85160.892091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85160.892091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85160.892091                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    361706508                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79315                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5932302                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1124                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.972369                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.564947                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14823077                       # number of writebacks
system.cpu0.dcache.writebacks::total         14823077                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14958513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14958513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14958513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14958513                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14971188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14971188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14971188                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14971188                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1445433147772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1445433147772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1445433147772                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1445433147772                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96547.658594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96547.658594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96547.658594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96547.658594                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14823043                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     58786796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       58786796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26148167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26148167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2275929838000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2275929838000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     84934963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     84934963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.307861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.307861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87039.746916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87039.746916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12836867                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12836867                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13311300                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13311300                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1299455667500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1299455667500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97620.492927                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97620.492927                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6134272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6134272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3781534                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3781534                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 272910199185                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 272910199185                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9915806                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9915806                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.381364                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.381364                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72169.177690                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72169.177690                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2121646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2121646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1659888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1659888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 145977480272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 145977480272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.167398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.167398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87944.174711                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87944.174711                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1199359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1199359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        61249                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        61249                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2289590500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2289590500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1260608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1260608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048587                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048587                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37381.679701                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37381.679701                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        41716                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        41716                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19533                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19533                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    331223000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    331223000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015495                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015495                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16957.098244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16957.098244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1180271                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1180271                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        44140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        44140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    446796500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    446796500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1224411                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1224411                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036050                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036050                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10122.258722                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10122.258722                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        43962                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        43962                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    402949500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    402949500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035905                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035905                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9165.859151                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9165.859151                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2114500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2114500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1999500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1999500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       131747                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         131747                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        66424                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        66424                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1227659895                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1227659895                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       198171                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       198171                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.335185                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.335185                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18482.173537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18482.173537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        66419                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        66419                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1161165395                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1161165395                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.335160                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.335160                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17482.428146                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17482.428146                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.854148                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           82566662                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14969785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.515554                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.854148                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995442                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995442                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        210037671                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       210037671                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1351090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1806733                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1999394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2070696                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7227913                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1351090                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1806733                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1999394                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2070696                       # number of overall hits
system.l2.overall_hits::total                 7227913                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1949303                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13002030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2673818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13159594                       # number of demand (read+write) misses
system.l2.demand_misses::total               30784745                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1949303                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13002030                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2673818                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13159594                       # number of overall misses
system.l2.overall_misses::total              30784745                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 185576776986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1398333671251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 246625317485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1409400058486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3239935824208                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 185576776986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1398333671251                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 246625317485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1409400058486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3239935824208                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3300393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14808763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4673212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15230290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38012658                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3300393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14808763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4673212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15230290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38012658                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.590628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.877996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.572159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.809855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.590628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.877996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.572159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.809855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95201.606413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107547.334628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92237.137114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107100.573049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105244.848519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95201.606413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107547.334628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92237.137114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107100.573049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105244.848519                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             121582                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4145                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.332207                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  22642990                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7545748                       # number of writebacks
system.l2.writebacks::total                   7545748                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          27055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         596637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          37278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         619044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1280014                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         27055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        596637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         37278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        619044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1280014                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1922248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12405393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2636540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12540550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          29504731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1922248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12405393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2636540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12540550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     27438249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         56942980                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 164540083530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1234013275515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 217758649560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1242667817218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2858979825823                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 164540083530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1234013275515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 217758649560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1242667817218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2157895740922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5016875566745                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.582430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.837706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.564182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.823395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.776182                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.582430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.837706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.564182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.823395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.498000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85597.739485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99473.936498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82592.583295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99091.971023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96899.030390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85597.739485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99473.936498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82592.583295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99091.971023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78645.533865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88103.495229                       # average overall mshr miss latency
system.l2.replacements                       81629790                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8163996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8163996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8163996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8163996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27167591                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27167591                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27167591                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27167591                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     27438249                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       27438249                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2157895740922                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2157895740922                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78645.533865                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78645.533865                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9660                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3630                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13290                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         22867                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13163                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36030                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    246682000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    186656500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    433338500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16793                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.703016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.783839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.730535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10787.685311                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14180.392008                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12027.157924                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           78                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           60                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             138                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        22789                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         35892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    462266498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    267276496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    729542994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.700618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.780266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.727737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20284.632849                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20398.114630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20326.061351                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4844                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          2619                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7463                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7723                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4960                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12683                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    122867000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     57548000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    180415000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        12567                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7579                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.614546                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.654440                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.629554                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15909.232164                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11602.419355                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14224.946779                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           59                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7664                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4957                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12621                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    156091993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     99591992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    255683985                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.609851                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.654044                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.626477                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20366.909316                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20091.182570                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20258.615403                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           184955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           248838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                433793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1432331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1494018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2926349                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 141224187194                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144731248937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  285955436131                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1617286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1742856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3360142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.885639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98597.452121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96873.832134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97717.475301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       102282                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       102572                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           204854                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1330049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1391446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2721495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 120814693237                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123694914491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 244509607728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.822396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.809935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90834.768672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88896.668998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89843.857045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1351090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1999394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3350484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1949303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2673818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4623121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 185576776986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 246625317485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 432202094471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3300393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4673212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7973605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.590628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.572159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95201.606413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92237.137114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93487.082530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        27055                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        37278                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         64333                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1922248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2636540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4558788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 164540083530                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 217758649560                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 382298733090                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.582430                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.564182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.571735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85597.739485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82592.583295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83859.730501                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1621778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1821858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3443636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11569699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11665576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23235275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1257109484057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1264668809549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2521778293606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13191477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13487434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26678911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.877059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.870923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108655.331833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108410.318492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108532.319656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       494355                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       516472                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1010827                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11075344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11149104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22224448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1113198582278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1118972902727                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2232171485005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.839583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.826629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100511.422695                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100364.379301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100437.656990                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2312                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2555                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4867                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6833                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9960                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27965996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     21971998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     49937994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5439                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         9388                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         14827                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.574922                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.727844                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.671747                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8943.394947                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3215.571199                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5013.854819                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          430                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          373                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          803                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2697                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6460                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         9157                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     52429990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    125856486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    178286476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.495863                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.688112                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.617590                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19440.114943                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19482.428173                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19469.965709                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999495                       # Cycle average of tags in use
system.l2.tags.total_refs                    97791816                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  81635504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.197908                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.450095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.242544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.668820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.239328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.760568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.638140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.319533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.050615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.136884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.322471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 669067464                       # Number of tag accesses
system.l2.tags.data_accesses                669067464                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     123027072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     795827392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     168743040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     804776256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1639439872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3531813632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    123027072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    168743040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     291770112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    482927872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       482927872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1922298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12434803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2636610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12574629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25616248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            55184588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7545748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7545748                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130766439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        845891169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        179358299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        855402987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1742573483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3753992378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130766439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    179358299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        310124738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      513307818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            513307818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      513307818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130766439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       845891169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       179358299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       855402987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1742573483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4267300196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7364313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1922275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12121569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2636591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12245405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25405656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000250687750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       456384                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       456384                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            88228963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6936577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    55184587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7545748                       # Number of write requests accepted
system.mem_ctrls.readBursts                  55184587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7545748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 853091                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                181435                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1403335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1453407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2652021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1931636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2002984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4832867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5524924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5984697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4505795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4862567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4644339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6397397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2668868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2316611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1659080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1490968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            265589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            311826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            537473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            490972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            616063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            640968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            404811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            409224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           514489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           959000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           656151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           254755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           304493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           270735                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1975310041144                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               271657480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2994025591144                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36356.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55106.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 37601221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4596863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              55184587                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7545748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6383392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7489884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6966571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6797859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6226344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5508181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4531908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3542057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2536805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1747560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1117376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 700787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 390336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 210134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 105371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  18251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 198269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 339589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 422328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 462677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 480343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 487693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 490669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 490666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 491763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 495515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 482380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 478158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 472959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 469193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 467225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 466994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19497717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.512420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.220305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.527011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4840270     24.82%     24.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9691910     49.71%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2263367     11.61%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1031998      5.29%     91.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       560653      2.88%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       328057      1.68%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       217236      1.11%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       143665      0.74%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       420561      2.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19497717                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       456384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.047504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.302598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.524495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         157941     34.61%     34.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       166706     36.53%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        56451     12.37%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        30864      6.76%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        19035      4.17%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        11668      2.56%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         5462      1.20%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3033      0.66%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1873      0.41%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1147      0.25%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          725      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          496      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          308      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          222      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          153      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          100      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           60      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           38      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           37      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           22      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           20      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        456384                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       456384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.136216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.127140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.569381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           427293     93.63%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6427      1.41%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15026      3.29%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5519      1.21%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1630      0.36%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              360      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              100      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        456384                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3477215744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                54597824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               471315904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3531813568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            482927872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3695.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       500.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3753.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    513.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  940815311000                       # Total gap between requests
system.mem_ctrls.avgGap                      14997.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    123025600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    775780416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    168741824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    783705920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1625961984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    471315904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130764874.020398154855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 824583081.616607308388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 179357006.650097191334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 833007161.906466960907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1728247730.551337718964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 500965366.642146646976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1922299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12434803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2636610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12574629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25616246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7545748                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  84521925388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 718608045624                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 108251779763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 721838667656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1360805172713                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23481349091363                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43969.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57790.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41057.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57404.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53122.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3111865.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          75286937460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40015948665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        203815783920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19698494760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74266951200.008667                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     424197688470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4053985920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       841335790395.095825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        894.262403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7010200619                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31415800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 902389343881                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          63926804760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33977887350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        184111118940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18743208660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74266951200.008667                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     425176375050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3229828800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       803432174760.095703                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        853.974353                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4865143086                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31415800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 904534401414                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32280                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8492272.690664                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60842813.476471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1768107000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   803741571000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 137073773500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16580651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16580651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16580651                       # number of overall hits
system.cpu1.icache.overall_hits::total       16580651                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5013397                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5013397                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5013397                       # number of overall misses
system.cpu1.icache.overall_misses::total      5013397                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 298979491930                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 298979491930                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 298979491930                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 298979491930                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21594048                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21594048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21594048                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21594048                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.232166                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.232166                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.232166                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.232166                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59636.109394                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59636.109394                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59636.109394                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59636.109394                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1034270                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8755                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   118.134780                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4671686                       # number of writebacks
system.cpu1.icache.writebacks::total          4671686                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       339844                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       339844                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       339844                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       339844                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4673553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4673553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4673553                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4673553                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 275862519936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 275862519936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 275862519936                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 275862519936                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.216428                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.216428                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.216428                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.216428                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59026.295398                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59026.295398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59026.295398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59026.295398                       # average overall mshr miss latency
system.cpu1.icache.replacements               4671686                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16580651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16580651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5013397                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5013397                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 298979491930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 298979491930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21594048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21594048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.232166                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.232166                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59636.109394                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59636.109394                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       339844                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       339844                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4673553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4673553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 275862519936                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 275862519936                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.216428                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.216428                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59026.295398                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59026.295398                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980784                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21255381                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4673585                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.547982                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980784                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999400                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999400                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47861649                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47861649                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70413493                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70413493                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70413493                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70413493                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31074115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31074115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31074115                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31074115                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2581589321249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2581589321249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2581589321249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2581589321249                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    101487608                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    101487608                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    101487608                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    101487608                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.306186                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.306186                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.306186                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.306186                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83078.450384                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83078.450384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83078.450384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83078.450384                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    361472568                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        78175                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5936600                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1228                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.888820                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.660423                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15291462                       # number of writebacks
system.cpu1.dcache.writebacks::total         15291462                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15675653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15675653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15675653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15675653                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15398462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15398462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15398462                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15398462                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1458661465523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1458661465523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1458661465523                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1458661465523                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151728                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151728                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151728                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151728                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94727.737453                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94727.737453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94727.737453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94727.737453                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15291459                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     61983455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       61983455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26848685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26848685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2297670814000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2297670814000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     88832140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     88832140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.302241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.302241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85578.523268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85578.523268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13249408                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13249408                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13599277                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13599277                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1307458036000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1307458036000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.153090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.153090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96141.731358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96141.731358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8430038                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8430038                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4225430                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4225430                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 283918507249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 283918507249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12655468                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12655468                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.333882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67192.808128                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67192.808128                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2426245                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2426245                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1799185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1799185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 151203429523                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 151203429523                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142167                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142167                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84039.956715                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84039.956715                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1196485                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1196485                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        86875                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        86875                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4616839000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4616839000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1283360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1283360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.067693                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.067693                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53143.470504                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53143.470504                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38022                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38022                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        48853                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        48853                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2982289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2982289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038066                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038066                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61046.179354                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61046.179354                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1193639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1193639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44130                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44130                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    344823000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    344823000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1237769                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1237769                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.035653                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.035653                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7813.800136                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7813.800136                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    300865000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    300865000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.035631                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.035631                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6821.871528                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6821.871528                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1623000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1623000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1478000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1478000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       127784                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         127784                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        55994                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        55994                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    724138970                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    724138970                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       183778                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       183778                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.304683                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.304683                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12932.438654                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12932.438654                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          498                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          498                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        55496                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        55496                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    655023970                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    655023970                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.301973                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.301973                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11803.084366                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11803.084366                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.841506                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           88507468                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15435277                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.734103                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.841506                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        223820278                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       223820278                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 940815344500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34953535                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15709744                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29920855                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        74084042                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         37297298                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155534                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         87805                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         243339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3410977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3410978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7974558                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26978977                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        14827                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        14827                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9900069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44783638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14018451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     46102659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114804817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    422340096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1896439616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    598073472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1953392320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4870245504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       119453151                       # Total snoops (count)
system.tol2bus.snoopTraffic                 505468032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        157550995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.245622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.469552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              121624481     77.20%     77.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33155409     21.04%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2770712      1.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    393      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          157550995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76440974706                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22533212980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4963156626                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23218227525                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7020917248                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           114024                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
