// Seed: 318002127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @((id_3) or posedge id_3) begin
    id_3 <= id_2;
  end
  logic id_4 = id_4;
  type_5(
      1, 1 * (1)
  );
endmodule
