|SS_TEST
clk => clk.IN2
rst_n => rst_n.IN2
load => load.IN1
seq_jug << SSD:U2.seq_jug
seq[0] << SSCG:U1.seq
seq[1] << SSCG:U1.seq
seq[2] << SSCG:U1.seq
seq[3] << SSCG:U1.seq
seq[4] << SSCG:U1.seq
seq[5] << SSCG:U1.seq
seq[6] << SSCG:U1.seq
seq[7] << SSCG:U1.seq
seq[8] << SSCG:U1.seq
seq[9] << SSCG:U1.seq
seq[10] << SSCG:U1.seq
seq[11] << SSCG:U1.seq
seq[12] << SSCG:U1.seq
seq[13] << SSCG:U1.seq
seq[14] << SSCG:U1.seq
seq[15] << SSCG:U1.seq
state[0] << SSD:U2.state
state[1] << SSD:U2.state
state[2] << SSD:U2.state
state[3] << SSD:U2.state


|SS_TEST|SSCG:U1
clk => seq[0]~reg0.CLK
clk => seq[1]~reg0.CLK
clk => seq[2]~reg0.CLK
clk => seq[3]~reg0.CLK
clk => seq[4]~reg0.CLK
clk => seq[5]~reg0.CLK
clk => seq[6]~reg0.CLK
clk => seq[7]~reg0.CLK
clk => seq[8]~reg0.CLK
clk => seq[9]~reg0.CLK
clk => seq[10]~reg0.CLK
clk => seq[11]~reg0.CLK
clk => seq[12]~reg0.CLK
clk => seq[13]~reg0.CLK
clk => seq[14]~reg0.CLK
clk => seq[15]~reg0.CLK
rst_n => seq[0]~reg0.ACLR
rst_n => seq[1]~reg0.ACLR
rst_n => seq[2]~reg0.ACLR
rst_n => seq[3]~reg0.ACLR
rst_n => seq[4]~reg0.ACLR
rst_n => seq[5]~reg0.ACLR
rst_n => seq[6]~reg0.ACLR
rst_n => seq[7]~reg0.ACLR
rst_n => seq[8]~reg0.ACLR
rst_n => seq[9]~reg0.ACLR
rst_n => seq[10]~reg0.ACLR
rst_n => seq[11]~reg0.ACLR
rst_n => seq[12]~reg0.ACLR
rst_n => seq[13]~reg0.ACLR
rst_n => seq[14]~reg0.ACLR
rst_n => seq[15]~reg0.ACLR
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
load => seq.OUTPUTSELECT
seq[0] <= seq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[1] <= seq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[2] <= seq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[3] <= seq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[4] <= seq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[5] <= seq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[6] <= seq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[7] <= seq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[8] <= seq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[9] <= seq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[10] <= seq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[11] <= seq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[12] <= seq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[13] <= seq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[14] <= seq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq[15] <= seq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Led[0] <= seq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Led[1] <= seq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Led[2] <= seq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Led[3] <= seq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Led[4] <= seq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SS_TEST|SSD:U2
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
rst_n => state[0]~reg0.ACLR
rst_n => state[1]~reg0.ACLR
rst_n => state[2]~reg0.ACLR
seq_bit => Mux2.IN4
seq_bit => Mux2.IN5
seq_bit => Mux1.IN6
seq_bit => Mux2.IN6
seq_bit => Mux0.IN7
seq_bit => Mux1.IN7
seq_bit => Mux2.IN7
seq_bit => Mux0.IN6
seq_bit => Mux2.IN3
seq_bit => Mux1.IN4
seq_bit => Mux1.IN5
seq_jug <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


