{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583942739125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583942739125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 12:05:38 2020 " "Processing started: Wed Mar 11 12:05:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583942739125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583942739125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583942739125 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583942741219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_processor-top " "Found design unit 1: RISC_processor-top" {  } { { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742574 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_processor " "Found entity 1: RISC_processor" {  } { { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-struct " "Found design unit 1: d_ff-struct" {  } { { "d_ff.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/d_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742669 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/d_ff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-struct " "Found design unit 1: mux_2_1-struct" {  } { { "mux_2_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742691 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742714 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_adder-struct " "Found design unit 1: nbit_adder-struct" {  } { { "nbit_adder.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742746 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "nbit_adder.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_reg-struct " "Found design unit 1: nbit_reg-struct" {  } { { "nbit_reg.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742769 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_reg " "Found entity 1: nbit_reg" {  } { { "nbit_reg.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_mux2_1-struct " "Found design unit 1: nbit_mux2_1-struct" {  } { { "nbit_mux2_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742788 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_mux2_1 " "Found entity 1: nbit_mux2_1" {  } { { "nbit_mux2_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_comp_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_comp_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_comp_1bit-struct " "Found design unit 1: one_comp_1bit-struct" {  } { { "one_comp_1bit.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/one_comp_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742804 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_comp_1bit " "Found entity 1: one_comp_1bit" {  } { { "one_comp_1bit.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/one_comp_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_one_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_one_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_one_comp-struct " "Found design unit 1: nbit_one_comp-struct" {  } { { "nbit_one_comp.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_one_comp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742822 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_one_comp " "Found entity 1: nbit_one_comp" {  } { { "nbit_one_comp.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_one_comp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_control-struct " "Found design unit 1: RISC_control-struct" {  } { { "RISC_control.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742857 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_control " "Found entity 1: RISC_control" {  } { { "RISC_control.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-struct " "Found design unit 1: ALUcontrol-struct" {  } { { "ALUcontrol.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/ALUcontrol.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742877 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/ALUcontrol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-struct " "Found design unit 1: oneBitComparator-struct" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/oneBitComparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742915 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/oneBitComparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitComparator-struct " "Found design unit 1: nbitComparator-struct" {  } { { "nBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nBitComparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742937 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitComparator " "Found entity 1: nbitComparator" {  } { { "nBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainALU-struct " "Found design unit 1: mainALU-struct" {  } { { "mainALU.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742972 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainALU " "Found entity 1: mainALU" {  } { { "mainALU.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-struct " "Found design unit 1: mux8_1-struct" {  } { { "mux8_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux8_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742993 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942742993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942742993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux8_1-struct " "Found design unit 1: nbitmux8_1-struct" {  } { { "nbitmux8_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbitmux8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743012 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux8_1 " "Found entity 1: nbitmux8_1" {  } { { "nbitmux8_1.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbitmux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942743012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-struct " "Found design unit 1: top-struct" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743027 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942743027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_8-struct " "Found design unit 1: decoder3_8-struct" {  } { { "decoder3_8.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/decoder3_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743048 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/decoder3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942743048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_8x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_8x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile_8x32-struct " "Found design unit 1: registerfile_8x32-struct" {  } { { "registerfile_8x32.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/registerfile_8x32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743079 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile_8x32 " "Found entity 1: registerfile_8x32" {  } { { "registerfile_8x32.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/registerfile_8x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942743079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydata_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydata_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydata_memory-SYN " "Found design unit 1: mydata_memory-SYN" {  } { { "myData_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743093 ""} { "Info" "ISGN_ENTITY_NAME" "1 myData_memory " "Found entity 1: myData_memory" {  } { { "myData_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942743093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myinstruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myinstruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myinstruction_memory-SYN " "Found design unit 1: myinstruction_memory-SYN" {  } { { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743107 ""} { "Info" "ISGN_ENTITY_NAME" "1 myInstruction_memory " "Found entity 1: myInstruction_memory" {  } { { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942743107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942743107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583942743688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_processor RISC_processor:myRISC " "Elaborating entity \"RISC_processor\" for hierarchy \"RISC_processor:myRISC\"" {  } { { "top.vhd" "myRISC" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942743947 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instruction_25_0 RISC_processor.vhd(137) " "VHDL Signal Declaration warning at RISC_processor.vhd(137): used implicit default value for signal \"instruction_25_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1583942743949 "|top|RISC_processor:myRISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dont_care RISC_processor.vhd(171) " "Verilog HDL or VHDL warning at RISC_processor.vhd(171): object \"dont_care\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583942743951 "|top|RISC_processor:myRISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_reg RISC_processor:myRISC\|nbit_reg:PCreg " "Elaborating entity \"nbit_reg\" for hierarchy \"RISC_processor:myRISC\|nbit_reg:PCreg\"" {  } { { "RISC_processor.vhd" "PCreg" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff RISC_processor:myRISC\|nbit_reg:PCreg\|d_ff:\\FA_f:0:FA_i " "Elaborating entity \"d_ff\" for hierarchy \"RISC_processor:myRISC\|nbit_reg:PCreg\|d_ff:\\FA_f:0:FA_i\"" {  } { { "nbit_reg.vhd" "\\FA_f:0:FA_i" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_reg.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder RISC_processor:myRISC\|nbit_adder:PC4adder " "Elaborating entity \"nbit_adder\" for hierarchy \"RISC_processor:myRISC\|nbit_adder:PC4adder\"" {  } { { "RISC_processor.vhd" "PC4adder" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder RISC_processor:myRISC\|nbit_adder:PC4adder\|full_adder:\\FA_f:0:FA_i " "Elaborating entity \"full_adder\" for hierarchy \"RISC_processor:myRISC\|nbit_adder:PC4adder\|full_adder:\\FA_f:0:FA_i\"" {  } { { "nbit_adder.vhd" "\\FA_f:0:FA_i" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_mux2_1 RISC_processor:myRISC\|nbit_mux2_1:muxBranch " "Elaborating entity \"nbit_mux2_1\" for hierarchy \"RISC_processor:myRISC\|nbit_mux2_1:muxBranch\"" {  } { { "RISC_processor.vhd" "muxBranch" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 RISC_processor:myRISC\|nbit_mux2_1:muxBranch\|mux_2_1:\\Mx_f:0:Mx_i " "Elaborating entity \"mux_2_1\" for hierarchy \"RISC_processor:myRISC\|nbit_mux2_1:muxBranch\|mux_2_1:\\Mx_f:0:Mx_i\"" {  } { { "nbit_mux2_1.vhd" "\\Mx_f:0:Mx_i" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_mux2_1.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myInstruction_memory RISC_processor:myRISC\|myInstruction_memory:ROM " "Elaborating entity \"myInstruction_memory\" for hierarchy \"RISC_processor:myRISC\|myInstruction_memory:ROM\"" {  } { { "RISC_processor.vhd" "ROM" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942744985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\"" {  } { { "myInstruction_memory.vhd" "altsyncram_component" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\"" {  } { { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942745746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMem.mif " "Parameter \"init_file\" = \"instructionMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942745753 ""}  } { { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583942745753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5a1 " "Found entity 1: altsyncram_e5a1" {  } { { "db/altsyncram_e5a1.tdf" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942746140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942746140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5a1 RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated " "Elaborating entity \"altsyncram_e5a1\" for hierarchy \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942746143 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "6 256 6 6 " "6 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6 warnings found, and 6 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 28 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942746229 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 29 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942746229 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 30 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942746229 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 31 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942746229 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "16 " "Memory Initialization File address 16 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 32 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942746229 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "20 " "Memory Initialization File address 20 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 33 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942746229 ""}  } { { "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/instructionMem.mif" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/instructionMem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1583942746229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_control RISC_processor:myRISC\|RISC_control:RISCcontroller " "Elaborating entity \"RISC_control\" for hierarchy \"RISC_processor:myRISC\|RISC_control:RISCcontroller\"" {  } { { "RISC_processor.vhd" "RISCcontroller" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942746367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_mux2_1 RISC_processor:myRISC\|nbit_mux2_1:muxdestreg " "Elaborating entity \"nbit_mux2_1\" for hierarchy \"RISC_processor:myRISC\|nbit_mux2_1:muxdestreg\"" {  } { { "RISC_processor.vhd" "muxdestreg" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942746428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile_8x32 RISC_processor:myRISC\|registerfile_8x32:myregfile " "Elaborating entity \"registerfile_8x32\" for hierarchy \"RISC_processor:myRISC\|registerfile_8x32:myregfile\"" {  } { { "RISC_processor.vhd" "myregfile" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942746508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 RISC_processor:myRISC\|registerfile_8x32:myregfile\|decoder3_8:writeselector " "Elaborating entity \"decoder3_8\" for hierarchy \"RISC_processor:myRISC\|registerfile_8x32:myregfile\|decoder3_8:writeselector\"" {  } { { "registerfile_8x32.vhd" "writeselector" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/registerfile_8x32.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942746612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux8_1 RISC_processor:myRISC\|registerfile_8x32:myregfile\|nbitmux8_1:muxOut1 " "Elaborating entity \"nbitmux8_1\" for hierarchy \"RISC_processor:myRISC\|registerfile_8x32:myregfile\|nbitmux8_1:muxOut1\"" {  } { { "registerfile_8x32.vhd" "muxOut1" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/registerfile_8x32.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942747323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 RISC_processor:myRISC\|registerfile_8x32:myregfile\|nbitmux8_1:muxOut1\|mux8_1:\\MU_f:0:MU_i " "Elaborating entity \"mux8_1\" for hierarchy \"RISC_processor:myRISC\|registerfile_8x32:myregfile\|nbitmux8_1:muxOut1\|mux8_1:\\MU_f:0:MU_i\"" {  } { { "nbitmux8_1.vhd" "\\MU_f:0:MU_i" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbitmux8_1.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942747433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol RISC_processor:myRISC\|ALUcontrol:myALUcontroller " "Elaborating entity \"ALUcontrol\" for hierarchy \"RISC_processor:myRISC\|ALUcontrol:myALUcontroller\"" {  } { { "RISC_processor.vhd" "myALUcontroller" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942747663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainALU RISC_processor:myRISC\|mainALU:ALUMAIN " "Elaborating entity \"mainALU\" for hierarchy \"RISC_processor:myRISC\|mainALU:ALUMAIN\"" {  } { { "RISC_processor.vhd" "ALUMAIN" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942747824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dont_cares mainALU.vhd(62) " "Verilog HDL or VHDL warning at mainALU.vhd(62): object \"dont_cares\" assigned a value but never read" {  } { { "mainALU.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583942747825 "|top|RISC_processor:myRISC|mainALU:ALUMAIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_one_comp RISC_processor:myRISC\|mainALU:ALUMAIN\|nbit_one_comp:complementer32bit " "Elaborating entity \"nbit_one_comp\" for hierarchy \"RISC_processor:myRISC\|mainALU:ALUMAIN\|nbit_one_comp:complementer32bit\"" {  } { { "mainALU.vhd" "complementer32bit" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_comp_1bit RISC_processor:myRISC\|mainALU:ALUMAIN\|nbit_one_comp:complementer32bit\|one_comp_1bit:\\CO_f:0:CO_i " "Elaborating entity \"one_comp_1bit\" for hierarchy \"RISC_processor:myRISC\|mainALU:ALUMAIN\|nbit_one_comp:complementer32bit\|one_comp_1bit:\\CO_f:0:CO_i\"" {  } { { "nbit_one_comp.vhd" "\\CO_f:0:CO_i" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_one_comp.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitComparator RISC_processor:myRISC\|mainALU:ALUMAIN\|nbitComparator:compare32bit " "Elaborating entity \"nbitComparator\" for hierarchy \"RISC_processor:myRISC\|mainALU:ALUMAIN\|nbitComparator:compare32bit\"" {  } { { "mainALU.vhd" "compare32bit" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748375 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LTprev_signal\[0\] nBitComparator.vhd(22) " "Using initial value X (don't care) for net \"LTprev_signal\[0\]\" at nBitComparator.vhd(22)" {  } { { "nBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nBitComparator.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583942748379 "|top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator RISC_processor:myRISC\|mainALU:ALUMAIN\|nbitComparator:compare32bit\|oneBitComparator:\\NC_f:0:NC_i " "Elaborating entity \"oneBitComparator\" for hierarchy \"RISC_processor:myRISC\|mainALU:ALUMAIN\|nbitComparator:compare32bit\|oneBitComparator:\\NC_f:0:NC_i\"" {  } { { "nBitComparator.vhd" "\\NC_f:0:NC_i" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nBitComparator.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myData_memory RISC_processor:myRISC\|myData_memory:RAM " "Elaborating entity \"myData_memory\" for hierarchy \"RISC_processor:myRISC\|myData_memory:RAM\"" {  } { { "RISC_processor.vhd" "RAM" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "myData_memory.vhd" "altsyncram_component" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "myData_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMem.mif " "Parameter \"init_file\" = \"dataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942748973 ""}  } { { "myData_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583942748973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0eg1 " "Found entity 1: altsyncram_0eg1" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_0eg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942749102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942749102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0eg1 RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated " "Elaborating entity \"altsyncram_0eg1\" for hierarchy \"RISC_processor:myRISC\|myData_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942749104 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 28 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942749116 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/" 29 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1583942749116 ""}  } { { "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/dataMem.mif" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/dataMem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1583942749116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux8_1 RISC_processor:myRISC\|nbitmux8_1:Selectmuxout " "Elaborating entity \"nbitmux8_1\" for hierarchy \"RISC_processor:myRISC\|nbitmux8_1:Selectmuxout\"" {  } { { "RISC_processor.vhd" "Selectmuxout" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583942749385 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[19\] " "Synthesized away node \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e5a1.tdf" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } } { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 193 0 0 } } { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942750595 "|top|RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[20\] " "Synthesized away node \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e5a1.tdf" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } } { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 193 0 0 } } { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942750595 "|top|RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[24\] " "Synthesized away node \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e5a1.tdf" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } } { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 193 0 0 } } { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942750595 "|top|RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[25\] " "Synthesized away node \"RISC_processor:myRISC\|myInstruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_e5a1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e5a1.tdf" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myInstruction_memory.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd" 85 0 0 } } { "RISC_processor.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd" 193 0 0 } } { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942750595 "|top|RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1583942750595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1583942750595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1583942754219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583942759159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942759159 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "top.vhd" "" { Text "H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942760070 "|top|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1583942760070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1006 " "Implemented 1006 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583942760083 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583942760083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "898 " "Implemented 898 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583942760083 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1583942760083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583942760083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583942760335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 12:06:00 2020 " "Processing ended: Wed Mar 11 12:06:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583942760335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583942760335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583942760335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583942760335 ""}
