[
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "PMUCRU_PPLL_CON0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x000000a9",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x0a9",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "PPLL configuration register0"
      },
      {
        "type": "register",
        "name": "PMUCRU_PPLL_CON1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00001203",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "PPLL configuration register1"
      },
      {
        "type": "register",
        "name": "PMUCRU_PPLL_CON2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "PPLL configuration register2"
      },
      {
        "type": "register",
        "name": "PMUCRU_PPLL_CON3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "PPLL configuration register3"
      },
      {
        "type": "register",
        "name": "PMUCRU_PPLL_CON4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "PPLL configuration register4"
      },
      {
        "type": "register",
        "name": "PMUCRU_PPLL_CON5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "PPLL configuration register5"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKSEL_CON0",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000706",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CM0S_CLK_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "cm0s_clk divider control register\n1'b0:PPLL\n1'b1:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CM0S_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x07",
            "description": "cm0s clock source select control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_PCLK_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x06",
            "description": "pmu_pclk divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register0"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKSEL_CON1",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00001986",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_TIMER_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer source select control register\n1'b0:xin_24m\n1'b1:clk_32k"
          },
          {
            "name": "CLK_WIFI_SEL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_wifi source select control register\n1'b0:clk_wifi_divout\n1'b1:clk_wifi_frac"
          },
          {
            "name": "CLK_WIFI_PLL_SEL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_wifi_pll source select control register\n1'b0:PPLL\n1'b1:xin_24m"
          },
          {
            "name": "CLK_WIFI_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x19",
            "description": "clk_wifi divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_SPI3_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_spi3_pll source select control register\n1'b0:xin_24m\n1'b1:PPLL"
          },
          {
            "name": "CLK_SPI3_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x06",
            "description": "clk_spi3 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register1"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKSEL_CON2",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "I2C8_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c8 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "I2C0_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register2"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKSEL_CON3",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "I2C4_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c4 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register3"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKSEL_CON4",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x000002dc",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_32K_SUSPEND_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_32k_suspend source select control register\n1'b0:test clock out\n1'b1:32k from pmu 24m div"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_32K_SUSPEND_DIV_CON",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x2dc",
            "description": "clk_32k_suspend divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register4"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKSEL_CON5",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART_PLL_SEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart_pll source select control register\n1'b0:xin_24m\n1'b1:PPLL"
          },
          {
            "name": "UART4_CLK_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "uart4_clk source select control register\n2'b00:clk_uart4_divout\n2'b01:clk_uart4_frac\n2'b10:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "UART4_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "uart4 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register5"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKFRAC_CON0",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "UART4_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "uart4_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register6"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKFRAC_CON1",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "WIFI_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "wifi_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register7"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKGATE_CON0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_I2C8_SRC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c8_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C4_SRC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c4_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C0_SRC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c0_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_WIFI_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_wifi clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_PVTM_PMU_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pvtm_pmu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART4_FRAC_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart4_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART4_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart4_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER1_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER0_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPI3_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi3_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "FCLK_CM0S_PMU_PPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "fclk_cm0s_pmu_ppll_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock gating register0"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKGATE_CON1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PCLK_WDT_M0_PMU_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_wdt_m0_pmu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_UARTM0_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_uartm0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_MAILBOX_PMU_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_mailbox_pmu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_TIMER_PMU_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_timer_pmu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_SPI3_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_spi3 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKPWM_PMU_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rkpwm_pmu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_I2C8_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_i2c8 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_I2C4_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_i2c4 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_I2C0_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_i2c0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_NOC_PMU_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_noc_pmu clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_SGRF_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_sgrf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_GPIO1_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gpio1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GPIO0_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gpio0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_INTMEM1_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_intmem1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PMUGRF_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_pmugrf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_PMU_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_pmu clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register1"
      },
      {
        "type": "register",
        "name": "PMUCRU_CLKGATE_CON2",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_NOC_PMU_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_noc_pmu clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "RESERVED",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DCLK_CM0S_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_cm0s clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_CM0S_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_cm0s clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "SCLK_CM0S_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "sclk_cm0s clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "FCLK_CM0S_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "fclk_cm0s clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register2"
      },
      {
        "type": "register",
        "name": "PMUCRU_SOFTRST_CON0",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000024",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_WDT_PMU_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_wdt_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UART_M0_PMU_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uart_m0_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UART_M0_PMU_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uart_m0_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_TIMER_PMU_1_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_timer_pmu_1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_TIMER_PMU_0_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_timer_pmu_0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_TIMER_PMU_0_1_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_timer_pmu_0_1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_SPI3_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SPI3_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PORESETN_CM0S_PMU_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "poresetn_cm0s_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "DBGRESETN_CM0S_PMU_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbgresetn_cm0s_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CM0S_NOC_PMU_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_cm0s_noc_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CM0S_PMU_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "hresetn_cm0s_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_INTMEM_PMU_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_intmem_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_NOC_PMU_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_noc_pmu request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register0"
      },
      {
        "type": "register",
        "name": "PMUCRU_SOFTRST_CON1",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_I2C8_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c8 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C4_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c4 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C0_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PVTM_PMU_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_pvtm_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_INTR_ARB_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_intr_arb request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_CRU_PMU_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_cru_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_GPIO1_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_GPIO0_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SGRF_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_sgrf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PMUGRF_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_pmugrf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_RKPWM_PMU_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_rkpwm_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_MAILBOX_PMU_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_mailbox_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C8_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c8 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C4_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c4 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C0_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c0 request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register1"
      },
      {
        "type": "register",
        "name": "PMUCRU_RSTNHOLD_CON0",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_WDT_PMU_HOLD",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_wdt_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_UART_M0_PMU_HOLD",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uart_m0_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_UART_M0_PMU_HOLD",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uart_m0_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_TIMER_PMU_1_HOLD",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_timer_pmu_1_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_TIMER_PMU_0_HOLD",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_timer_pmu_0_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_TIMER_PMU_0_1_HOLD",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_timer_pmu_0_1_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_SPI3_HOLD",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi3_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_SPI3_HOLD",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi3_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PORESETN_CM0S_PMU_HOLD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "poresetn_cm0s_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "DBGRESETN_CM0S_PMU_HOLD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbgresetn_cm0s_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "HRESETN_CM0S_NOC_PMU_HOLD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_cm0s_noc_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "HRESETN_CM0S_PMU_HOLD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_cm0s_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_INTMEM_PMU_HOLD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_intmem_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_NOC_PMU_HOLD",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_noc_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal reset hold control register0"
      },
      {
        "type": "register",
        "name": "PMUCRU_RSTNHOLD_CON1",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_I2C8_HOLD",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c8_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_I2C4_HOLD",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c4_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_I2C0_HOLD",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c0_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "RESETN_PVTM_PMU_HOLD",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_pvtm_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_INTR_ARB_HOLD",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_intr_arb_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_CRU_PMU_HOLD",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_cru_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_GPIO1_HOLD",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio1_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_GPIO0_HOLD",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio0_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_SGRF_HOLD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_sgrf_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_PMUGRF_HOLD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_pmugrf_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_RKPWM_PMU_HOLD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_rkpwm_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_MAILBOX_PMU_HOLD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_mailbox_pmu_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_I2C8_HOLD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c8_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_I2C4_HOLD",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c4_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          },
          {
            "name": "PRESETN_I2C0_HOLD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c0_hold control bit\nWhen HIGH, reset hold, can't be reset by any reset source"
          }
        ],
        "description": "Internal reset hold control register1"
      },
      {
        "type": "register",
        "name": "PMUCRU_GATEDIS_CON0",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SDIOAUDIO_GATING_DIS",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_sdioaudio gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_SD_GATING_DIS",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_sd gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_GIC_GATING_DIS",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_gic gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_GPU_GATING_DIS",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_gpu gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_PERILP_GATING_DIS",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_perilp gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_PERIHP_GATING_DIS",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_perihp gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_VCODEC_GATING_DIS",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vcodec gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_VDU_GATING_DIS",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vdu gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_RGA_GATING_DIS",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_rga gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_IEP_GATING_DIS",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_iep gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_VOPB_GATING_DIS",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vopb gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_VOPL_GATING_DIS",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vopl gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_ISP0_GATING_DIS",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_isp0 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_ISP1_GATING_DIS",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_isp1 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_HDCP_GATING_DIS",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_hdcp gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_USB3_GATING_DIS",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_PERILPM0_GATING_DIS",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_perilpm0 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_CENTER_GATING_DIS",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_center gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_CCIM0_GATING_DIS",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ccim0 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_CCIM1_GATING_DIS",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ccim1 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_VIO_GATING_DIS",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vio gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_MSCH0_GATING_DIS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_msch0 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_MSCH1_GATING_DIS",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_msch1 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_ALIVE_GATING_DIS",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_alive gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_PMU_GATING_DIS",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pmu gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_EDP_GATING_DIS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_edp gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_GMAC_GATING_DIS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_gmac gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_EMMC_GATING_DIS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_emmc gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_CENTER1_GATING_DIS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_center1 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          },
          {
            "name": "CLK_PMUM0_GATING_DIS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pmum0 gate disable bit\nWhen HIGH, gate disable, open all clocks power domain idle\nrequest needed"
          }
        ],
        "description": "Internal gate disable control register0"
      }
    ],
    "name": "PMUCRU",
    "summary": [
      {
        "name": "PMUCRU_PPLL_CON0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x000000a9",
        "description": "PPLL configuration register0"
      },
      {
        "name": "PMUCRU_PPLL_CON1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00001203",
        "description": "PPLL configuration register1"
      },
      {
        "name": "PMUCRU_PPLL_CON2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x0000031f",
        "description": "PPLL configuration register2"
      },
      {
        "name": "PMUCRU_PPLL_CON3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000008",
        "description": "PPLL configuration register3"
      },
      {
        "name": "PMUCRU_PPLL_CON4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000007",
        "description": "PPLL configuration register4"
      },
      {
        "name": "PMUCRU_PPLL_CON5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00007f00",
        "description": "PPLL configuration register5"
      },
      {
        "name": "PMUCRU_CLKSEL_CON0",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000706",
        "description": "Internal clock select and divide register0"
      },
      {
        "name": "PMUCRU_CLKSEL_CON1",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00001986",
        "description": "Internal clock select and divide register1"
      },
      {
        "name": "PMUCRU_CLKSEL_CON2",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000303",
        "description": "Internal clock select and divide register2"
      },
      {
        "name": "PMUCRU_CLKSEL_CON3",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000003",
        "description": "Internal clock select and divide register3"
      },
      {
        "name": "PMUCRU_CLKSEL_CON4",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x000002dc",
        "description": "Internal clock select and divide register4"
      },
      {
        "name": "PMUCRU_CLKSEL_CON5",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000200",
        "description": "Internal clock select and divide register5"
      },
      {
        "name": "PMUCRU_CLKFRAC_CON0",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register6"
      },
      {
        "name": "PMUCRU_CLKFRAC_CON1",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register7"
      },
      {
        "name": "PMUCRU_CLKGATE_CON0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register0"
      },
      {
        "name": "PMUCRU_CLKGATE_CON1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register1"
      },
      {
        "name": "PMUCRU_CLKGATE_CON2",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register2"
      },
      {
        "name": "PMUCRU_SOFTRST_CON0",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000024",
        "description": "Internal software reset control register0"
      },
      {
        "name": "PMUCRU_SOFTRST_CON1",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register1"
      },
      {
        "name": "PMUCRU_RSTNHOLD_CON0",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal reset hold control register0"
      },
      {
        "name": "PMUCRU_RSTNHOLD_CON1",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal reset hold control register1"
      },
      {
        "name": "PMUCRU_GATEDIS_CON0",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal gate disable control register0"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "CRU_LPLL_CON0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000096",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x096",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "LPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_LPLL_CON1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00001202",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "LPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_LPLL_CON2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "LPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_LPLL_CON3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "LPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_LPLL_CON4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "LPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_LPLL_CON5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "LPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_BPLL_CON0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000064",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x064",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "BPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_BPLL_CON1",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00001201",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "BPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_BPLL_CON2",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "BPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_BPLL_CON3",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "BPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_BPLL_CON4",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "BPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_BPLL_CON5",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "BPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_DPLL_CON0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000064",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x064",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "DPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_DPLL_CON1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00001301",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "DPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_DPLL_CON2",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "DPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_DPLL_CON3",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "DPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_DPLL_CON4",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "DPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_DPLL_CON5",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "DPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_CPLL_CON0",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x000000c0",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x0c0",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "CPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_CPLL_CON1",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00001302",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "CPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_CPLL_CON2",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "CPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_CPLL_CON3",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "CPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_CPLL_CON4",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "CPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_CPLL_CON5",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "CPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_GPLL_CON0",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x000000c6",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x0c6",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "GPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_GPLL_CON1",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00002202",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "GPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_GPLL_CON2",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "GPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_GPLL_CON3",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "GPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_GPLL_CON4",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "GPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_GPLL_CON5",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "GPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_NPLL_CON0",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x000000fa",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x0fa",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "NPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_NPLL_CON1",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00001203",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "NPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_NPLL_CON2",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "NPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_NPLL_CON3",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "NPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_NPLL_CON4",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "NPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_NPLL_CON5",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "NPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_VPLL_CON0",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x000000c6",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBDIV",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x0c6",
            "description": "Feedback Divide Value\nValid divider settings are:\n[16, 3200] in integer mode\n[20, 320] in fractional mode\nTips: no plus one operation"
          }
        ],
        "description": "VPLL configuration register0"
      },
      {
        "type": "register",
        "name": "CRU_VPLL_CON1",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00001202",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV2",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "Second Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POSTDIV1",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "First Post Divide Value\n(1-7)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFDIV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "Reference Clock Divide Value\n(1-63)"
          }
        ],
        "description": "VPLL configuration register1"
      },
      {
        "type": "register",
        "name": "CRU_VPLL_CON2",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x0000031f",
        "bit_ranges": [
          {
            "name": "PLL_LOCK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "PLL lock status\n1'b0: unlock\n1'b1: lock"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRACDIV",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x00031f",
            "description": "Fractional part of feedback divide\n(fraction = FRAC/2^24)"
          }
        ],
        "description": "VPLL configuration register2"
      },
      {
        "type": "register",
        "name": "CRU_VPLL_CON3",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PLL_WORK_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL work mode select\n2'b00: Slow mode, clock from external 24MHz/26MHz OSC\n(default)\n2'b01: Normal mode, clock from PLL output\n2'b10: Deep slow mode, clock from external 32.768kHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FOUT4PHASEPD",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down 4-phase clocks and 2X, 3X, 4X clocks\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTVCOPD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "FOUTPOSTDIVPD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down all outputs except for buffered VCO clock\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "DSMPD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "PLL saturation behavior enable\n1'b0: no power down\n1'b1: power down\nDSMPD = 1'b1 ( modulator is disabled, \"integer mode\")"
          },
          {
            "name": "DACPD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Power down quantization noise cancellation DAC\n1'b0: no power down\n1'b1: power down"
          },
          {
            "name": "BYPASS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "PLL Bypass.  FREF bypasses PLL to FOUTPOSTDIV\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "POWER_DOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Global power down\n1'b0: no power down\n1'b1: power down"
          }
        ],
        "description": "VPLL configuration register3"
      },
      {
        "type": "register",
        "name": "CRU_VPLL_CON4",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000007",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SPREAD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "spread amplitude\n% = 0.1 * SPREAD[4:0]"
          },
          {
            "name": "SSMOD_DIVVAL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Divider required to set the modulation frequency\nDivider required to set the modulation frequency"
          },
          {
            "name": "SSMOD_DOWNSPREAD",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Selects center spread or downs pread\n1'b0: center spread\n1'b1: down spread"
          },
          {
            "name": "SSMOD_RESET",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Reset modulator state\n1'b0: no reset\n1'b1: reset"
          },
          {
            "name": "SSMOD_DISABLE_SSCG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by module\n1'b0: no bypass\n1'b1: bypass"
          },
          {
            "name": "SSMOD_BP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Bypass SSMOD by integration\n1'b0: no bypass\n1'b1: bypass"
          }
        ],
        "description": "VPLL configuration register4"
      },
      {
        "type": "register",
        "name": "CRU_VPLL_CON5",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00007f00",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SSMOD_EXT_MAXADDR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x7f",
            "description": "External wave table data inputs\n(0-255)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SSMOD_SEL_EXT_WAVE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "select external wave\n1'b0: no select ext_wave\n1'b1: select ext_wave"
          }
        ],
        "description": "VPLL configuration register5"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLKM_CORE_L_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclkm_core_l divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_CORE_L_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_l clock source select control register\n2'b00:LPLL\n2'b01:BPLL\n2'b10:DPLL\n2'b11:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CORE_L_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_core_l divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register0"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_DBG_L_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "pclk_dbg_l divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATCLK_CORE_L_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "atclk_core_l divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register1"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON2",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000141",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLKM_CORE_B_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclkm_core_b divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_CORE_B_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_core_b clock source select control register\n2'b00:LPLL\n2'b01:BPLL\n2'b10:DPLL\n2'b11:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CORE_B_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_core_b divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register2"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON3",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00006303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLKEN_DBG_B_DIV_CON",
            "bit_range": "14:13",
            "attr": "RW",
            "reset": "0x3",
            "description": "pclken_dbg_b divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "PCLK_DBG_B_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "pclk_dbg_b divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATCLK_CORE_B_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "atclk_core_b divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register3"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON4",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000041",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CS_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_cs clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CS_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_cs divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register4"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON5",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00008341",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_CCI_TRACE_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_cci_trace clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CCI_TRACE_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "clk_cci_trace divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_CCI_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "aclk_cci clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:VPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_CCI_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_cci divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register5"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON6",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000320",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PCLK_DDR_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_ddr clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_DDR_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "pclk_ddr divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_DDRC_PLL_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_ddrc clock source select control register\n2'b00:LPLL\n2'b01:BPLL\n2'b10:DPLL\n2'b11:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_DDRC_DIV_CON",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register6"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON7",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_VCODEC_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_vcodec divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_VCODEC_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vcodec clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_VCODEC_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_vcodec divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register7"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON8",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_VDU_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_vdu divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_VDU_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vdu clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_VDU_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_vdu divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register8"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON9",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00004141",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_VDU_CA_PLL_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_vdu_ca clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_VDU_CA_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_vdu_ca divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_VDU_CORE_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_vdu_core clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_VDU_CORE_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_vdu_core divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register9"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON10",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_IEP_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_iep divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_IEP_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_iep clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_IEP_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_iep divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register10"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON11",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_RGA_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_rga divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_RGA_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_rga clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_RGA_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_rga divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register11"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON12",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000100",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "ACLK_CENTER_PLL_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_center clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_CENTER_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_center divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_RGA_CORE_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_rga_core clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_RGA_CORE_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_rga_core divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register12"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON13",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000361",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "HCLK_SD_SRC_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sd clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_SD_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "hclk_sd divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_GPU_PLL_SEL",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x3",
            "description": "aclk_gpu clock source select control register\n3'b000:PPLL\n3'b001:CPLL\n3'b010:GPLL\n3'b011:NPLL\n3'b100:USB_480M"
          },
          {
            "name": "ACLK_GPU_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_gpu divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register13"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON14",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00003181",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_USBPLL_480M_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usbpll_480m_sel clock select control register\n1'b0:xin_24m\n1'b1:clk_usbphy_480m"
          },
          {
            "name": "PCLK_PERIHP_DIV_CON",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x3",
            "description": "pclk_perihp divider control register\nclk=aclk_perihp/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_PERIHP_DIV_CON",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "hclk_perihp divider control register\nclk=aclk_perihp/(div_con+1)"
          },
          {
            "name": "ACLK_PERIHP_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "aclk_perihp clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_USBPHY_480M_CH_SEL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usbphy_480m clock channel select control register\n1'b0:usb_phy0_480m\n1'b1:usb_phy1_480m"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_PERIHP_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_perihp divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register14"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON15",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000500",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SDIO_PLL_SEL",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x5",
            "description": "clk_sdio clock source select control register\n3'b000:CPLL\n3'b001:GPLL\n3'b010:NPLL\n3'b011:PPLL\n3'b100:USB_480M\n3'b101:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SDIO_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_sdio divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register15"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON16",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000500",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SDMMC_PLL_SEL",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x5",
            "description": "clk_sdmmc clock source select control register\n3'b000:CPLL\n3'b001:GPLL\n3'b010:NPLL\n3'b011:PPLL\n3'b100:USB_480M\n3'b101:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SDMMC_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_sdmmc divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register16"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON17",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000300",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PCIE_PM_PLL_SEL",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_pcie_pm clock source select control register\n3'b000:CPLL\n3'b001:GPLL\n3'b010:NPLL\n3'b011:xin_24m\n3'b1xx:reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PCIE_PM_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_pcie_pm divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register17"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON18",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00004a87",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_PCIEPHY_REF100M_DIV_CON",
            "bit_range": "15:11",
            "attr": "RW",
            "reset": "0x09",
            "description": "clk_pciephy_ref100m divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_PCIEPHY_REF_SEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pciephy_ref clock select control register\n1'b0:clk_pcie_ref24m\n1'b1:clk_pcie_ref100m"
          },
          {
            "name": "CLK_PCIE_CORE_PLL_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_pcie_core clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "CLK_PCIE_CORE_CLK_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_pcie_core clock select control register\n1'b0:clk_pcie_core\n1'b1:pipe_clk_pcie from PCIE PHY"
          },
          {
            "name": "CLK_PCIE_CORE_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x07",
            "description": "clk_pcie_core divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register18"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON19",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000100",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_GMAC_DIV_CON",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "pclk_gmac divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_RMII_SRC_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_rmii_src clock select control register\n1'b0:clk_mac_divout\n1'b1:rmii_clkin from IO"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_HSICPHY_PLL_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_hsicphy clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:NPLL\n2'b11:USB_480M"
          }
        ],
        "description": "Internal clock select and divide register19"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON20",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00009303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_GMAC_PLL_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_gmac clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_GMAC_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x13",
            "description": "clk_gmac divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_GMAC_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gmac clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_GMAC_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "aclk_gmac divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register20"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON21",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_EMMC_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_emmc clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_EMMC_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "aclk_emmc divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register21"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON22",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000400",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_EMMC_PLL_SEL",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x4",
            "description": "clk_emmc clock source select control register\n3'b000:CPLL\n3'b001:GPLL\n3'b010:NPLL\n3'b011:USB_480M\n3'b1xx:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_EMMC_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_emmc divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register22"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON23",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00003181",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_PERILP0_DIV_CON",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x3",
            "description": "perilp0_pclk divider control register\nclk=aclk_perilp0/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_PERILP0_DIV_CON",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "perilp0_hclk divider control register\nclk=aclk_perilp0/(div_con+1)"
          },
          {
            "name": "ACLK_PERILP0_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "aclk_perilp0 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_PERILP0_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_perilp0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register23"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON24",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00008103",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "FCLK_CM0S_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x1",
            "description": "fclk_cm0s clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FCLK_CM0S_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "fclk_cm0s divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_CRYPTO0_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_crypto0 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CRYPTO0_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "clk_crypto0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register24"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON25",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000183",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_PERILP1_DIV_CON",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "pclk_perilp1 divider control register\nclk=hclk_perilp1/(div_con+1)"
          },
          {
            "name": "HCLK_PERILP1_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "hclk_perilp1 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_PERILP1_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "hclk_perilp1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register25"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON26",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000103",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_SARADC_DIV_CON",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_saradc divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_CRYPTO1_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_crypto1 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_CRYPTO1_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "clk_crypto1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register26"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON27",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x000002dc",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_TSADC_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk tsadc clock select control register\n1'b0:xin_24m\n1'b1:clk_32k"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_TSADC_DIV_CON",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x2dc",
            "description": "clk tsadc divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register27"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON28",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000300",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_I2S0_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_i2s0 clock select control register\n2'b00:clk_i2s0_divout\n2'b01:clk_i2s0_frac\n2'b10:clkin_i2s from IO\n2'b11:clk_12m"
          },
          {
            "name": "CLK_I2S0_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s0 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2S0_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_i2s0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register28"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON29",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000300",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_I2S1_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_i2s1 clock select control register\n2'b00:clk_i2s1_divout\n2'b01:clk_i2s1_frac\n2'b10:clkin_i2s from IO\n2'b11:clk_12m"
          },
          {
            "name": "CLK_I2S1_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s1 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2S1_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_i2s1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register29"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON30",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000300",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_I2S2_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_i2s2 clock select control register\n2'b00:clk_i2s2_divout\n2'b01:clk_i2s2_frac\n2'b10:clkin_i2s2 from IO\n2'b11:clk_12m"
          },
          {
            "name": "CLK_I2S2_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s2 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2S2_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_i2s2 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register30"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON31",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_I2SOUT_SEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2sout clock select control register\n1'b0:clk_i2s\n1'b1:clk_12m"
          },
          {
            "name": "CLK_I2S_CH_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s_ch clock select control register\n2'b00:clk_i2s0\n2'b01:clk_i2s1\n2'b10:clk_i2s2"
          }
        ],
        "description": "Internal clock select and divide register31"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON32",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00006300",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_DPTX_SPDIF_REC_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dptx_spdif_rec clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPDIF_8CH_CLK_SEL",
            "bit_range": "14:13",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_spdif_8ch clock select control register\n2'b00:clk_spdif_divout\n2'b01:clk_spdif_frac\n2'b10:clkin_spdif from IO SAME AS clkin_i2s\n2'b11:clk_12m"
          },
          {
            "name": "CLK_DPTX_SPDIF_REC_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "clk_dptx_spdif_rec divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_SPDIF_8CH_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spdif_8ch clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPDIF_8CH_PLL_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_spdif_8ch_pll divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register32"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON33",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_UART_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART0_SRC_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart0_src clock select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:USB_480M"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART0_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_uart0 clock select control register\n2'b00:clk_uart0_divout\n2'b01:clk_uart0_frac\n2'b10:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART0_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_uart0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register33"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON34",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "CLK_WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART1_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_uart1 clock select control register\n2'b00:clk_uart1_divout\n2'b01:clk_uart1_frac\n2'b10:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART1_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_uart1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register34"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON35",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART2_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_uart2 clock select control register\n2'b00:clk_uart2_divout\n2'b01:clk_uart2_frac\n2'b10:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART2_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_uart2 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register35"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON36",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART3_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_uart3 clock select control register\n2'b00:clk_uart3_divout\n2'b01:clk_uart3_frac\n2'b10:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART3_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_uart3 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register36"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON38",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00003f3f",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_TESTOUT2_PLL_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_testout2 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "CLK_TESTOUT2_CLK_SEL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_testout2 clock select control register\n1'b0:clk_testout_src\n1'b1:xin_24m"
          },
          {
            "name": "CLK_TESTOUT2_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1f",
            "description": "clk_testout2 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_TESTOUT1_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_testout1 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "CLK_TESTOUT1_CLK_SEL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_testout1 clock select control register\n1'b0:clk_testout_src\n1'b1:xin_24m"
          },
          {
            "name": "CLK_TESTOUT1_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x1f",
            "description": "clk_testout1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register38"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON39",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000041",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_USB3_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "aclk_usb3 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_USB3_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_usb3 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register39"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON40",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_USB3_OTG0_SUSPEND_SRC_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3_otg0_suspend_src clock select control register\n1'b0:xin_24m\n1'b1:clk_32k"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_USB3_OTG0_SUSPEND_DIV_CON",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "clk_usb3_otg0_suspend divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register40"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON41",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_USB3_OTG1_SUSPEND_SRC_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3_otg1_suspend_src clock select control register\n1'b0:xin_24m\n1'b1:clk_32k"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_USB3_OTG1_SUSPEND_DIV_CON",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "clk_usb3_otg1_suspend divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register41"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON42",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "ACLK_HDCP_PLL_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_hdcp clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_HDCP_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_hdcp divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_VIO_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vio clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_VIO_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_vio divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register42"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON43",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000421",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_HDCP_DIV_CON",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x01",
            "description": "pclk_hdcp divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "HCLK_HDCP_DIV_CON",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_hdcp divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "PCLK_VIO_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "pclk_vio divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register43"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON44",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000700",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PCLK_EDP_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_edp clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_EDP_DIV_CON",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x07",
            "description": "pclk_edp divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock select and divide register44"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON45",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x000002dc",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_HDMI_CEC_SRC_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_hdmi_cec_src clock select control register\n1'b0:clk_32k\n1'b1:xin_24m"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_HDMI_CEC_DIV_CON",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x2dc",
            "description": "clk_hdmi_cec divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register45"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON46",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x00000004",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_DP_CORE_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dp_core clock source select control register\n2'b00:NPLL\n2'b01:CPLL\n2'b10:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_DP_CORE_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x04",
            "description": "clk_dp_core divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register46"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON47",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000102",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_VOP0_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_vop0 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_VOP0_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vop0 clock source select control register\n2'b00:VPLL\n2'b01:CPLL\n2'b10:GPLL\n2'b11:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_VOP0_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "aclk_vop0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register47"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON48",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00000102",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_VOP1_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_vop1 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_VOP1_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vop1 clock source select control register\n2'b00:VPLL\n2'b01:CPLL\n2'b10:GPLL\n2'b11:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_VOP1_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "aclk_vop1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register48"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON49",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00000001",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DCLK_VOP0_DCLK_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_vop0 clock select control register\n1'b0:dclk_vop_divout\n1'b1:dclk_vop_frac"
          },
          {
            "name": "RESERVED",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DCLK_VOP0_PLL_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_vop0 clock source select control register\n2'b00:VPLL\n2'b01:CPLL\n2'b1x:GPLL"
          },
          {
            "name": "DCLK_VOP0_DIV_CON",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "dclk_vop0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register49"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON50",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DCLK_VOP1_DCLK_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_vop1 clock select control register\n1'b0:dclk_vop_divout\n1'b1:dclk_vop_frac"
          },
          {
            "name": "RESERVED",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DCLK_VOP1_PLL_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_vop1 clock source select control register\n2'b00:VPLL\n2'b01:CPLL\n2'b1x:GPLL"
          },
          {
            "name": "DCLK_VOP1_DIV_CON",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "vop1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register50"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON51",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_VOP0_PWM_SRC_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop0_pwm_src clock select control register\n2'b00:VPLL\n2'b01:CPLL\n2'b1x:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_VOP0_PWM_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x05",
            "description": "vop0_pwm divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register51"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON52",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_VOP1_PWM_SRC_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop1_pwm_src clock select control register\n2'b00:VPLL\n2'b01:CPLL\n2'b1x:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_VOP1_PWM_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x05",
            "description": "vop1_pwm divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register52"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON53",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_ISP0_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_isp0 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_ISP0_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp0 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_ISP0_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_isp0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register53"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON54",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_ISP1_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "hclk_isp1 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "ACLK_ISP1_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp1 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b10:PPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_ISP1_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "aclk_isp1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register54"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON55",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00008181",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_ISP1_PLL_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_isp1 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_ISP1_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_isp1 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_ISP0_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x2",
            "description": "clk_isp0 clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_ISP0_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "clk_isp0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register55"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON56",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000320",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "ACLK_GIC_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_GIC_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "aclk_gic divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_CIF_PLL_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cif clock source select control register\n2'b00:CPLL\n2'b01:GPLL\n2'b1x:NPLL"
          },
          {
            "name": "CLK_CIF_CLK_SEL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "clk_cif clock select control register\n1'b0:clk_cif_src\n1'b1:xin_24m"
          },
          {
            "name": "CLK_CIF_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_cif divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register56"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON57",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLKOUT_24M_DIV_CON",
            "bit_range": "15:6",
            "attr": "RW",
            "reset": "0x000",
            "description": "clkout_24m divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_ALIVE_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x05",
            "description": "pclk_alive divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register57"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON58",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x0000071f",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_SPI5_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi5 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPI5_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x07",
            "description": "spi5 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_TESTFRAC_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_frac clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_TEST_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x1f",
            "description": "test divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register58"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON59",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x00000707",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_SPI1_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi1 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPI1_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x07",
            "description": "spi1 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_SPI0_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi0 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPI0_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x07",
            "description": "spi0 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register59"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON60",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0x00000707",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_SPI4_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi4 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPI4_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x07",
            "description": "spi4 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_SPI2_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi2 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_SPI2_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x07",
            "description": "spi2 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register60"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON61",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x00000303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_I2C5_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c5 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2C5_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c5 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_I2C1_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c1 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2C1_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c1 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register61"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON62",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0x00000303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_I2C6_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c6 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2C6_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c6 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_I2C2_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c2 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2C2_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c2 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register62"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON63",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0x00000303",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_I2C7_PLL_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c7 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2C7_DIV_CON",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c7 divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_I2C3_PLL_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c3 clock source select control register\n1'b0:CPLL\n1'b1:GPLL"
          },
          {
            "name": "CLK_I2C3_DIV_CON",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "i2c3 divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register63"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON64",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x000000c5",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_UPHY0_TCPDPHY_REF_CLK_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uphy0_tcpdphy_ref clock select control register\n1'b0:xin_24m\n1'b1:clk_32k"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UPHY0_TCPDPHY_REF_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_uphy0_tcpdphy_ref divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_UPHY0_TCPDCORE_CLK_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_uphy0_tcpdcore clock select control register\n2'b00:xin_24m\n2'b01:clk_32k\n2'b10:cpll\n2'b11:gpll"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UPHY0_TCPDCORE_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x05",
            "description": "clk_uphy0_tcpdcore divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register64"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON65",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x000000c5",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_UPHY1_TCPDPHY_REF_CLK_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uphy1_tcpdphy_ref clock select control register\n1'b0:xin_24m\n1'b1:clk_32k"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UPHY1_TCPDPHY_REF_DIV_CON",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "clk_uphy1_tcpdphy_ref divider control register\nclk=clk_src/(div_con+1)"
          },
          {
            "name": "CLK_UPHY1_TCPDCORE_CLK_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x3",
            "description": "clk_uphy1_tcpdcore clock select control register\n2'b00:xin_24m\n2'b01:clk_32k\n2'b10:cpll\n2'b11:gpll"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UPHY1_TCPDCORE_DIV_CON",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x05",
            "description": "clk_uphy1_tcpdcore divider control register\nclk=clk_src/(div_con+1)"
          }
        ],
        "description": "Internal clock select and divide register65"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON96",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_I2S0_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "clk_i2s0_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register80"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON97",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_I2S1_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "clk_i2s1_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register81"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON98",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_I2S2_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "clk_i2s2_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register82"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON99",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_SPDIF_8CH_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "spdif_8ch_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register83"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON100",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_UART0_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "uart0_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register84"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON101",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_UART1_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "uart1_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register85"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON102",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_UART2_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "uart2_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register86"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON103",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_UART3_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "uart3_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register87"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON105",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "CLK_TESTFRAC_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "clk_testfrac frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register89"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON106",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "DCLK_VOP0_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "dclk_vop0_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register90"
      },
      {
        "type": "register",
        "name": "CRU_CLKSEL_CON107",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x0bb8ea60",
        "bit_ranges": [
          {
            "name": "DCLK_VOP1_FRAC_DIV_CON",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x0bb8ea60",
            "description": "dclk_vop1_frac divider control register\nFout = Fsrc*numerator/denominator\nHigh 16-bit for numerator\nLow 16-bit for denominator"
          }
        ],
        "description": "Internal clock select and divide register91"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON0",
        "offset": "0x0300",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PVTM_CORE_L_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pvtm_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_COREDBG_L_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_coredbg_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ATCLK_CORE_L_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "atclk_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLKM_CORE_L_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclkm_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_L_GPLL_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_l_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_L_DPLL_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_l_dpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_L_BPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_l_bpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_L_LPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_l_lpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register0"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON1",
        "offset": "0x0304",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PVTM_CORE_B_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pvtm_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_COREDBG_B_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_coredbg_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ATCLK_CORE_B_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "atclk_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLKM_CORE_B_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclkm_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_B_GPLL_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_b_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_B_DPLL_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_b_dpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_B_BPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_b_bpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CORE_B_LPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_core_b_lpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register1"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON2",
        "offset": "0x0308",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CS_NPLL_CLK_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "cs_npll_clk clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CS_GPLL_CLK_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "cs_gpll_clk clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CS_CPLL_CLK_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "cs_cpll_clk clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CCI_TRACE_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cci_trace clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CCI_TRACE_GPLL_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cci_trace_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CCI_TRACE_CPLL_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cci_trace_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CCI_SRC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CCI_VPLL_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_vpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CCI_NPLL_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_npll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CCI_GPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CCI_CPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_cpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register2"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON3",
        "offset": "0x030c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_CENTER_SRC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_center_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_DDR_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_ddr clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRC_GPLL_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRC_DPLL_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc_dpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRC_BPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc_bpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRC_LPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc_lpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register3"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON4",
        "offset": "0x0310",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PVTM_DDR_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pvtm_ddr clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_RGA_CORE_SRC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_rga_core_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_RGA_SRC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_rga_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_RGA_SRC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_rga_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_IEP_SRC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_iep_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_IEP_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_iep_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_VDU_CA_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vdu_ca_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_VDU_CORE_SRC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vdu_core_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_VDU_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vdu_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VDU_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vdu_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_VCODEC_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vcodec_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VCODEC_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vcodec_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register4"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON5",
        "offset": "0x0314",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_MAC_TX_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_mac_tx clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_MAC_RX_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_mac_rx clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_MAC_REFOUT_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_mac_refout clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_MAC_REF_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_mac_ref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_GMAC_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_gmac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PERIHP_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perihp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_PERIHP_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perihp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PERIHP_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perihp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PERIHP_CPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perihp_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PERIHP_GPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perihp_gpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register5"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON6",
        "offset": "0x0318",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_EMMC_SRC_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_emmc_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_EMMC_CPLL_SRC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_emmc_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_EMMC_GPLL_SRC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_emmc_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GMAC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gmac clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GMAC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gmac clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GMAC_CPLL_SRC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gmac_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GMAC_GPLL_SRC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gmac_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_USB2PHY1_REF_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb2phy1_ref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_USB2PHY0_REF_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb2phy0_ref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_HSICPHY_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_hsicphy clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_PCIE_CORE_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pcie_core_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_PCIE_PM_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pcie_pm_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SDMMC_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_sdmmc_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SDIO_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_sdio_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register6"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON7",
        "offset": "0x031c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FCLK_CM0S_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "fclk_cm0s clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CRYPTO1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_crypto1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CRYPTO0_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_crypto0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CM0S_CPLL_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cm0s_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CM0S_GPLL_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cm0s_gpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PERILP0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perilp0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_PERILP0_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perilp0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PERILP0_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perilp0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PERILP0_CPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perilp0_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PERILP0_GPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perilp0_gpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register7"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON8",
        "offset": "0x0320",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_SPDIF_8CH_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spdif_8ch clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPDIF_8CH_FRAC_SRC_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spdif_8ch_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPDIF_8CH_SRC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spdif_8ch_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S_OUT_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s_out clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S2_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S2_FRAC_SRC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s2_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S2_SRC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s2_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S1_FRAC_SRC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s1_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S1_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s1_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S0_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S0_FRAC_SRC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s0_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2S0_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2s0_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PERILP1_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perilp1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_PERILP1_CPLL_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perilp1_cpll clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_PERILP1_GPLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perilp1_gpll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register8"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON9",
        "offset": "0x0324",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_SPI4_SRC_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi4_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPI2_SRC_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi2_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPI1_SRC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi1_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPI0_SRC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi0_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SARADC_SRC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_saradc_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TSADC_SRC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_tsadc_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UART3_FRAC_SRC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart3_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART3_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart3_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART2_FRAC_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart2_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART2_SRC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart2_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART1_FRAC_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart1_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART1_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart1_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART0_FRAC_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart0_frac_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UART0_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uart0_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register9"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON10",
        "offset": "0x0328",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_VOP1_PWM_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vop1_pwm clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_VOP0_PWM_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_vop0_pwm clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DCLK_VOP1_SRC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_vop1_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DCLK_VOP0_SRC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_vop0_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_VOP1_PRE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vop1_pre clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VOP1_PRE_SRC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vop1_pre_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_VOP0_PRE_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vop0_pre clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VOP0_PRE_SRC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vop0_pre_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_CIF_OUT_SRC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_cif_out_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DPTX_SPDIF_REC_SRC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dptx_spdif_rec_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C7_SRC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c7_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C3_SRC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c3_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C6_SRC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c6_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C2_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c2_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C5_SRC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c5_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_I2C1_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_i2c1_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register10"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON11",
        "offset": "0x032c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_MIPIDPHY_CFG_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_mipidphy_cfg clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_MIPIDPHY_REF_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_mipidphy_ref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "13:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_EDP_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_edp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_HDCP_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_hdcp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_DP_CORE_SRC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dp_core_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_HDMI_CEC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_hdmi_cec clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_HDMI_SFR_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_hdmi_sfr clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_ISP1_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_isp1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_ISP0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_isp0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HDCP_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_hdcp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_HDCP_SRC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_hdcp_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_VIO_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_vio clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VIO_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vio_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register11"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON12",
        "offset": "0x0330",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_SD_SRC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sd_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GIC_SRC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_ISP1_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_isp1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_ISP1_SRC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp1_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_ISP0_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_isp0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_ISP0_SRC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp0_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PCIEPHY_REF100M_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pciephy_ref100m clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_USB3_OTG1_SUSPEND_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3_otg1_suspend clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_USB3_OTG0_SUSPEND_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3_otg0_suspend clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_USB3_OTG1_REF_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3_otg1_ref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_USB3_OTG0_REF_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb3_otg0_ref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_USB3_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_usb3_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register12"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON13",
        "offset": "0x0334",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "CLK_TESTOUT2_SRC_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_testout2_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TESTOUT1_SRC_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_testout1_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_SPI5_SRC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_spi5_src clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_USB480M_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_usb480m clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "TESTCLK_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "testclk clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_WIFI_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_wifi clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_UPHY1_TCPDCORE_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uphy1_tcpdcore clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UPHY1_TCPDPHYREF_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uphy1_tcpdphyref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UPHY0_TCPDCORE_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uphy0_tcpdcore clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_UPHY0_TCPDPHYREF_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_uphy0_tcpdphyref clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_PVTM_GPU_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_pvtm_gpu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GPU_PLL_SRC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gpu_pll_src clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register13"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON14",
        "offset": "0x0338",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_PERF_CORE_L_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perf_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CORE_ADB400_CORE_L_2_CCI500_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_core_adb400_core_l_2_cci500 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CORE_ADB400_CORE_L_2_GIC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_core_adb400_core_l_2_gic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CORE_ADB400_GIC_2_CORE_L_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_core_adb400_gic_2_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DBG_PD_CORE_L_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dbg_pd_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "8:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_PERF_CORE_B_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perf_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CORE_ADB400_CORE_B_2_CCI500_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_core_adb400_core_b_2_cci500 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CORE_ADB400_CORE_B_2_GIC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_core_adb400_core_b_2_gic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CORE_ADB400_GIC_2_CORE_B_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_core_adb400_gic_2_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_DBG_CXCS_PD_CORE_B_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_dbg_cxcs_pd_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DBG_PD_CORE_B_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dbg_pd_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock gating register14"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON15",
        "offset": "0x033c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_CCI_GRF_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "CLK_DBG_NOC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dbg_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "CLK_DBG_CXCS_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_dbg_cxcs clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_CCI_NOC1_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_noc1 clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_CCI_NOC0_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci_noc0 clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_CCI_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_cci clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_ADB400M_PD_CORE_B_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_adb400m_pd_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_ADB400M_PD_CORE_L_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_adb400m_pd_core_l clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register15"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON16",
        "offset": "0x0340",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_RGA_NOC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_rga_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_RGA_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_rga clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_RGA_NOC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_rga_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_RGA_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_rga clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_IEP_NOC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_iep_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_IEP_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_iep clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_IEP_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_iep_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_IEP_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_iep clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register16"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON17",
        "offset": "0x0344",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_VDU_NOC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vdu_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_VDU_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vdu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VDU_NOC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vdu_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_VDU_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vdu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_VCODEC_NOC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vcodec_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_VCODEC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vcodec clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VCODEC_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vcodec_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_VCODEC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vcodec clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register17"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON18",
        "offset": "0x0348",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PCLK_CIC_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_cic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDR_MON_TIMER_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddr_mon_timer clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDR_MON_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddr_mon clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_DDR_MON_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_ddr_mon clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDR_CIC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddr_cic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_CENTER_MAIN_NOC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_center_main_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "CLK_DDRCFG_MSCH1_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrcfg_msch1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRPHY1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrphy1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRPHY_CTRL1_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrphy_ctrl1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRC1_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDR1_MSCH_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddr1_msch clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRCFG_MSCH0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrcfg_msch0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRPHY0_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrphy0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRPHY_CTRL0_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrphy_ctrl0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDRC0_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddrc0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_DDR0_MSCH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_ddr0_msch clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register18"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON19",
        "offset": "0x034c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_DDR_SGRF_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_ddr_sgrf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_CENTER_PERI_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_center_peri_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_CENTER_MAIN_NOC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_center_main_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          }
        ],
        "description": "Internal clock gating register19"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON20",
        "offset": "0x0350",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "HCLK_AHB1TOM_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_ahb1tom clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PERIHP_NOC_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perihp_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_PERIHP_NOC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perihp_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_PERIHP_NOC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perihp_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_PCIE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_pcie clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_PCIE_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_pcie clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HSIC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_hsic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HOST1_ARB_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_host1_arb clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HOST1_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_host1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HOST0_ARB_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_host0_arb clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HOST0_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_host0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PERIHP_GRF_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perihp_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_PERF_PCIE_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perf_pcie clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock gating register20"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON21",
        "offset": "0x0354",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "UPHY1_PCLK_TCPD_GATE_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy1_pclk_tcpd disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "UPHY1_PCLK_TCPHY_GATE_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy1_pclk_tcphy clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "UPHY0_PCLK_TCPD_GATE_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy0_pclk_tcpd clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "UPHY0_PCLK_TCPHY_GATE_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy0_pclk_tcphy clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "UPHY_PCLK_MUX_GATE_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy_pclk_mux clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DPHY_RX0_CFGCLK_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_rx0_cfg clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DPHY_TX1RX1_CFGCLK_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_tx1rx1_cfg clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DPHY_TX0_CFGCLK_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_tx0_cfg clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DPHY_PLLCLK_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_pll clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register21"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON22",
        "offset": "0x0358",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PCLK_EFUSE1024S_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_efuse1024s clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_EFUSE1024NS_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_efuse1024ns clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_TSADC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_tsadc clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_SARADC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_saradc clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_MAILBOX0_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_mailbox0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKI2C3_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rki2c3 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKI2C2_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rki2c2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKI2C6_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rki2c6 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKI2C5PAD_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rki2c5pad clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKI2C1CAM_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rki2c1cam clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_RKI2C7_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_rki2c7 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_UART3_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_uart3 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_UART2_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_uart2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_UART1_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_uart1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_UART0_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_uart0 clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register22"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON23",
        "offset": "0x035c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_SPI4_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_spi4 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_SPI2_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_spi2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_SPI1_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_spi1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_SPI0CODEC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_spi0codec clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_DCF_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_dcf clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_DCF_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_dcf clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_INTMEM5_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_intmem5 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_INTMEM4_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_intmem4 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_INTMEM3_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_intmem3 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_INTMEM2_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_intmem2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_INTMEM1_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_intmem1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_INTMEM0_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_intmem0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_TZMA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_tzma clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_INTMEM_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_intmem clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register23"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON24",
        "offset": "0x0360",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "HCLK_S_CRYPTO1_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_s_crypto1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_M_CRYPTO1_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_m_crypto1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_PERILP_SGRF_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perilp_sgrf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "RESERVED",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_M0_PERILP_DEC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_m0_perilp_dec clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "DCLK_M0_PERILP_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk_m0_perilp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_M0_PERILP_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_m0_perilp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "SCLK_M0_PERILP_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "sclk_m0_perilp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_S_CRYPTO0_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_s_crypto0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_M_CRYPTO0_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_m_crypto0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_ROM_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_rom clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock gating register24"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON25",
        "offset": "0x0364",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_SDIO_NOC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sdio_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_M0_PERILP_NOC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_m0_perilp_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_PERILP1_NOC_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_perilp1_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_PERILP1_NOC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perilp1_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_PERILP0_NOC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_perilp0_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_PERILP0_NOC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perilp0_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_DMAC1_PERILP_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_dmac1_perilp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_DMAC0_PERILP_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_dmac0_perilp clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "4:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock gating register25"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON26",
        "offset": "0x0368",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_TIMER11_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer11 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER10_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer10 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER9_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer9 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER8_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer8 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER7_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer7 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER6_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer6 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER5_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer5 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER4_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer4 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER3_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer3 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER2_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER1_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "CLK_TIMER0_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "clk_timer0 clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register26"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON27",
        "offset": "0x036c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_ISP1_WRAPPER_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp1_wrapper clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_ISP1_WRAPPER_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_isp1_wrapper clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLKIN_ISP1_WRAPPER_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclkin_isp1_wrapper clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_ISP0_WRAPPER_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp0_wrapper clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_ISP0_WRAPPER_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_isp0_wrapper clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_ISP1_NOC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp1_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_ISP1_NOC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_isp1_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_ISP0_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_isp0_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_ISP0_NOC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_isp0_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          }
        ],
        "description": "Internal clock gating register27"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON28",
        "offset": "0x0370",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_VOPB_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vopb clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_VOPB_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vopb clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VOPB_NOC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vopb_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_VOPB_NOC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vopb_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_VOP0_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vop0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_VOP0_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vop0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VOP0_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vop0_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_VOP0_NOC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_vop0_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          }
        ],
        "description": "Internal clock gating register28"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON29",
        "offset": "0x0374",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_VIO_GRF_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_vio_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_GASKET_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gasket clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_HDCP22_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_hdcp22 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HDCP22_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_hdcp22 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_HDCP22_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_hdcp22 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_DP_CTRL_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_dp_ctrl clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_HDMI_CTRL_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_hdmi_ctrl clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_HDCPNOC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_hdcpnoc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_HDCPNOC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_hdcpnoc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_HDCPNOC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_hdcpnoc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_MIPI_DSI1_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_mipi_dsi1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_MIPI_DSI0_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_mipi_dsi0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_VIO_NOC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_vio_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          }
        ],
        "description": "Internal clock gating register29"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON30",
        "offset": "0x0378",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_GPU_GRF_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gpu_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_PERF_GPU_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perf_gpu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_GPU_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gpu clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_USB3_GRF_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_usb3_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_USB3_RKSOC_AXI_PERF_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_usb3_rksoc_axi_perf clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_USB3OTG1_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_usb3otg1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_USB3OTG0_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_usb3otg0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_USB3_NOC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_usb3_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          }
        ],
        "description": "Internal clock gating register30"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON31",
        "offset": "0x037c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_SGRF_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_sgrf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_PMU_INTR_ARB_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_pmu_intr_arb clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_HSICPHY_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_hsicphy clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_TIMER1_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_timer1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_TIMER0_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_timer0 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GPIO4_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gpio4 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GPIO3_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gpio3 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GPIO2_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gpio2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_INTR_ARB_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_intr_arb clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GRF_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal clock gating register31"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON32",
        "offset": "0x0380",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_EDP_CTRL_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_edp_ctrl clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_EDP_NOC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_edp_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_EMMC_GRF_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_emmc_grf clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_EMMC_NOC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_emmc_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_EMMC_CORE_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_emmc_core clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_PERF_GMAC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_perf_gmac clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "PCLK_GMAC_NOC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gmac_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_GMAC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_gmac clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GMAC_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gmac_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_GMAC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gmac clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register32"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON33",
        "offset": "0x0384",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_SD_NOC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sd_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "HCLK_SDMMC_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sdmmc clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACLK_GIC_ADB400_GIC_2_CORE_B_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic_adb400_gic_2_core_b clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GIC_ADB400_GIC_2_CORE_L_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic_adb400_gic_2_core_l clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GIC_ADB400_CORE_B_2_GIC_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic_adb400_core_b_2_gic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GIC_ADB400_CORE_L_2_GIC_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic_adb400_core_l_2_gic clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "ACLK_GIC_NOC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "ACLK_GIC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aclk_gic clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register33"
      },
      {
        "type": "register",
        "name": "CRU_CLKGATE_CON34",
        "offset": "0x0388",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HCLK_SDIOAUDIO_NOC_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sdioaudio_noc clock disable bit\nWhen HIGH, disable clock\nSuggest always on"
          },
          {
            "name": "PCLK_SPI5_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pclk_spi5 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_SDIO_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_sdio clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_SPDIF_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_spdif clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_I2S2_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_i2s2 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_I2S1_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_i2s1 clock disable bit\nWhen HIGH, disable clock"
          },
          {
            "name": "HCLK_I2S0_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "hclk_i2s0 clock disable bit\nWhen HIGH, disable clock"
          }
        ],
        "description": "Internal clock gating register34"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON0",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_DBG_NOC_REQ",
            "bit_range": "11",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "resetn_dbg_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CCIM1_NOC_REQ",
            "bit_range": "10",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "aresetn_ccim1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CCIM0_NOC_REQ",
            "bit_range": "9",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "aresetn_ccim0_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CCI_REQ",
            "bit_range": "8",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "aresetn_cci request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ADB_B_SRSTN_REQ",
            "bit_range": "7",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "adb_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ADB_L_SRSTN_REQ",
            "bit_range": "6",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "adb_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "L2_B_SRSTN_REQ",
            "bit_range": "5",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "l2_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "L2_L_SRSTN_REQ",
            "bit_range": "4",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "l2_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO0_B_SRSTN_REQ",
            "bit_range": "3",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "corepo0_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO0_L_SRSTN_REQ",
            "bit_range": "2",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "corepo0_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE0_B_SRSTN_REQ",
            "bit_range": "1",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "core0_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE0_L_SRSTN_REQ",
            "bit_range": "0",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "core0_l_srstn request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register0"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON1",
        "offset": "0x0404",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PVTM_CORE_L_SRSTN_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pvtm_core_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RKPERF_L_ARSTN_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "rkperf_l_arstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ADB_L_SRSTN_REQ_T",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "adb_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "L2_L_SRSTN_REQ_T",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "l2_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRSTN_DBG_L_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "prstn_dbg_l request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARSTN_ADB400_COREL2GIC_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "arstn_adb400_corel2gic request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARSTN_ADB400_GIC2COREL_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "arstn_adb400_gic2corel request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO3_L_SRSTN_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "corepo3_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO2_L_SRSTN_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "corepo2_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO1_L_SRSTN_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "corepo1_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO0_L_SRSTN_REQ_T",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "corepo0_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE3_L_SRSTN_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "core3_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE2_L_SRSTN_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "core2_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE1_L_SRSTN_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "core1_l_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE0_L_SRSTN_REQ_T",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "core0_l_srstn request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register1"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON2",
        "offset": "0x0408",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PVTM_CORE_B_SRSTN_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pvtm_core_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RKPERF_B_ARSTN_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "rkperf_b_arstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ADB_B_SRSTN_REQ_T",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "adb_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "L2_B_SRSTN_REQ_T",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "l2_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRSTN_DBG_B_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "prstn_dbg_b request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARSTN_ADB400_COREB2GIC_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "arstn_adb400_coreb2gic request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARSTN_ADB400_GIC2COREB_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "arstn_adb400_gic2coreb request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COREPO1_B_SRSTN_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "corepo1_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "COREPO0_B_SRSTN_REQ_T",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "corepo0_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CORE1_B_SRSTN_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "core1_b_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CORE0_B_SRSTN_REQ_T",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "core0_b_srstn request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register2"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON3",
        "offset": "0x040c",
        "size": "W",
        "reset": "0x00000010",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_CCI_GRF_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_cci_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_CCI_TRACE_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_cci_trace request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DBG_CXCS_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_dbg_cxcs request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DBG_NOC_REQ_T",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_dbg_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ADB400M_PD_CORE_L_REQ_T",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_adb400m_pd_core_l request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ADB400M_PD_CORE_B_REQ_T",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_adb400m_pd_core_b request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CCIM1_NOC_REQ_T",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x1",
            "description": "aresetn_ccim1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CCIM0_NOC_REQ_T",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_ccim0_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CCI_REQ_T",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_cci request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Internal software reset control register3"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON4",
        "offset": "0x0410",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESETN_PVTM_DDR_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_pvtm_ddr request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDR_CIC_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddr_cic request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDRPHY1_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddrphy1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDR1_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddr1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDRCFG1_MSCH_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddrcfg1_msch request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDR1_MSCH_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddr1_msch request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDRPHY0_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddrphy0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDR0_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddr0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDRCFG0_MSCH_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddrcfg0_msch request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DDR0_MSCH_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_ddr0_msch request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_CENTER_SGRF_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_center_sgrf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_CIC_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_cic request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_DDRMON_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_ddrmon request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_CENTER_MAIN_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_center_main request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CENTER_PERI_NOC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_center_peri_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_CENTER_MAIN_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_center_main_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register4"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON5",
        "offset": "0x0414",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_VDU_CA_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_vdu_ca request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_VDU_CORE_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_vdu_core request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VDU_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vdu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VDU_NOC_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vdu_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VDU_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vdu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VDU_NOC_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vdu_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HRESETN_VCODEC_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vcodec request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VCODEC_NOC_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vcodec_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VCODEC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vcodec request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VCODEC_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vcodec_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register5"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON6",
        "offset": "0x0418",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ARESETN_EMMC_GRF_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_emmc_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_EMMC_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_emmc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_EMMC_NOC_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_emmc_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_RGA_CORE_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_rga_core request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_RGA_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_rga request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_RGA_NOC_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_rga_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_RGA_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_rga request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_RGA_NOC_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_rga_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HRESETN_IEP_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_iep request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_IEP_NOC_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_iep_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_IEP_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_iep request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VOP_IEP_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vop_iep request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_IEP_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_iep_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register6"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON7",
        "offset": "0x041c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PRESETN_HSICPHY_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_hsicphy request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PERIHP_NOC_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_perihp_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_AHB1TOM_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_ahb1tom request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HSIC_AUX_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_hsic_aux request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HSIC_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_hsic request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_SDMMC_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_sdmmc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_SDIO0_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_sdio0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HOST1_ARB_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_host1_arb request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HOSTC1_AUX_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_hostc1_aux request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_USBHOST1_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_usbhost1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HOST0_ARB_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_host0_arb request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HOSTC0_AUX_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_hostc0_aux request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_USBHOST0_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_usbhost0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_PERIHP_NOC_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_perihp_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PERIHP_GRF_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_perihp_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_PERIHP_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_perihp_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register7"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON8",
        "offset": "0x0420",
        "size": "W",
        "reset": "0x000000bc",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "HSICPHY_UTMI_RSTN_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "hsicphy_utmi_rstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HSICPHY_POR_RSTN_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hsicphy_por_rstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_GMAC_GRF_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gmac_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_GMAC_NOC_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gmac_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GMAC_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gmac request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GMAC_NOC_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gmac_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PCIEPHY_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "resetn_pciephy request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PCIE_PM_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_pcie_pm request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PCIE_PIPE_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "resetn_pcie_pipe request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PCIE_MGMT_STICKY_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x1",
            "description": "resetn_pcie_mgmt_sticky request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PCIE_MGMT_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "resetn_pcie_mgmt request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PCIE_CORE_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "resetn_pcie_core request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PCIE_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_pcie request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_PCIE_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_pcie request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register8"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON9",
        "offset": "0x0424",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_UPHY1_TCPDPWRUP_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uphy1_tcpdpwrup request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UPHY1_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uphy1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UPHY1_PIPE_L00_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uphy1_pipe_l00 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY1_EHCIPHY_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy1_ehciphy request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY1_UTMI_PORT1_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy1_utmi_port1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY1_UTMI_PORT0_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy1_utmi_port0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY1_POR_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy1_por request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_UPHY0_TCPDPWRUP_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uphy0_tcpdpwrup request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UPHY0_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uphy0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UPHY0_PIPE_L00_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uphy0_pipe_l00 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY0_EHCIPHY_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy0_ehciphy request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY0_UTMI_PORT1_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy0_utmi_port1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY0_UTMI_PORT0_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy0_utmi_port0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_USB2PHY0_POR_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_usb2phy0_por request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register9"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON10",
        "offset": "0x0428",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "HRESETN_CRYPTO0_M_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_crypto0_m request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CRYPTO0_S_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_crypto0_s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_ROM_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_rom request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_PERILP0_NOC_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_perilp0_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_PERILP0_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_perilp0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ADB400_SLV1_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_adb400_slv1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ADB400_SLV0_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_adb400_slv0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ADB400_MST1_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_adb400_mst1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ADB400_MST0_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_adb400_mst0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_INTMEM_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_intmem request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_TZMA_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_tzma request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_DMAC1_PERILP0_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_dmac1_perilp0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_DMAC0_PERILP0_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_dmac0_perilp0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GIC500_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gic500 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_DCF_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_dcf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_PERILP0_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_perilp0_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register10"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON11",
        "offset": "0x042c",
        "size": "W",
        "reset": "0x00000014",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HRESETN_SDIOAUDIO_BRG_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_sdioaudio_brg request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_SD_NOC_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_sd_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GIC_NOC_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gic_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_CRYPTO1_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_crypto1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CRYPTO1_M_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_crypto1_m request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CRYPTO1_S_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_crypto1_s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PERILP1_GRF_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_perilp1_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PERILP1_SGRF_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_perilp1_sgrf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_CRYPTO0_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_crypto0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PORESETN_CM0S_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x1",
            "description": "poresetn_cm0s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "DBGRESETN_CM0S_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbgresetn_cm0s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CM0S_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "hresetn_cm0s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_CM0S_NOC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_cm0s_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_DCF_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_dcf request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register11"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON12",
        "offset": "0x0430",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PRESETN_MAILBOX0_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_mailbox0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C7_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c7 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C3_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C6_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c6 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C2_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C5_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c5 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_I2C1_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_i2c1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_EFUSE_1024S_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_efuse_1024s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_EFUSE_1024_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_efuse_1024 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_PERILP1_NOC_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_perilp1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_SPDIF_8CH_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_spdif_8ch request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_I2S2_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_i2s2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_I2S1_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_i2s1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_I2S0_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_i2s0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_PERILP1_NOC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_perilp1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_PERILP1_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_perilp1 request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register12"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON13",
        "offset": "0x0434",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESETN_SPI5_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi5 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_SPI4_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi4 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_SPI2_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_SPI1_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_SPI0_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spi0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SPI5_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi5 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SPI4_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi4 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SPI2_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SPI1_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SPI0_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_spi0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_TSADC_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_tsadc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_SARADC_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_saradc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UART3_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uart3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UART2_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uart2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UART1_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uart1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UART0_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uart0 request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register13"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON14",
        "offset": "0x0438",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "HRESETN_SDIOAUDIO_NOC_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_sdioaudio_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C7_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c7 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C3_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C6_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c6 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C2_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C5_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c5 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2C1_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2c1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_TSADC_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_tsadc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UART3_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uart3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UART2_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uart2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UART1_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uart1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_UART0_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_uart0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_SPDIF_8CH_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_spdif_8ch request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2S2_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2s2 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2S1_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2s1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_I2S0_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_i2s0 request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register14"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON15",
        "offset": "0x043c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RESETN_DP_I2S_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_dp_i2s request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DP_CORE_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_dp_core request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_MIPI_DSI1_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_mipi_dsi1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_MIPI_DSI0_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_mipi_dsi0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "CRESETN_DP_CTRL_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "cresetn_dp_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "SRESETN_DP_CTRL_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "sresetn_dp_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_DP_CTRL_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_dp_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_HDMI_CTRL_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_hdmi_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_HDCP_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_hdcp request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_HDCP_NOC_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_hdcp_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HDCP_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_hdcp request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_HDCP_NOC_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_hdcp_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_HDCP_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_hdcp request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_HDCP_NOC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_hdcp_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VIO_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vio_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register15"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON16",
        "offset": "0x0440",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESETN_ISP1_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_isp1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_ISP0_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_isp0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_ISP1_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_isp1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_ISP0_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_isp0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_ISP1_NOC_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_isp1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_ISP0_NOC_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_isp0_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ARESETN_ISP1_NOC_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_isp1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_ISP0_NOC_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_isp0_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_HDCP_CTRL_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_hdcp_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_HDMI_CTRL_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_hdmi_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_DPTX_SPDIF_REC_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_dptx_spdif_rec request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_VIO_GRF_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_vio_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_GASKET_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gasket request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register16"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON17",
        "offset": "0x0444",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_EDP_CTRL_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_edp_ctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_EDP_NOC_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_edp_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_VOP1_PWM_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_vop1_pwm request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_VOP0_PWM_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_vop0_pwm request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "DRESETN_VOP1_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "dresetn_vop1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "DRESETN_VOP0_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dresetn_vop0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VOP1_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vop1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VOP0_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vop0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VOP1_NOC_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vop1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "HRESETN_VOP0_NOC_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hresetn_vop0_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VOP1_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vop1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VOP0_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vop0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VOP1_NOC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vop1_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_VOP0_NOC_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_vop0_noc request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register17"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON18",
        "offset": "0x0448",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_SRSTN_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_USB3_GRF_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_usb3_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_USB3_OTG1_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_usb3_otg1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_USB3_OTG0_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_usb3_otg0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_USB3_NOC_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_usb3_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESETN_PVTM_GPU_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "resetn_pvtm_gpu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GPU_GRF_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gpu_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GPU_NOC_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gpu_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "ARESETN_GPU_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "aresetn_gpu request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register18"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON19",
        "offset": "0x044c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PRESETN_ALIVE_SGRF_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_alive_sgrf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_INTR_ARB_PMU_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_intr_arb_pmu request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER11_SRSTN_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer11_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER10_SRSTN_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer10_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER9_SRSTN_REQ",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer9_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER8_SRSTN_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer8_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER7_SRSTN_REQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer7_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER6_SRSTN_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer6_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER_6_11_PSRSTN_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer_6_11_psrstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER5_SRSTN_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer5_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER4_SRSTN_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer4_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER3_SRSTN_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer3_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER2_SRSTN_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer2_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER1_SRSTN_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer1_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER0_SRSTN_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer0_srstn request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "TIMER_0_5_PSRSTN_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer_0_5_psrstn request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register19"
      },
      {
        "type": "register",
        "name": "CRU_SOFTRST_CON20",
        "offset": "0x0450",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "PRESETN_UPHY1_TCPDCTRL_REQ",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uphy1_tcpdctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UPHY0_TCPDCTRL_REQ",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uphy0_tcpdctrl request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UPHY1_TCPHY_REQ",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uphy1_tcphy request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_UPHY0_TCPHY_REQ",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uphy0_tcphy request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_UPHY0_APB_REQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uphy0_apb request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "RESERVED",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESETN_UPHY0_DPTX_REQ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_uphy0_dptx request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_INTR_ARB_REQ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_intr_arb request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_WDT1_REQ",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_wdt1 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_WDT0_REQ",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_wdt0 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_ALIVE_NOC_REQ",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_alive_noc request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_GRF_REQ",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_grf request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_GPIO4_REQ",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio4 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_GPIO3_REQ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio3 request bit\nWhen HIGH, reset relative logic"
          },
          {
            "name": "PRESETN_GPIO2_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "presetn_gpio2 request bit\nWhen HIGH, reset relative logic"
          }
        ],
        "description": "Internal software reset control register20"
      },
      {
        "type": "register",
        "name": "CRU_GLB_SRST_FST_VALUE",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GLB_SRST_FST_VALUE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "The first global software reset config value\nIf config 0xfdb9, it will generate first global software reset"
          }
        ],
        "description": "The first global software reset config value"
      },
      {
        "type": "register",
        "name": "CRU_GLB_SRST_SND_VALUE",
        "offset": "0x0504",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GLB_SRST_SND_VALUE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "The second global software reset config value\nIf config 0xeca8, it will generate second global software reset"
          }
        ],
        "description": "The second global software reset config value"
      },
      {
        "type": "register",
        "name": "CRU_GLB_CNT_TH",
        "offset": "0x0508",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GLB_RST_CNT_TH",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "global reset wait counter threshold\nwait cycles n(at xin_24m)"
          }
        ],
        "description": "Global soft reset counter threshold"
      },
      {
        "type": "register",
        "name": "CRU_MISC_CON",
        "offset": "0x050c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CORE_DBGRST_WFIEN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "A53/A72 dbg reset wait for STANDBYWFI enable\n1'b0 : A53 dbg reset has no relation to STANDBYWFI status\n1'b1 : A53 dgb reset is asserted after STANDBYWFI valid"
          },
          {
            "name": "CORE_WRST_WIFEN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "A53/A72 warm reset wait for STANDBYWFI enable\n1'b0 : A53/A72 warm reset has no relation to STANDBYWFI\nstatus\n1'b1 : A53/A72 warm reset is asserted after STANDBYWFI valid"
          },
          {
            "name": "CORE_SRST_WFIEN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "A53/A72 software reset wait for STANDBYWFI enable\n1'b0 : A53/A72 software reset has no relation to STANDBYWFI\nstatus\n1'b1 : A53/A72 software reset is asserted after STANDBYWFI\nvalid"
          },
          {
            "name": "DBGRSTN_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "A53/A72 DBGRSTN reset enable\n1'b0 : disable A53/A72 DBGRSTN reset\n1'b1 : enable A53/A72 DBGRSTN reset"
          },
          {
            "name": "WARMRSTN_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "A53/A72 warm reset enable\n1'b0 : disable A53/A72 warm reset\n1'b1 : enable A53/A72 warm reset"
          },
          {
            "name": "TESTCLK_SEL",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Output clock selection for test\n4'h0: clk_core_b_2wrap\n4'h1: clk_core_l_2wrap\n4'h2: aclk_cci_2wrap\n4'h3: aclk_perihp_2wrap\n4'h4: aclk_perilp0_2wrap\n4'h5: hclk_perilp1_2wrap\n4'h6: aclk_center_2wrap\n4'h7: clk_ddrc_2wrap\n4'h8: aclk_gpu_2wrap\n4'h9: clk_rga_core_2wrap\n4'ha: clk_vdu_core_2wrap\n4'hb: clk_pciephy_ref100m\n4'hc: dclk_vop0_2wrap\n4'hd: clk_rtc\n4'he: clkout_24m\n4'hf: clk_wifi"
          }
        ],
        "description": "Output clock selection for test"
      },
      {
        "type": "register",
        "name": "CRU_GLB_RST_CON",
        "offset": "0x0510",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_GLBRST_WDT_CTRL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "if pmu reset by wdt resetn src select\n1'b0: pmu reset by wdt rstn\n1'b1: pmu does not reset by wdt rstn"
          },
          {
            "name": "PMU_GLB_SRST_CTRL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu reset by global soft reset select\n2'b00: pmu reset by first global soft reset\n2'b01: pmu reset by second global soft reset\n2'b10: pmu not reset by any global soft reset"
          },
          {
            "name": "WDT_GLB_SRST_CTRL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "watch_dog trigger global soft reset select\n1'b0: watch_dog trigger second global reset\n1'b1: watch_dog trigger first global reset"
          },
          {
            "name": "TSADC_GLB_SRST_CTRL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "TSADC trigger global soft reset select\n1'b0:  tsadc trigger second global reset\n1'b1:  tsadc trigger first global reset"
          }
        ],
        "description": "Global reset trigger select"
      },
      {
        "type": "register",
        "name": "CRU_GLB_RST_ST",
        "offset": "0x0514",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SND_GLB_WDT_RST_ST",
            "bit_range": "5",
            "attr": "W1C",
            "reset": "0x0",
            "description": "second global watch_dog triggered reset flag\n1'b0: last hot reset is not second global watch_dog triggered\nreset\n1'b1: last hot reset is second global watch_dog triggered reset"
          },
          {
            "name": "FST_GLB_WDT_RST_ST",
            "bit_range": "4",
            "attr": "W1C",
            "reset": "0x0",
            "description": "first global watch_dog triggered reset flag\n1'b0: last hot reset is not first global watch_dog triggered reset\n1'b1: last hot reset is first global watch_dog triggered reset"
          },
          {
            "name": "SND_GLB_TSADC_RST_ST",
            "bit_range": "3",
            "attr": "W1C",
            "reset": "0x0",
            "description": "second global TSADC triggered reset flag\n1'b0: last hot reset is not second global TSADC triggered reset\n1'b1: last hot reset is second global TSADC triggered reset"
          },
          {
            "name": "FST_GLB_TSADC_RST_ST",
            "bit_range": "2",
            "attr": "W1C",
            "reset": "0x0",
            "description": "first global TSADC triggered reset flag\n1'b0: last hot reset is not first global TSADC triggered reset\n1'b1: last hot reset is first global TSADC triggered reset"
          },
          {
            "name": "SND_GLB_RST_ST",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "second global rst flag\n1'b0: last hot reset is not second global reset\n1'b1: last hot reset is second global reset"
          },
          {
            "name": "FST_GLB_RST_ST",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "first global rst flag\n1'b0: last hot reset is not first global reset\n1'b1: last hot reset is first global reset"
          }
        ],
        "description": "Global reset status"
      },
      {
        "type": "register",
        "name": "CRU_SDMMC_CON0",
        "offset": "0x0580",
        "size": "W",
        "reset": "0x00000004",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SDMMC_CON0",
            "bit_range": "15:0",
            "attr": "WO",
            "reset": "0x0004",
            "description": "sdmmc con0 register\nrefer to chapter SDMMC"
          }
        ],
        "description": "sdmmc control0"
      },
      {
        "type": "register",
        "name": "CRU_SDMMC_CON1",
        "offset": "0x0584",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SDMMC_CON1",
            "bit_range": "15:0",
            "attr": "WO",
            "reset": "0x0000",
            "description": "sdmmc con1 register\nrefer to chapter SDMMC"
          }
        ],
        "description": "sdmmc control1"
      },
      {
        "type": "register",
        "name": "CRU_SDIO0_CON0",
        "offset": "0x0588",
        "size": "W",
        "reset": "0x00000004",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SDIO_CON0",
            "bit_range": "15:0",
            "attr": "WO",
            "reset": "0x0004",
            "description": "sdio_con0 register\nrefer to chapter SDIO"
          }
        ],
        "description": "sdio0 control0"
      },
      {
        "type": "register",
        "name": "CRU_SDIO0_CON1",
        "offset": "0x058c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "write mask bits\nWhen every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "SDIO_CON1",
            "bit_range": "15:0",
            "attr": "WO",
            "reset": "0x0000",
            "description": "sdio_con1 register\nrefer to chapter SDIO"
          }
        ],
        "description": "sdio0 control1"
      }
    ],
    "name": "CRU",
    "summary": [
      {
        "name": "CRU_LPLL_CON0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000096",
        "description": "LPLL configuration register0"
      },
      {
        "name": "CRU_LPLL_CON1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00001202",
        "description": "LPLL configuration register1"
      },
      {
        "name": "CRU_LPLL_CON2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x0000031f",
        "description": "LPLL configuration register2"
      },
      {
        "name": "CRU_LPLL_CON3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000008",
        "description": "LPLL configuration register3"
      },
      {
        "name": "CRU_LPLL_CON4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000007",
        "description": "LPLL configuration register4"
      },
      {
        "name": "CRU_LPLL_CON5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00007f00",
        "description": "LPLL configuration register5"
      },
      {
        "name": "CRU_BPLL_CON0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000064",
        "description": "BPLL configuration register0"
      },
      {
        "name": "CRU_BPLL_CON1",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00001201",
        "description": "BPLL configuration register1"
      },
      {
        "name": "CRU_BPLL_CON2",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x0000031f",
        "description": "BPLL configuration register2"
      },
      {
        "name": "CRU_BPLL_CON3",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000008",
        "description": "BPLL configuration register3"
      },
      {
        "name": "CRU_BPLL_CON4",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000007",
        "description": "BPLL configuration register4"
      },
      {
        "name": "CRU_BPLL_CON5",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00007f00",
        "description": "BPLL configuration register5"
      },
      {
        "name": "CRU_DPLL_CON0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000064",
        "description": "DPLL configuration register0"
      },
      {
        "name": "CRU_DPLL_CON1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00001301",
        "description": "DPLL configuration register1"
      },
      {
        "name": "CRU_DPLL_CON2",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x0000031f",
        "description": "DPLL configuration register2"
      },
      {
        "name": "CRU_DPLL_CON3",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000008",
        "description": "DPLL configuration register3"
      },
      {
        "name": "CRU_DPLL_CON4",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000007",
        "description": "DPLL configuration register4"
      },
      {
        "name": "CRU_DPLL_CON5",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00007f00",
        "description": "DPLL configuration register5"
      },
      {
        "name": "CRU_CPLL_CON0",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x000000c0",
        "description": "CPLL configuration register0"
      },
      {
        "name": "CRU_CPLL_CON1",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00001302",
        "description": "CPLL configuration register1"
      },
      {
        "name": "CRU_CPLL_CON2",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x0000031f",
        "description": "CPLL configuration register2"
      },
      {
        "name": "CRU_CPLL_CON3",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000008",
        "description": "CPLL configuration register3"
      },
      {
        "name": "CRU_CPLL_CON4",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000007",
        "description": "CPLL configuration register4"
      },
      {
        "name": "CRU_CPLL_CON5",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00007f00",
        "description": "CPLL configuration register5"
      },
      {
        "name": "CRU_GPLL_CON0",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x000000c6",
        "description": "GPLL configuration register0"
      },
      {
        "name": "CRU_GPLL_CON1",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00002202",
        "description": "GPLL configuration register1"
      },
      {
        "name": "CRU_GPLL_CON2",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x0000031f",
        "description": "GPLL configuration register2"
      },
      {
        "name": "CRU_GPLL_CON3",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000008",
        "description": "GPLL configuration register3"
      },
      {
        "name": "CRU_GPLL_CON4",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000007",
        "description": "GPLL configuration register4"
      },
      {
        "name": "CRU_GPLL_CON5",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00007f00",
        "description": "GPLL configuration register5"
      },
      {
        "name": "CRU_NPLL_CON0",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x000000fa",
        "description": "NPLL configuration register0"
      },
      {
        "name": "CRU_NPLL_CON1",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00001203",
        "description": "NPLL configuration register1"
      },
      {
        "name": "CRU_NPLL_CON2",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x0000031f",
        "description": "NPLL configuration register2"
      },
      {
        "name": "CRU_NPLL_CON3",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000008",
        "description": "NPLL configuration register3"
      },
      {
        "name": "CRU_NPLL_CON4",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000007",
        "description": "NPLL configuration register4"
      },
      {
        "name": "CRU_NPLL_CON5",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00007f00",
        "description": "NPLL configuration register5"
      },
      {
        "name": "CRU_VPLL_CON0",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x000000c6",
        "description": "VPLL configuration register0"
      },
      {
        "name": "CRU_VPLL_CON1",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00001202",
        "description": "VPLL configuration register1"
      },
      {
        "name": "CRU_VPLL_CON2",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x0000031f",
        "description": "VPLL configuration register2"
      },
      {
        "name": "CRU_VPLL_CON3",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000008",
        "description": "VPLL configuration register3"
      },
      {
        "name": "CRU_VPLL_CON4",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000007",
        "description": "VPLL configuration register4"
      },
      {
        "name": "CRU_VPLL_CON5",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00007f00",
        "description": "VPLL configuration register5"
      },
      {
        "name": "CRU_CLKSEL_CON0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register0"
      },
      {
        "name": "CRU_CLKSEL_CON1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000303",
        "description": "Internal clock select and divide register1"
      },
      {
        "name": "CRU_CLKSEL_CON2",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000141",
        "description": "Internal clock select and divide register2"
      },
      {
        "name": "CRU_CLKSEL_CON3",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00006303",
        "description": "Internal clock select and divide register3"
      },
      {
        "name": "CRU_CLKSEL_CON4",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000041",
        "description": "Internal clock select and divide register4"
      },
      {
        "name": "CRU_CLKSEL_CON5",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00008341",
        "description": "Internal clock select and divide register5"
      },
      {
        "name": "CRU_CLKSEL_CON6",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000320",
        "description": "Internal clock select and divide register6"
      },
      {
        "name": "CRU_CLKSEL_CON7",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register7"
      },
      {
        "name": "CRU_CLKSEL_CON8",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register8"
      },
      {
        "name": "CRU_CLKSEL_CON9",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00004141",
        "description": "Internal clock select and divide register9"
      },
      {
        "name": "CRU_CLKSEL_CON10",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register10"
      },
      {
        "name": "CRU_CLKSEL_CON11",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register11"
      },
      {
        "name": "CRU_CLKSEL_CON12",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000100",
        "description": "Internal clock select and divide register12"
      },
      {
        "name": "CRU_CLKSEL_CON13",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000361",
        "description": "Internal clock select and divide register13"
      },
      {
        "name": "CRU_CLKSEL_CON14",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00003181",
        "description": "Internal clock select and divide register14"
      },
      {
        "name": "CRU_CLKSEL_CON15",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000500",
        "description": "Internal clock select and divide register15"
      },
      {
        "name": "CRU_CLKSEL_CON16",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000500",
        "description": "Internal clock select and divide register16"
      },
      {
        "name": "CRU_CLKSEL_CON17",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000300",
        "description": "Internal clock select and divide register17"
      },
      {
        "name": "CRU_CLKSEL_CON18",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00004a87",
        "description": "Internal clock select and divide register18"
      },
      {
        "name": "CRU_CLKSEL_CON19",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000100",
        "description": "Internal clock select and divide register19"
      },
      {
        "name": "CRU_CLKSEL_CON20",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00009303",
        "description": "Internal clock select and divide register20"
      },
      {
        "name": "CRU_CLKSEL_CON21",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000003",
        "description": "Internal clock select and divide register21"
      },
      {
        "name": "CRU_CLKSEL_CON22",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000400",
        "description": "Internal clock select and divide register22"
      },
      {
        "name": "CRU_CLKSEL_CON23",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00003181",
        "description": "Internal clock select and divide register23"
      },
      {
        "name": "CRU_CLKSEL_CON24",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00008103",
        "description": "Internal clock select and divide register24"
      },
      {
        "name": "CRU_CLKSEL_CON25",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000183",
        "description": "Internal clock select and divide register25"
      },
      {
        "name": "CRU_CLKSEL_CON26",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000103",
        "description": "Internal clock select and divide register26"
      },
      {
        "name": "CRU_CLKSEL_CON27",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x000002dc",
        "description": "Internal clock select and divide register27"
      },
      {
        "name": "CRU_CLKSEL_CON28",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000300",
        "description": "Internal clock select and divide register28"
      },
      {
        "name": "CRU_CLKSEL_CON29",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000300",
        "description": "Internal clock select and divide register29"
      },
      {
        "name": "CRU_CLKSEL_CON30",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000300",
        "description": "Internal clock select and divide register30"
      },
      {
        "name": "CRU_CLKSEL_CON31",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock select and divide register31"
      },
      {
        "name": "CRU_CLKSEL_CON32",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00006300",
        "description": "Internal clock select and divide register32"
      },
      {
        "name": "CRU_CLKSEL_CON33",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000200",
        "description": "Internal clock select and divide register33"
      },
      {
        "name": "CRU_CLKSEL_CON34",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000200",
        "description": "Internal clock select and divide register34"
      },
      {
        "name": "CRU_CLKSEL_CON35",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000200",
        "description": "Internal clock select and divide register35"
      },
      {
        "name": "CRU_CLKSEL_CON36",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000200",
        "description": "Internal clock select and divide register36"
      },
      {
        "name": "CRU_CLKSEL_CON38",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00003f3f",
        "description": "Internal clock select and divide register38"
      },
      {
        "name": "CRU_CLKSEL_CON39",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000041",
        "description": "Internal clock select and divide register39"
      },
      {
        "name": "CRU_CLKSEL_CON40",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock select and divide register40"
      },
      {
        "name": "CRU_CLKSEL_CON41",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock select and divide register41"
      },
      {
        "name": "CRU_CLKSEL_CON42",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register42"
      },
      {
        "name": "CRU_CLKSEL_CON43",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000421",
        "description": "Internal clock select and divide register43"
      },
      {
        "name": "CRU_CLKSEL_CON44",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000700",
        "description": "Internal clock select and divide register44"
      },
      {
        "name": "CRU_CLKSEL_CON45",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x000002dc",
        "description": "Internal clock select and divide register45"
      },
      {
        "name": "CRU_CLKSEL_CON46",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x00000004",
        "description": "Internal clock select and divide register46"
      },
      {
        "name": "CRU_CLKSEL_CON47",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000102",
        "description": "Internal clock select and divide register47"
      },
      {
        "name": "CRU_CLKSEL_CON48",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00000102",
        "description": "Internal clock select and divide register48"
      },
      {
        "name": "CRU_CLKSEL_CON49",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00000001",
        "description": "Internal clock select and divide register49"
      },
      {
        "name": "CRU_CLKSEL_CON50",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x00000003",
        "description": "Internal clock select and divide register50"
      },
      {
        "name": "CRU_CLKSEL_CON51",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000005",
        "description": "Internal clock select and divide register51"
      },
      {
        "name": "CRU_CLKSEL_CON52",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x00000005",
        "description": "Internal clock select and divide register52"
      },
      {
        "name": "CRU_CLKSEL_CON53",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register53"
      },
      {
        "name": "CRU_CLKSEL_CON54",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x00000101",
        "description": "Internal clock select and divide register54"
      },
      {
        "name": "CRU_CLKSEL_CON55",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00008181",
        "description": "Internal clock select and divide register55"
      },
      {
        "name": "CRU_CLKSEL_CON56",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000320",
        "description": "Internal clock select and divide register56"
      },
      {
        "name": "CRU_CLKSEL_CON57",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00000005",
        "description": "Internal clock select and divide register57"
      },
      {
        "name": "CRU_CLKSEL_CON58",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x0000071f",
        "description": "Internal clock select and divide register58"
      },
      {
        "name": "CRU_CLKSEL_CON59",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x00000707",
        "description": "Internal clock select and divide register59"
      },
      {
        "name": "CRU_CLKSEL_CON60",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0x00000707",
        "description": "Internal clock select and divide register60"
      },
      {
        "name": "CRU_CLKSEL_CON61",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x00000303",
        "description": "Internal clock select and divide register61"
      },
      {
        "name": "CRU_CLKSEL_CON62",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0x00000303",
        "description": "Internal clock select and divide register62"
      },
      {
        "name": "CRU_CLKSEL_CON63",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0x00000303",
        "description": "Internal clock select and divide register63"
      },
      {
        "name": "CRU_CLKSEL_CON64",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x000000c5",
        "description": "Internal clock select and divide register64"
      },
      {
        "name": "CRU_CLKSEL_CON65",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x000000c5",
        "description": "Internal clock select and divide register65"
      },
      {
        "name": "CRU_CLKSEL_CON96",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register80"
      },
      {
        "name": "CRU_CLKSEL_CON97",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register81"
      },
      {
        "name": "CRU_CLKSEL_CON98",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register82"
      },
      {
        "name": "CRU_CLKSEL_CON99",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register83"
      },
      {
        "name": "CRU_CLKSEL_CON100",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register84"
      },
      {
        "name": "CRU_CLKSEL_CON101",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register85"
      },
      {
        "name": "CRU_CLKSEL_CON102",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register86"
      },
      {
        "name": "CRU_CLKSEL_CON103",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register87"
      },
      {
        "name": "CRU_CLKSEL_CON105",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register89"
      },
      {
        "name": "CRU_CLKSEL_CON106",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register90"
      },
      {
        "name": "CRU_CLKSEL_CON107",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x0bb8ea60",
        "description": "Internal clock select and divide register91"
      },
      {
        "name": "CRU_CLKGATE_CON0",
        "offset": "0x0300",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register0"
      },
      {
        "name": "CRU_CLKGATE_CON1",
        "offset": "0x0304",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register1"
      },
      {
        "name": "CRU_CLKGATE_CON2",
        "offset": "0x0308",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register2"
      },
      {
        "name": "CRU_CLKGATE_CON3",
        "offset": "0x030c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register3"
      },
      {
        "name": "CRU_CLKGATE_CON4",
        "offset": "0x0310",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register4"
      },
      {
        "name": "CRU_CLKGATE_CON5",
        "offset": "0x0314",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register5"
      },
      {
        "name": "CRU_CLKGATE_CON6",
        "offset": "0x0318",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register6"
      },
      {
        "name": "CRU_CLKGATE_CON7",
        "offset": "0x031c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register7"
      },
      {
        "name": "CRU_CLKGATE_CON8",
        "offset": "0x0320",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register8"
      },
      {
        "name": "CRU_CLKGATE_CON9",
        "offset": "0x0324",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register9"
      },
      {
        "name": "CRU_CLKGATE_CON10",
        "offset": "0x0328",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register10"
      },
      {
        "name": "CRU_CLKGATE_CON11",
        "offset": "0x032c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register11"
      },
      {
        "name": "CRU_CLKGATE_CON12",
        "offset": "0x0330",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register12"
      },
      {
        "name": "CRU_CLKGATE_CON13",
        "offset": "0x0334",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register13"
      },
      {
        "name": "CRU_CLKGATE_CON14",
        "offset": "0x0338",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register14"
      },
      {
        "name": "CRU_CLKGATE_CON15",
        "offset": "0x033c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register15"
      },
      {
        "name": "CRU_CLKGATE_CON16",
        "offset": "0x0340",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register16"
      },
      {
        "name": "CRU_CLKGATE_CON17",
        "offset": "0x0344",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register17"
      },
      {
        "name": "CRU_CLKGATE_CON18",
        "offset": "0x0348",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register18"
      },
      {
        "name": "CRU_CLKGATE_CON19",
        "offset": "0x034c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register19"
      },
      {
        "name": "CRU_CLKGATE_CON20",
        "offset": "0x0350",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register20"
      },
      {
        "name": "CRU_CLKGATE_CON21",
        "offset": "0x0354",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register21"
      },
      {
        "name": "CRU_CLKGATE_CON22",
        "offset": "0x0358",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register22"
      },
      {
        "name": "CRU_CLKGATE_CON23",
        "offset": "0x035c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register23"
      },
      {
        "name": "CRU_CLKGATE_CON24",
        "offset": "0x0360",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register24"
      },
      {
        "name": "CRU_CLKGATE_CON25",
        "offset": "0x0364",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register25"
      },
      {
        "name": "CRU_CLKGATE_CON26",
        "offset": "0x0368",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register26"
      },
      {
        "name": "CRU_CLKGATE_CON27",
        "offset": "0x036c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register27"
      },
      {
        "name": "CRU_CLKGATE_CON28",
        "offset": "0x0370",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register28"
      },
      {
        "name": "CRU_CLKGATE_CON29",
        "offset": "0x0374",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register29"
      },
      {
        "name": "CRU_CLKGATE_CON30",
        "offset": "0x0378",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register30"
      },
      {
        "name": "CRU_CLKGATE_CON31",
        "offset": "0x037c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register31"
      },
      {
        "name": "CRU_CLKGATE_CON32",
        "offset": "0x0380",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register32"
      },
      {
        "name": "CRU_CLKGATE_CON33",
        "offset": "0x0384",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register33"
      },
      {
        "name": "CRU_CLKGATE_CON34",
        "offset": "0x0388",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal clock gating register34"
      },
      {
        "name": "CRU_SOFTRST_CON0",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register0"
      },
      {
        "name": "CRU_SOFTRST_CON1",
        "offset": "0x0404",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register1"
      },
      {
        "name": "CRU_SOFTRST_CON2",
        "offset": "0x0408",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register2"
      },
      {
        "name": "CRU_SOFTRST_CON3",
        "offset": "0x040c",
        "size": "W",
        "reset": "0x00000010",
        "description": "Internal software reset control register3"
      },
      {
        "name": "CRU_SOFTRST_CON4",
        "offset": "0x0410",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register4"
      },
      {
        "name": "CRU_SOFTRST_CON5",
        "offset": "0x0414",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register5"
      },
      {
        "name": "CRU_SOFTRST_CON6",
        "offset": "0x0418",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register6"
      },
      {
        "name": "CRU_SOFTRST_CON7",
        "offset": "0x041c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register7"
      },
      {
        "name": "CRU_SOFTRST_CON8",
        "offset": "0x0420",
        "size": "W",
        "reset": "0x000000bc",
        "description": "Internal software reset control register8"
      },
      {
        "name": "CRU_SOFTRST_CON9",
        "offset": "0x0424",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register9"
      },
      {
        "name": "CRU_SOFTRST_CON10",
        "offset": "0x0428",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register10"
      },
      {
        "name": "CRU_SOFTRST_CON11",
        "offset": "0x042c",
        "size": "W",
        "reset": "0x00000014",
        "description": "Internal software reset control register11"
      },
      {
        "name": "CRU_SOFTRST_CON12",
        "offset": "0x0430",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register12"
      },
      {
        "name": "CRU_SOFTRST_CON13",
        "offset": "0x0434",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register13"
      },
      {
        "name": "CRU_SOFTRST_CON14",
        "offset": "0x0438",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register14"
      },
      {
        "name": "CRU_SOFTRST_CON15",
        "offset": "0x043c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register15"
      },
      {
        "name": "CRU_SOFTRST_CON16",
        "offset": "0x0440",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register16"
      },
      {
        "name": "CRU_SOFTRST_CON17",
        "offset": "0x0444",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register17"
      },
      {
        "name": "CRU_SOFTRST_CON18",
        "offset": "0x0448",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register18"
      },
      {
        "name": "CRU_SOFTRST_CON19",
        "offset": "0x044c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register19"
      },
      {
        "name": "CRU_SOFTRST_CON20",
        "offset": "0x0450",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal software reset control register20"
      },
      {
        "name": "CRU_GLB_SRST_FST_VALUE",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "description": "The first global software reset config value"
      },
      {
        "name": "CRU_GLB_SRST_SND_VALUE",
        "offset": "0x0504",
        "size": "W",
        "reset": "0x00000000",
        "description": "The second global software reset config value"
      },
      {
        "name": "CRU_GLB_CNT_TH",
        "offset": "0x0508",
        "size": "W",
        "reset": "0x00000000",
        "description": "Global soft reset counter threshold"
      },
      {
        "name": "CRU_MISC_CON",
        "offset": "0x050c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Output clock selection for test"
      },
      {
        "name": "CRU_GLB_RST_CON",
        "offset": "0x0510",
        "size": "W",
        "reset": "0x00000000",
        "description": "Global reset trigger select"
      },
      {
        "name": "CRU_GLB_RST_ST",
        "offset": "0x0514",
        "size": "W",
        "reset": "0x00000000",
        "description": "Global reset status"
      },
      {
        "name": "CRU_SDMMC_CON0",
        "offset": "0x0580",
        "size": "W",
        "reset": "0x00000004",
        "description": "sdmmc control0"
      },
      {
        "name": "CRU_SDMMC_CON1",
        "offset": "0x0584",
        "size": "W",
        "reset": "0x00000000",
        "description": "sdmmc control1"
      },
      {
        "name": "CRU_SDIO0_CON0",
        "offset": "0x0588",
        "size": "W",
        "reset": "0x00000004",
        "description": "sdio0 control0"
      },
      {
        "name": "CRU_SDIO0_CON1",
        "offset": "0x058c",
        "size": "W",
        "reset": "0x00000000",
        "description": "sdio0 control1"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "GRF_USB3_PERF_CON0",
        "offset": "0x02000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USB3_RKSOC_AXI_PERF_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: usb3otg0\n1: usb3otg1"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3_SW_RD_LATENCY_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "USB3_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "USB3_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "USB3_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "USB3_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Fi\naxi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "USB3_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "usb3 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_CON1",
        "offset": "0x02004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          }
        ],
        "description": "usb3 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_CON2",
        "offset": "0x02008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3_SW_AW_COUNT_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3_SW_AR_COUNT_ID",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "usb3 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0200c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency oaxi read max latency\noutpututput"
          }
        ],
        "description": "usb3 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x02010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "usb3 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x02014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "usb3 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x02018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "usb3 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0201c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "usb3 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3_PERF_WORKING_CNT",
        "offset": "0x02020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "usb3 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG0_CON0",
        "offset": "0x02430",
        "size": "W",
        "reset": "0x00002000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "HOST_U2_PORT_DISABLE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_u2_port_disable\nUSB2.0 Port Disable control.\n0: Port Enabled\n1: Port Disabled When 1, this signal stops\nreporting connect/disconnect events the port\nand keeps the port in disabled state."
          },
          {
            "name": "HOST_PORT_POWER_CONTROL_PRESENT",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_port_power_control_present\nThis indicates whether the host controller\nimplementation includes port power control.\n0: Indicates that the port does not have port\npower switches.\n1: Indicates that the port has port power\nswitches"
          },
          {
            "name": "FLADJ_30MHZ_REG",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_30mhz_reg\nHS Jitter Adjustment. Indicates the correction\nrequired to accommodate mac3 clock and\nutmi clock jitter to measure 125 's duration.\nWith fladj_30mhz_reg tied to zero, the high\nspeed 125us micro-frame is counted for\n123933ns. You must program the value in\nterms of high speed bit times in a 30 MHz\ncycle. The default value that must be driven is\n32 (assuming 30 MHz perfect clock)."
          },
          {
            "name": "HUB_PORT_PERM_ATTACH",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hub_port_perm_attach\nIndicates if the device attached to a\ndownstream port is permanently attached or\nnot.\n0: Not permanently attached\n1: Permanently attached\nBit0 is for USB2.0 port and bit1 are for USB\n3.0 SS port."
          },
          {
            "name": "HUB_PORT_OVERCURRENT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hub_port_overcurrent\nThis is the per port Overcurrent indication of\nthe root-hub ports:\n0: No Overcurrent\n1: Overcurrent\nBit0 is for USB 2.0 port and bit1 are for USB\n3.0 SS port."
          },
          {
            "name": "BUS_FILTER_BYPASS",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "bus_filter_bypass\nIt is expected that this signal is set or reset at\npower-on reset and is not changed during the\nnormal\noperation of the core. The function of each bit\nis:\nbus_filter_bypass[3]: Bypass the filter for\nutmiotg_iddig\nbus_filter_bypass[2]: Bypass the filters for\nutmisrp_bvalid and utmisrp_sessend\nbus_filter_bypass[1]: Bypass the filter for\npipe3_PowerPresent all U3 ports\nbus_filter_bypass[0]: Bypass the filter for\nutmiotg_vbusvalid all U2 ports\nIn non-OTG Host-only mode, internal bus\nfilters are not needed.\nValues:\n1'b0: Bus filter(s) enabled\n1'b1: Bus filter(s) disabled (bypassed)"
          }
        ],
        "description": "USB3 OTG0 GRF Register0"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG0_CON1",
        "offset": "0x02434",
        "size": "W",
        "reset": "0x00001100",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "HOST_U3_PORT",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "host_u3_port\nxHCI usb3 port number, default as 1."
          },
          {
            "name": "HOST_U2_PORT",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "host_u2_port\nxHCI host USB2 Port number, default as 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HOST_LEGACY_SMI_BAR",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_legacy_smi_bar\nUse this register to support SMI on BAR\ndefined in xHCI spec.\nSW must set this register, then clear this\nregister to indicate Base Address Register\nwritten"
          },
          {
            "name": "HOST_LEGACY_SMI_PCI_CMD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_legacy_smi_pci_cmd\nUse this register to support SMI on PCI\nCommand defined in xHCI spec.\nSW must set this register, then clear this\nregister to indicate PCI command register\nwritten."
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PME_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pme_en\nEnable signal for the pme_generation. Enable\nthe core to assert pme_generation."
          },
          {
            "name": "HOST_U3_PORT_DISABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_u3_port_disable\nUSB 3.0 SS Port Disable control.\n0: Port Enabled\n1: Port Disabled"
          }
        ],
        "description": "USB3 OTG0 GRF Register1"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG1_CON0",
        "offset": "0x02440",
        "size": "W",
        "reset": "0x00002000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "HOST_U2_PORT_DISABLE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_u2_port_disable\nUSB2.0 Port Disable control.\n0: Port Enabled\n1: Port Disabled When 1, this signal stops\nreporting connect/disconnect events the port\nand keeps the port in disabled state."
          },
          {
            "name": "HOST_PORT_POWER_CONTROL_PRESENT",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_port_power_control_present\nThis indicates whether the host controller\nimplementation includes port power control.\n0: Indicates that the port does not have port\npower switches.\n1: Indicates that the port has port power\nswitches"
          },
          {
            "name": "FLADJ_30MHZ_REG",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_30mhz_reg\nHS Jitter Adjustment. Indicates the correction\nrequired to accommodate mac3 clock and\nutmi clock jitter to measure 125 's duration.\nWith fladj_30mhz_reg tied to zero, the high\nspeed 125us micro-frame is counted for\n123933ns. You must program the value in\nterms of high speed bit times in a 30 MHz\ncycle. The default value that must be driven is\n32 (assuming 30 MHz perfect clock)."
          },
          {
            "name": "HUB_PORT_PERM_ATTACH",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "hub_port_perm_attach\nIndicates if the device attached to a\ndownstream port is permanently attached or\nnot.\n0: Not permanently attached\n1: Permanently attached\nBit0 is for USB2.0 port and bit1 are for USB\n3.0 SS port."
          },
          {
            "name": "HUB_PORT_OVERCURRENT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hub_port_overcurrent\nThis is the per port Overcurrent indication of\nthe root-hub ports:\n0: No Overcurrent\n1: Overcurrent\nBit0 is for USB 2.0 port and bit1 are for USB\n3.0 SS port."
          },
          {
            "name": "BUS_FILTER_BYPASS",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "bus_filter_bypass\nIt is expected that this signal is set or reset at\npower-on reset and is not changed during the\nnormal\noperation of the core. The function of each bit\nis:\nbus_filter_bypass[3]: Bypass the filter for\nutmiotg_iddig\nbus_filter_bypass[2]: Bypass the filters for\nutmisrp_bvalid and utmisrp_sessend\nbus_filter_bypass[1]: Bypass the filter for\npipe3_PowerPresent all U3 ports\nbus_filter_bypass[0]: Bypass the filter for\nutmiotg_vbusvalid all U2 ports\nIn non-OTG Host-only mode, internal bus\nfilters are not needed.\nValues:\n1'b0: Bus filter(s) enabled\n1'b1: Bus filter(s) disabled (bypassed)"
          }
        ],
        "description": "USB3 OTG1 GRF Register0"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG1_CON1",
        "offset": "0x02444",
        "size": "W",
        "reset": "0x00001100",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "HOST_U3_PORT",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "host_u3_port\nxHCI usb3 port number, default as 1."
          },
          {
            "name": "HOST_U2_PORT",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "host_u2_port\nxHCI host USB2 port number, default as 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HOST_LEGACY_SMI_BAR",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_legacy_smi_bar\nUse this register to support SMI on BAR\ndefined in xHCI spec.\nSW must set this register, then clear this\nregister to indicate Base Address Register\nwritten"
          },
          {
            "name": "HOST_LEGACY_SMI_PCI_CMD",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_legacy_smi_pci_cmd\nUse this register to support SMI on PCI\nCommand defined in xHCI spec.\nSW must set this register, then clear this\nregister to indicate PCI command register\nwritten."
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PME_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pme_en\nEnable signal for the pme_generation. Enable\nthe core to assert pme_generation."
          },
          {
            "name": "HOST_U3_PORT_DISABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "host_u3_port_disable\nUSB 3.0 SS Port Disable control.\n0: Port Enabled\n1: Port Disabled"
          }
        ],
        "description": "USB3 OTG1 GRF Register1"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG0_STATUS_LAT0",
        "offset": "0x02450",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "USBCPHY0_OTG_UTMI_IDDIG",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "status of usbcphy0_otg_utmi_iddig[31:0]"
          }
        ],
        "description": "USB3 OTG0 status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG0_STATUS_LAT1",
        "offset": "0x02454",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "USBCPHY0_OTG_UTMI_IDDIG",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "status of usbcphy0_otg_utmi_iddig[63:32]"
          }
        ],
        "description": "USB3 OTG1 status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG0_STATUS_CB",
        "offset": "0x02458",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3OTG0_HOST_CURRENT_BELT",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "status of usb3otg0_host_current_belt"
          }
        ],
        "description": "USB3 OTG0 status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG1_STATUS_LAT0",
        "offset": "0x02460",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "USBCPHY1_OTG_UTMI_IDDIG",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "status of usbcphy1_otg_utmi_iddig[31:0]"
          }
        ],
        "description": "USB3 OTG1 status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG1_STATUS_LAT1",
        "offset": "0x02464",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "USBCPHY1_OTG_UTMI_IDDIG",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "status of usbcphy1_otg_utmi_iddig[63:32]"
          }
        ],
        "description": "USB3 OTG1 status register"
      },
      {
        "type": "register",
        "name": "GRF_USB3OTG1_STATUS_CB",
        "offset": "0x02468",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USB3OTG1_HOST_CURRENT_BELT",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "status of usb3otg1_host_current_belt"
          }
        ],
        "description": "USB3 OTG1 status register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_CON0",
        "offset": "0x04000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_SW_RD_LATENCY_ID",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "PCIE_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: count all write channels\n1: count sw_aw_count_id write channel only"
          },
          {
            "name": "PCIE_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "PCIE_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "PCIE_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "PCIE_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "pcie performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_CON1",
        "offset": "0x04004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          }
        ],
        "description": "pcie performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_CON2",
        "offset": "0x04008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_SW_AW_COUNT_ID",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_SW_AR_COUNT_ID",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "pcie performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0400c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency output"
          }
        ],
        "description": "pcieperformance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x04010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "pcie performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x04014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "pcie performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x04018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "pcie performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0401c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "pcie performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_PCIE_PERF_WORKING_CNT",
        "offset": "0x04020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "pcie performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_USB20_HOST0_CON0",
        "offset": "0x04100",
        "size": "W",
        "reset": "0x000023e0",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WORD_IF",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x1",
            "description": "word_if\n1: select 16bit utmi interface\n0: select 8bit utmi interface\nNote: usb2phy only support 16bit interface."
          },
          {
            "name": "SIM_MODE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "sim_mode\nSimulation only."
          },
          {
            "name": "OHCI_SUSP_LGCY",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "ohci_susp_lgcy"
          },
          {
            "name": "OHCI_CNTSEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "ohci_cntsel"
          },
          {
            "name": "OHCI_CLKCKTRST",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "ohci_clkcktrst"
          },
          {
            "name": "INCRX_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "incrx_en\nForces AHB master to start INCR4/8/16 busts\nonly on burst boundaries. AHB requires that\ndouble word width burst be addressed-aligned\nonly to the double-word boundary.\n1'b1: Start INCRX burst only on burst\nx-aligned addresses\n1'b0: Normal AHB operation; start bursts on\nany double word boundary\nNote: When this function is enabled, the burst\nare started only when the lowest bits of haddr\nare:\nINCR4: haddr[3:0] == 4'b0000\nINCR8: haddr[4:0] == 5'b00000\nINCR16: haddr[5:0] == 6'b000000"
          },
          {
            "name": "INCR8_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr8_en\n1: enable AHB INCR8 burst\n0: disable AHB INCR8 burst"
          },
          {
            "name": "INCR4_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr4_en\n1: enable AHB INCR4 burst\n0: disable AHB INCR4 burst"
          },
          {
            "name": "INCR16_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr16_en\n1: enable AHB INCR16 burst\n0: disable AHB INCR16 burst"
          },
          {
            "name": "HUBSETUP_MIN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hubsetup_min"
          },
          {
            "name": "AUTOPPD_ON_OVERCUR_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "autoppd_on_overcur_en"
          },
          {
            "name": "ARB_PAUSE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "arb_pause"
          },
          {
            "name": "APP_START_CLK",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "app_start_clk"
          },
          {
            "name": "APP_PRT_OVRCUR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "app_prt_ovrcur"
          }
        ],
        "description": "USB20 Host0 GRF register0"
      },
      {
        "type": "register",
        "name": "GRF_USB20_HOST0_CON1",
        "offset": "0x04104",
        "size": "W",
        "reset": "0x00000820",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FLADJ_VAL_COMMON",
            "bit_range": "11:6",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_val_common\nMust set this register to 0x20."
          },
          {
            "name": "FLADJ_VAL",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_val\nMust set this register to 0x20."
          }
        ],
        "description": "USB20 Host0 GRF register1"
      },
      {
        "type": "register",
        "name": "GRF_USB20_HOST1_CON0",
        "offset": "0x04110",
        "size": "W",
        "reset": "0x000023e0",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WORD_IF",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x1",
            "description": "word_if\n1: select 16bit utmi interface\n0: select 8bit utmi interface\nNote: usb2phy only support 16bit interface."
          },
          {
            "name": "SIM_MODE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "sim_mode\nSimulation only."
          },
          {
            "name": "OHCI_SUSP_LGCY",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "ohci_susp_lgcy"
          },
          {
            "name": "OHCI_CNTSEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "ohci_cntsel"
          },
          {
            "name": "OHCI_CLKCKTRST",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "ohci_clkcktrst"
          },
          {
            "name": "INCRX_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "incrx_en\nForces AHB master to start INCR4/8/16 busts\nonly on burst boundaries. AHB requires that\ndouble word width burst be addressed-aligned\nonly to the double-word boundary.\n1'b1: Start INCRX burst only on burst\nx-aligned addresses\n1'b0: Normal AHB operation; start bursts on\nany double word boundary\nNote: When this function is enabled, the burst\nare started only when the lowest bits of haddr\nare:\nINCR4: haddr[3:0] == 4'b0000\nINCR8: haddr[4:0] == 5'b00000\nINCR16: haddr[5:0] == 6'b000000"
          },
          {
            "name": "INCR8_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr8_en\n1: enable AHB INCR8 burst\n0: disable AHB INCR8 burst"
          },
          {
            "name": "INCR4_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr4_en\n1: enable AHB INCR4 burst\n0: disable AHB INCR4 burst"
          },
          {
            "name": "INCR16_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr16_en\n1: enable AHB INCR16 burst\n0: disable AHB INCR16 burst"
          },
          {
            "name": "HUBSETUP_MIN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hubsetup_min"
          },
          {
            "name": "AUTOPPD_ON_OVERCUR_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "autoppd_on_overcur_en"
          },
          {
            "name": "ARB_PAUSE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "arb_pause"
          },
          {
            "name": "APP_START_CLK",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "app_start_clk"
          },
          {
            "name": "APP_PRT_OVRCUR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "app_prt_ovrcur"
          }
        ],
        "description": "USB20 Host1 GRF register0"
      },
      {
        "type": "register",
        "name": "GRF_USB20_HOST1_CON1",
        "offset": "0x04114",
        "size": "W",
        "reset": "0x00000820",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FLADJ_VAL_COMMON",
            "bit_range": "11:6",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_val_common\nMust set this register to 0x20."
          },
          {
            "name": "FLADJ_VAL",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_val\nMust set this register to 0x20."
          }
        ],
        "description": "USB20 Host1 GRF register1"
      },
      {
        "type": "register",
        "name": "GRF_HSIC_CON0",
        "offset": "0x04120",
        "size": "W",
        "reset": "0x000002f0",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HSIC_WORD_IF",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "word_if\n1: select 16bit utmi interface\n0: select 8bit utmi interface\nNote: HSICPHY only support 16bit utmi\ninterface."
          },
          {
            "name": "HSIC_SIM_MODE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "sim_mode\nSimulation only."
          },
          {
            "name": "HSIC_INCRX_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "Burst Alignment Enable\nForces AHB master to start INCR4/8/16 busts\nonly on burst boundaries. AHB requires that\ndouble word width burst be addressed-aligned\nonly to the double-word boundary.\n1'b1: Start INCRX burst only on burst\nx-aligned addresses\n1'b0: Normal AHB operation; start bursts on\nany double word boundary\nNote: When this function is enabled, the burst\nare started only when the lowest bits of haddr\nare:\nINCR4: haddr[3:0] == 4'b0000\nINCR8: haddr[4:0] == 5'b00000\nINCR16: haddr[5:0] == 6'b000000"
          },
          {
            "name": "HSIC_INCR8_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr8_en\n1: enable AHB INCR8 burst\n0: disable AHB INCR8 burst"
          },
          {
            "name": "HSIC_INCR4_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr4_en\n1: enable AHB INCR4 burst\n0: disable AHB INCR4 burst"
          },
          {
            "name": "HSIC_INCR16_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x1",
            "description": "incr16_en\n1: enable AHB INCR16 burst\n0: disable AHB INCR16 burst"
          },
          {
            "name": "HSIC_HUBSETUP_MIN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "hubsetup_min"
          },
          {
            "name": "HSIC_AUTOPPD_ON_OVERCUR",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "autoppd_on_overcur"
          },
          {
            "name": "HSIC_APP_START_CLK",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "app_start_clk"
          },
          {
            "name": "HSIC_APP_PRT_OVRCUR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "app_prt_ovrcur"
          }
        ],
        "description": "HSIC controller GRF register 0"
      },
      {
        "type": "register",
        "name": "GRF_HSIC_CON1",
        "offset": "0x04124",
        "size": "W",
        "reset": "0x00000820",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRITE_ENABLE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "HSIC_FLADJ_VAL_COMMON",
            "bit_range": "11:6",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj_val_common\nMust set this register to 0x20"
          },
          {
            "name": "HSIC_FLADJ",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x20",
            "description": "fladj\nMust set this register to 0x20."
          }
        ],
        "description": "HSIC controller GRF register1"
      },
      {
        "type": "register",
        "name": "GRF_GRF_USBHOST0_STATUS",
        "offset": "0x04140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HOST0_EHCI_BUFACC",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ehci_bufacc"
          },
          {
            "name": "HOST0_EHCI_XFER_PRDC",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ehci_xfer_prdc"
          },
          {
            "name": "HOST0_OHCI_BUFACC",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ohci_bufacc"
          },
          {
            "name": "HOST0_OHCI_CCS",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ohci_ccs"
          },
          {
            "name": "HOST0_OHCI_DRWE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ohci_drwe"
          },
          {
            "name": "HOST0_OHCI_GLOBALSUSPEND",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ohci_globalsuspend"
          },
          {
            "name": "HOST0_OHCI_RMTWKP",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ohci_rmtwkp"
          },
          {
            "name": "HOST0_OHCI_RWE",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ohci_rwe"
          },
          {
            "name": "HOST0_EHCI_LPSMC_STATE",
            "bit_range": "20:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "host0_ehci_lpsmc_state"
          },
          {
            "name": "HOST0_EHCI_USBSTS",
            "bit_range": "16:11",
            "attr": "RW",
            "reset": "0x00",
            "description": "host0_ehci_usbsts"
          },
          {
            "name": "HOST0_EHCI_XFER_CNT",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "host0_ehci_xfer_cnt"
          }
        ],
        "description": "usb host0 controller status register"
      },
      {
        "type": "register",
        "name": "GRF_GRF_USBHOST1_STATUS",
        "offset": "0x04144",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HOST1_EHCI_BUFACC",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ehci_bufacc"
          },
          {
            "name": "HOST1_EHCI_XFER_PRDC",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ehci_xfer_prdc"
          },
          {
            "name": "HOST1_OHCI_BUFACC",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ohci_bufacc"
          },
          {
            "name": "HOST1_OHCI_CCS",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ohci_ccs"
          },
          {
            "name": "HOST1_OHCI_DRWE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ohci_drwe"
          },
          {
            "name": "HOST1_OHCI_GLOBALSUSPEND",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ohci_globalsuspend"
          },
          {
            "name": "HOST1_OHCI_RMTWKP",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ohci_rmtwkp"
          },
          {
            "name": "HOST1_OHCI_RWE",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ohci_rwe"
          },
          {
            "name": "HOST1_EHCI_LPSMC_STATE",
            "bit_range": "20:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "host1_ehci_lpsmc_state"
          },
          {
            "name": "HOST1_EHCI_USBSTS",
            "bit_range": "16:11",
            "attr": "RW",
            "reset": "0x00",
            "description": "host1_ehci_usbsts"
          },
          {
            "name": "HOST1_EHCI_XFER_CNT",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "host1_ehci_xfer_cnt"
          }
        ],
        "description": "usb host1 controller status register"
      },
      {
        "type": "register",
        "name": "GRF_GRF_HSIC_STATUS",
        "offset": "0x04148",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HSIC_EHCI_XFER_PRDC",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "hsic_ehci_xfer_prdc"
          },
          {
            "name": "HSIC_EHCI_LPSMS_STATE",
            "bit_range": "20:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "hsic_ehci_lpsms_state"
          },
          {
            "name": "HSIC_EHCI_USBSTS",
            "bit_range": "16:11",
            "attr": "RW",
            "reset": "0x00",
            "description": "hsic_ehci_usbsts"
          },
          {
            "name": "HSIC_EHCI_XFER_CNT",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "hsic_ehci_xfer_cnt"
          }
        ],
        "description": "hsic controller status register"
      },
      {
        "type": "register",
        "name": "GRF_HSICPHY_CON0",
        "offset": "0x04470",
        "size": "W",
        "reset": "0x0000004f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HSICPHY_SOFT_CON_SEL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "soft_con_sel\n1: soft control select utmi signals from GRF to\nHSIC PHY\n0: soft control select utmi signals from HSIC\ncontroller to HSIC PHY"
          },
          {
            "name": "I_HSIC_UTMI_XCVRSELECT",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "utmi_xcvrselect\nselect the value of this register to xcvrselect\nport of HSIC PHY when  soft_con_sel=1."
          },
          {
            "name": "I_HSIC_UTMI_OPMODE",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "utmi_opmode\nselect the value of this register to opmode\nport of HSIC PHY when  soft_con_sel=1"
          },
          {
            "name": "I_HSIC_UTMI_TERMSELECT",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "utmi_termselect\nselect the value of this register to termselect\nport of HSIC PHY when  soft_con_sel=1"
          },
          {
            "name": "I_HSIC_UTMI_SUSPEND_N",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "utmi_suspend_n\nselect the value of this register to ususpend_n\nport of HSIC PHY when  soft_con_sel=1"
          },
          {
            "name": "HSICPHY_UTMI_DMPULLDOWN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "utmi_dmpulldown\n1:DM pull down resistor enable\n0:DM pull down resistor disable"
          },
          {
            "name": "HSICPHY_UTMI_DPPULLDOWN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "utmi_dppulldown\n1:DP pull down resistor enable\n0:DP pull down resistor disable"
          }
        ],
        "description": "HSICPHY GRF control register"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl0",
        "offset": "0x04480",
        "size": "W",
        "reset": "0x0000850f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x850f",
            "description": "usbphy_ctrl0\nBit0~15 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl0"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl1",
        "offset": "0x04484",
        "size": "W",
        "reset": "0x0000e007",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xe007",
            "description": "usbphy_ctrl1\nBit16~31 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl1"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl2",
        "offset": "0x04488",
        "size": "W",
        "reset": "0x000082e7",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x82e7",
            "description": "usbphy_ctrl2\nBit32~47 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl2"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl3",
        "offset": "0x0448c",
        "size": "W",
        "reset": "0x000002a2",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL3",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x02a2",
            "description": "usbphy_ctrl3\nBit48~63 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl3"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl4",
        "offset": "0x04490",
        "size": "W",
        "reset": "0x00005554",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x5554",
            "description": "usbphy_ctrl4\nBit64~79 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl4"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl5",
        "offset": "0x04494",
        "size": "W",
        "reset": "0x00004555",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL5",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4555",
            "description": "usbphy_ctrl5\nBit80~95 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl5"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl6",
        "offset": "0x04498",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0005",
            "description": "usbphy_ctrl6\nBit96~111 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl6"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl7",
        "offset": "0x0449c",
        "size": "W",
        "reset": "0x000068c8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL7",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x68c8",
            "description": "usbphy_ctrl7\nBit112~127 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl7"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl8",
        "offset": "0x044a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL8",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl8\nBit128~143 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl8"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl9",
        "offset": "0x044a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL9",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl9\nBit144~159 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl9"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl10",
        "offset": "0x044a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL10",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl10\nBit160~175 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl10"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl11",
        "offset": "0x044ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl11\nBit176~191 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl11"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl12",
        "offset": "0x044b0",
        "size": "W",
        "reset": "0x000000a1",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL12",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x00a1",
            "description": "usbphy_ctrl12\nBit192~207 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl12"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl13",
        "offset": "0x044b4",
        "size": "W",
        "reset": "0x0000850f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL13",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x850f",
            "description": "usbphy_ctrl13\nBit208~223 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl13"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl14",
        "offset": "0x044b8",
        "size": "W",
        "reset": "0x0000e007",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL14",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xe007",
            "description": "usbphy_ctrl14\nBit224~239 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl14"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl15",
        "offset": "0x044bc",
        "size": "W",
        "reset": "0x000002e7",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL15",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x02e7",
            "description": "usbphy_ctrl15\nBit240~255 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl15"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl16",
        "offset": "0x044c0",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL16",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0200",
            "description": "usbphy_ctrl16\nBit256~271 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl16"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl17",
        "offset": "0x044c4",
        "size": "W",
        "reset": "0x00005554",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL17",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x5554",
            "description": "usbphy_ctrl17\nBit272~287 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl17"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl18",
        "offset": "0x044c8",
        "size": "W",
        "reset": "0x00004555",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL18",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4555",
            "description": "usbphy_ctrl18\nBit288~303 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl18"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl19",
        "offset": "0x044cc",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL19",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0005",
            "description": "usbphy_ctrl19\nBit304~319 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl19"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl20",
        "offset": "0x044d0",
        "size": "W",
        "reset": "0x000068c8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x68c8",
            "description": "usbphy_ctrl20\nBit320~335 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl20"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl21",
        "offset": "0x044d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL21",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl21\nBit336~351 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl21"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl22",
        "offset": "0x044d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl22\nBit352~367 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl22"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl23",
        "offset": "0x044dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL23",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl23\nBit368~383 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl23"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl24",
        "offset": "0x044e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL24",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl24\nBit384~399 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl24"
      },
      {
        "type": "register",
        "name": "GRF_usbphy0_ctrl25",
        "offset": "0x044e4",
        "size": "W",
        "reset": "0x00000021",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL25",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0021",
            "description": "usbphy_ctrl25\nBit400~415 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy0_ctrl25"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl0",
        "offset": "0x04500",
        "size": "W",
        "reset": "0x0000850f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x850f",
            "description": "usbphy_ctrl0\nBit0~15 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl0"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl1",
        "offset": "0x04504",
        "size": "W",
        "reset": "0x0000e007",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xe007",
            "description": "usbphy_ctrl1\nBit16~31 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl1"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl2",
        "offset": "0x04508",
        "size": "W",
        "reset": "0x000082e7",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x82e7",
            "description": "usbphy_ctrl2\nBit32~47 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl2"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl3",
        "offset": "0x0450c",
        "size": "W",
        "reset": "0x000002a2",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL3",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x02a2",
            "description": "usbphy_ctrl3\nBit48~63 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl3"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl4",
        "offset": "0x04510",
        "size": "W",
        "reset": "0x00005554",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x5554",
            "description": "usbphy_ctrl4\nBit64~79 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl4"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl5",
        "offset": "0x04514",
        "size": "W",
        "reset": "0x00004555",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL5",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4555",
            "description": "usbphy_ctrl5\nBit80~95 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl5"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl6",
        "offset": "0x04518",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0005",
            "description": "usbphy_ctrl6\nBit96~111 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl6"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl7",
        "offset": "0x0451c",
        "size": "W",
        "reset": "0x000068c8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL7",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x68c8",
            "description": "usbphy_ctrl7\nBit112~127 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl7"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl8",
        "offset": "0x04520",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL8",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl8\nBit128~143 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl8"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl9",
        "offset": "0x04524",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL9",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl9\nBit144~159 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl9"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl10",
        "offset": "0x04528",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL10",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl10\nBit160~175 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl10"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl11",
        "offset": "0x0452c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl11\nBit176~191 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl11"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl12",
        "offset": "0x04530",
        "size": "W",
        "reset": "0x000000a1",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL12",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x00a1",
            "description": "usbphy_ctrl12\nBit192~207 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl12"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl13",
        "offset": "0x04534",
        "size": "W",
        "reset": "0x0000850f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL13",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x850f",
            "description": "usbphy_ctrl13\nBit208~223 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl13"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl14",
        "offset": "0x04538",
        "size": "W",
        "reset": "0x0000e007",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL14",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xe007",
            "description": "usbphy_ctrl14\nBit224~239 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl14"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl15",
        "offset": "0x0453c",
        "size": "W",
        "reset": "0x000002e7",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL15",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x02e7",
            "description": "usbphy_ctrl15\nBit240~255 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl15"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl16",
        "offset": "0x04540",
        "size": "W",
        "reset": "0x00000200",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL16",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0200",
            "description": "usbphy_ctrl16\nBit256~271 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl16"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl17",
        "offset": "0x04544",
        "size": "W",
        "reset": "0x00005554",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL17",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x5554",
            "description": "usbphy_ctrl17\nBit272~287 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl17"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl18",
        "offset": "0x04548",
        "size": "W",
        "reset": "0x00004555",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL18",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4555",
            "description": "usbphy_ctrl18\nBit288~303 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl18"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl19",
        "offset": "0x0454c",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL19",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0005",
            "description": "usbphy_ctrl19\nBit304~319 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl19"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl20",
        "offset": "0x04550",
        "size": "W",
        "reset": "0x000068c8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x68c8",
            "description": "usbphy_ctrl20\nBit320~335 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl20"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl21",
        "offset": "0x04554",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL21",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl21\nBit336~351 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl21"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl22",
        "offset": "0x04558",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl22\nBit352~367 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl22"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl23",
        "offset": "0x0455c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL23",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl23\nBit368~383 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl23"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl24",
        "offset": "0x04560",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL24",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "usbphy_ctrl24\nBit384~399 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl24"
      },
      {
        "type": "register",
        "name": "GRF_usbphy1_ctrl25",
        "offset": "0x04564",
        "size": "W",
        "reset": "0x00000021",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "USBPHY_CTRL25",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0021",
            "description": "usbphy_ctrl25\nBit400~415 of usbphy_ctrl register"
          }
        ],
        "description": "usbphy1_ctrl25"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_CON0",
        "offset": "0x06000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HDCP22_SW_RD_LATENCY_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HDCP22_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "HDCP22_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: count all write channels\n1: count sw_aw_count_id write channel only"
          },
          {
            "name": "HDCP22_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "HDCP22_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "HDCP22_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "HDCP22_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "hdcp performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_CON1",
        "offset": "0x06004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HDCP22_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi Read latency threshold"
          }
        ],
        "description": "hdcp performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_CON2",
        "offset": "0x06008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HDCP22_SW_AW_COUNT_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "HDCP22_SW_AR_COUNT_ID",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "hdcp performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0600c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency output"
          }
        ],
        "description": "hdcp performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x06010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "hdcp performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x06014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "hdcp performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x06018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "hdcp performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0601c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "hdcp performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_HDCP22_PERF_WORKING_CNT",
        "offset": "0x06020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "hdcp performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON9",
        "offset": "0x06224",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "DSI0_DPIUPDATECFG",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "DSI host0 dpiupdatecfg bit control"
          },
          {
            "name": "DSI0_DPISHUTDN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "DSI0 dpishutdn bit control"
          },
          {
            "name": "DSI0_DPICOLORM",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "DSI0 dpicolorm bit control"
          },
          {
            "name": "DP_LCDC_SEL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "dp lcdc select\n1'b0: vop big\n1'b1: vop little"
          },
          {
            "name": "DPHY_RX1_CLK_INV_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy rx1 clock inveter select bit"
          },
          {
            "name": "DPHY_RX0_CLK_INV_SEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy rx0 clock inveter select bit"
          },
          {
            "name": "DISABLE_ISP1",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "isp1 disable control"
          },
          {
            "name": "DISABLE_ISP0",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "isp0 disable control"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPHY_RX0_TURNREQUEST",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy rx0 runrequest port control"
          }
        ],
        "description": "SoC control register 9"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON20",
        "offset": "0x06250",
        "size": "W",
        "reset": "0x00000249",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HDCP_I2C_FORCE_SDA",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hdcp_i2c_force_sda bit control"
          },
          {
            "name": "HDCP_I2C_FORCE_SCL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hdcp_i2c_force_scl control"
          },
          {
            "name": "GRF_VOP_RGB_DCLK_REV_SEL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk phase selct\n0: 0 degree\n1: 180 degree"
          },
          {
            "name": "GRF_CON_RGB_LCDC_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop select\n1'b0: vop big\n1'b1: vop little"
          },
          {
            "name": "RESERVED",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLKIN_DVP_REV_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "pclkin dvp clock select\n0: not invet phase\n1: invert phase"
          },
          {
            "name": "EDP_VIDEO_BIST_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "edp video bist enable\n1: enable\n0: disable"
          },
          {
            "name": "VOP_FINISH_SEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop finish select\n1'b0: vop big\n1'b1: vop little"
          },
          {
            "name": "HDMI_LCDC_SEL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "hdmi lcdc select\n1'b0: vop big\n1'b1: vop little"
          },
          {
            "name": "EDP_LCDC_SEL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "edp lcdc select\n1'b0: vop big\n1'b1: vop little"
          },
          {
            "name": "DSI1_LCDC_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsi1 lcdc select\n1'b0: vop big\n1'b1: vop little"
          },
          {
            "name": "DSI1_DPIUPDATECFG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "dsi1 dpiupdatecfg bit control"
          },
          {
            "name": "DSI1_DPISHUTDN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsi1 dpishutdn bit control"
          },
          {
            "name": "DSI1_DPICOLORM",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsi1 dpicolorm bit control"
          },
          {
            "name": "DSI0_LCDC_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "dsi0 vol select bit\n1'b0: vop big\n1'b1: vop little"
          }
        ],
        "description": "SoC control register 20"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON21",
        "offset": "0x06254",
        "size": "W",
        "reset": "0x000002cb",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "DPHY_RX0_TURNDISABLE",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_rx0_turndisable bit control"
          },
          {
            "name": "DPHY_RX0_FORCETXSTOPMODE",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "dphy_rx0_forcetxstopmode bit control"
          },
          {
            "name": "DPHY_RX0_FORCERXMODE",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0xc",
            "description": "dphy_rx0_forcerxmode bit control"
          },
          {
            "name": "DPHY_RX0_ENABLE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0xb",
            "description": "dphy_rx0_enable bit control"
          }
        ],
        "description": "SoC control register 21"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON22",
        "offset": "0x06258",
        "size": "W",
        "reset": "0x000010cb",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "DPHY_TX0_TURNREQUEST",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_tx0_turnrequest bit control"
          },
          {
            "name": "DPHY_TX0_TURNDISABLE",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_tx0_turndisable bit control"
          },
          {
            "name": "DPHY_TX0_FORCETXSTOPMODE",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0xc",
            "description": "dphy_tx0_forcetxstopmode bit control"
          },
          {
            "name": "DPHY_TX0_FORCERXMODE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0xb",
            "description": "dphy_tx0_forcerxmode bit control"
          }
        ],
        "description": "SoC control register 22"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON23",
        "offset": "0x0625c",
        "size": "W",
        "reset": "0x00000021",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "DPHY_TX1RX1_TURNDISABLE",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_tx1rx1_turndisable bit control"
          },
          {
            "name": "DPHY_TX1RX1_FORCETXSTOPMODE",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_tx1rx1_forcetxstopmode bit control"
          },
          {
            "name": "DPHY_TX1RX1_FORCERXMODE",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "dphy_tx1rx1_forcerxmode bit control"
          },
          {
            "name": "DPHY_TX1RX1_ENABLE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_tx1rx1_enable bit control"
          }
        ],
        "description": "SoC control register 23"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON24",
        "offset": "0x06260",
        "size": "W",
        "reset": "0x000039f0",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "VOPL_DSI_ITE_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "vopl_dsi_ite_sel bit control\n0: mipi_dsi0_edpite\n1: mipi_dsi1_edpite\n2: 0\n3: 1"
          },
          {
            "name": "VOPB_DSI_ITE_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x3",
            "description": "vopb_dsi_ite_sel bit control\n0: mipi_dsi0_edpite\n1: mipi_dsi1_edpite\n2: 0\n3: 1"
          },
          {
            "name": "VOPL_DSI_HALT_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "vopl_dsi_halt_sel bit control\n0: mipi_dsi0_edpihalt\n1: mipi_dsi0_edpihalt\n2: low\n3: high"
          },
          {
            "name": "VOPB_DSI_HALT_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "vopb_dsi_halt_sel bit control\n0: mipi_dsi0_edpihalt\n1: mipi_dsi0_edpihalt\n2: low\n3: high"
          },
          {
            "name": "DPHY_TX1RX1_MASTERSLAVEZ",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_tx1rx1_masterslavez bit control"
          },
          {
            "name": "DPHY_TX1RX1_ENABLECLK",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_tx1rx1_enableclk bit control"
          },
          {
            "name": "DPHY_TX1RX1_BASEDIR",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_tx1rx1_basedir bit control"
          },
          {
            "name": "DPHY_RX1_SRC_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_rx1_src_sel bit control"
          },
          {
            "name": "DPHY_TX1TX1_TURNREQUEST",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_tx1tx1_turnrequest bit control"
          }
        ],
        "description": "SoC control register 24"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON25",
        "offset": "0x06264",
        "size": "W",
        "reset": "0x0000d45b",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EDP_TX_BSCAN_DATA",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0xd",
            "description": "edp_tx_bscan_data bit control"
          },
          {
            "name": "EDP_REF_CLK_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "edp_ref_clk_sel bit control"
          },
          {
            "name": "DPHY_RX0_TSETCLR",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x1",
            "description": "dphy_rx0_tsetclr bit control"
          },
          {
            "name": "DPHY_RX0_TSETCLK",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_rx0_tsetclk bit control"
          },
          {
            "name": "DPHY_RX0_TSETEN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dphy_rx0_tseten bit control"
          },
          {
            "name": "DPHY_RX0_TSETDIN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x5b",
            "description": "dphy_rx0_tsetdin bit control"
          }
        ],
        "description": "SoC control register 25"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON26",
        "offset": "0x06268",
        "size": "W",
        "reset": "0x00000110",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPTX_HPD_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "dptx_hpd_sel bit control"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FORCE_DP_XT_OCDHALTONRESET",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "force_dp_xt_ocdhaltonreset bit control"
          },
          {
            "name": "DPTX_LANE_SEL",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "dptx_lane_sel bit control"
          },
          {
            "name": "UPHY_DP_SEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy_dp_sel bit control"
          },
          {
            "name": "HDCP22_SRC_SEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "hdcp22_src_sel bit control"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "EDP_TX_BSCAN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "edp_tx_bscan_en bit control"
          }
        ],
        "description": "SoC control register 26"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_CON0",
        "offset": "0x08000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPU_SW_RD_LATENCY_ID",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPU_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "GPU_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all write channel id\n1: count sw_ar_count_id write channel only"
          },
          {
            "name": "GPU_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "GPU_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "GPU_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "GPU_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "gpu performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_CON1",
        "offset": "0x08004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPU_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          }
        ],
        "description": "gpu performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_CON2",
        "offset": "0x08008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPU_SW_AW_COUNT_ID",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPU_SW_AR_COUNT_ID",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "gpu performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0800c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency output"
          }
        ],
        "description": "gpu performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x08010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "gpu performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x08014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "gpu performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x08018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "gpu performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0801c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "gpu performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GPU_PERF_WORKING_CNT",
        "offset": "0x08020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "gpu performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_CPU_CON0",
        "offset": "0x0a000",
        "size": "W",
        "reset": "0x0000000b",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "CFGTE_PD_CORE_L",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l cpu cfgte bit control\n0: disable\n1: enable"
          },
          {
            "name": "CFGEND_PD_CORE_L",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l cpu cfgend bit control\n0: disable\n1: enable"
          },
          {
            "name": "L2RSTDISABLE_PD_CORE_L",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l cpu l2rstdisable bit control\n0: disable\n1: enable"
          },
          {
            "name": "DBGL1RSTDISABLE_PD_CORE_L",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l cpu dbgl1rstdisable bit control\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLREXMONREQ_PD_CORE_L",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l cpu clrexmonreq bit control\n0: disable\n1: enable"
          },
          {
            "name": "SYSBARDISABLE_PD_CORE_L",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_l cpu sysbardisable bit control\n0: disable\n1: enable"
          },
          {
            "name": "BROADCASTCACHEMAINT_PD_CORE_L",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l cpu broadcastcachemaint bit\ncontrol\n0: disable\n1: enable"
          },
          {
            "name": "BROADCASTOUTER_PD_CORE_L",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_l cpu broadcastouter bit control\n0: disable\n1: enable"
          },
          {
            "name": "BROADCASTINNER_PD_CORE_L",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_l  cpu broadcastinner bit control\n1: enable\n0: disable"
          }
        ],
        "description": "cpu control register 0"
      },
      {
        "type": "register",
        "name": "GRF_CPU_CON1",
        "offset": "0x0a004",
        "size": "W",
        "reset": "0x0000f000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GIC_ACTIVE_CORE_L",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0xf",
            "description": "pd_core_l gic_active bit control"
          },
          {
            "name": "CLUSTERIDAFF1_PD_CORE_L",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l clusteridaff1 bit control"
          },
          {
            "name": "ARQOS_PD_CORE_L",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l arqos bit control"
          },
          {
            "name": "AWQOS_PD_CORE_L",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l awqos bit control"
          }
        ],
        "description": "cpu control register 1"
      },
      {
        "type": "register",
        "name": "GRF_CPU_CON2",
        "offset": "0x0a008",
        "size": "W",
        "reset": "0x0000000b",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GIC_AXIM_ERR_ACK",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "gic axi master error acknowledges\n0: disable\n1: enable"
          },
          {
            "name": "CFGTE_PD_CORE_B",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b cpu cfgte bit control\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CFGEND_PD_CORE_B",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b cpu cfgend bit control\n0: disable\n1: enable"
          },
          {
            "name": "L2RSTDISABLE_PD_CORE_B",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b cpu l2rstdisable bit control\n0: disable\n1: enable"
          },
          {
            "name": "DBGL1RSTDISABLE_PD_CORE_B",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b cpu dbgl1rstdisable bit control\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLREXMONREQ_PD_CORE_B",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b cpu clrexmonreq bit control\n0: disable\n1: enable"
          },
          {
            "name": "SYSBARDISABLE_PD_CORE_B",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_b cpu sysbardisable bit control\n0: disable\n1: enable"
          },
          {
            "name": "BROADCASTCACHEMAINT_PD_CORE_B",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b cpu broadcastcachemaint bit\ncontrol\n0: disable\n1: enable"
          },
          {
            "name": "BROADCASTOUTER_PD_CORE_B",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_b cpu broadcastouter bit control\n0: disable\n1: enable"
          },
          {
            "name": "BROADCASTINNER_PD_CORE_B",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_b  cpu broadcastinner bit control\n1: enable\n0: disable"
          }
        ],
        "description": "cpu control register 2"
      },
      {
        "type": "register",
        "name": "GRF_CPU_CON3",
        "offset": "0x0a00c",
        "size": "W",
        "reset": "0x00003110",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GIC_ACTIVE_CORE_B",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x3",
            "description": "pd_core_b gic_active bit control"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLUSTERIDAFF1_PD_CORE_B",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_b clusteridaff1 bit control"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ARQOS_PD_CORE_B",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "pd_core_b arqos bit control"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AWQOS_PD_CORE_B",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b awqos bit control"
          }
        ],
        "description": "cpu control register 3"
      },
      {
        "type": "register",
        "name": "GRF_CPU_STATUS0",
        "offset": "0x0a080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRMEMATTR_PD_CORE_B",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "wrmemattr of pd_core_b status"
          },
          {
            "name": "RDMEMATTR_PD_CORE_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "rdmemattr of pd_core_b status"
          },
          {
            "name": "RDMEMATTR_PD_CORE_L",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "rdmemattr of pd_core_l status"
          },
          {
            "name": "WRMEMATTR_PD_CORE_L",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "wrmemattr of pd_core_l status"
          }
        ],
        "description": "cpu status register 0"
      },
      {
        "type": "register",
        "name": "GRF_CPU_STATUS1",
        "offset": "0x0a084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLREMONACK_PD_CORE_B",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "the status of clremonack_pd_core_b"
          },
          {
            "name": "CLREMONACK_PD_CORE_L",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "the status of clremonack_pd_core_l"
          },
          {
            "name": "STANDBYWFIL2_PD_CORE_B",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "standbywfil2 of pd_core_b status bit"
          },
          {
            "name": "STANDBYWFIL2_PD_CORE_L",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "standbywfil2 of pd_core_l status bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SMPEN_PD_CORE_B",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "status of smpen_pd_core_b"
          },
          {
            "name": "SMPEN_PD_CORE_L",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "status of smpen_pd_core_l"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STANDBYWFE_PD_CORE_B",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "standbywfe of pd_core_b status bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STANDBYWFI_PD_CORE_B",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "standbywfi of pd_core_b status bit"
          },
          {
            "name": "STANDBYWFE_PD_CORE_L",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "standbywfe of pd_core_l status bit"
          },
          {
            "name": "STANDBYWFI_PD_CORE_L",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "standbywfi of pd_core_l status bit"
          }
        ],
        "description": "cpu status register 1"
      },
      {
        "type": "register",
        "name": "GRF_CPU_STATUS2",
        "offset": "0x0a088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CCI_EVENT_BUS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the status of cci_event_bus[31:0]"
          }
        ],
        "description": "cpu status register 2"
      },
      {
        "type": "register",
        "name": "GRF_CPU_STATUS3",
        "offset": "0x0a08c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CCI_EVENT_BUS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the status of cci_event_bus[63:32]"
          }
        ],
        "description": "cpu status register 3"
      },
      {
        "type": "register",
        "name": "GRF_CPU_STATUS4",
        "offset": "0x0a090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CCI_EVENT_BUS",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the status of cci_event_bus[93:64]"
          }
        ],
        "description": "cpu status register 4"
      },
      {
        "type": "register",
        "name": "GRF_CPU_STATUS5",
        "offset": "0x0a094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GIC_AXIM_ERR",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "gic_axim_err status bit"
          },
          {
            "name": "GIC_ECC_FATAL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "gic_ecc_fatal status bit"
          },
          {
            "name": "CCI_NEVNTCNTOVERFLOW",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "cci_nevntcntoverflow status bit"
          }
        ],
        "description": "cpu status register 5"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_CON0",
        "offset": "0x0a100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A53_SW_RD_LATENCY_ID",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A53_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "A53_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all write channel id\n1: count sw_ar_count_id write channel only"
          },
          {
            "name": "A53_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "A53_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "A53_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "A53_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "a53 performance monitor control register\naxi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "a53 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_CON1",
        "offset": "0x0a104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A53_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          }
        ],
        "description": "a53 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_CON2",
        "offset": "0x0a108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A53_SW_AW_COUNT_ID",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A53_SW_AR_COUNT_ID",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "a53 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_CON3",
        "offset": "0x0a10c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "MON_ID",
            "bit_range": "15:9",
            "attr": "RW",
            "reset": "0x00",
            "description": "mon_id bit control"
          },
          {
            "name": "MON_ID_BMSK",
            "bit_range": "8:2",
            "attr": "RW",
            "reset": "0x00",
            "description": "mon_id_bmsk bit control"
          },
          {
            "name": "MON_ID_TYPE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "mon_id_type bit control"
          },
          {
            "name": "MON_ID_MSK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "mon_id_msk bit control"
          }
        ],
        "description": "a53 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_RD_MON_ST",
        "offset": "0x0a110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor read start address"
          }
        ],
        "description": "performance monitor read start address"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_RD_MON_END",
        "offset": "0x0a114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor read end address"
          }
        ],
        "description": "performance monitor end address"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_WR_MON_ST",
        "offset": "0x0a118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor write start address"
          }
        ],
        "description": "performance write monitor start address"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_WR_MON_END",
        "offset": "0x0a11c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor write end address"
          }
        ],
        "description": "performance monitor write end address"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0a120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency output"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x0a124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x0a128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0a12c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0a130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_WORKING_CNT",
        "offset": "0x0a134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A53_PERF_INT_STATUS",
        "offset": "0x0a138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_STATUS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status bit"
          }
        ],
        "description": "a53 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_CON0",
        "offset": "0x0a200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A72_SW_RD_LATENCY_ID",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A72_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "A72_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all write channel id\n1: count sw_ar_count_id write channel only"
          },
          {
            "name": "A72_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "A72_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "A72_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "A72_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "a72 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_CON1",
        "offset": "0x0a204",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A72_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          }
        ],
        "description": "a72 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_CON2",
        "offset": "0x0a208",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A72_SW_AW_COUNT_ID",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "A72_SW_AR_COUNT_ID",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "a72 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_CON3",
        "offset": "0x0a20c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "MON_ID",
            "bit_range": "15:9",
            "attr": "RW",
            "reset": "0x00",
            "description": "mon_id bit control"
          },
          {
            "name": "MON_ID_BMSK",
            "bit_range": "8:2",
            "attr": "RW",
            "reset": "0x00",
            "description": "mon_id_bmsk bit control"
          },
          {
            "name": "MON_ID_TYPE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "mon_id_type bit control"
          },
          {
            "name": "MON_ID_MSK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "mon_id_msk bit control"
          }
        ],
        "description": "a72 performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_RD_MON_ST",
        "offset": "0x0a210",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor read start address"
          }
        ],
        "description": "performance monitor read start address"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_RD_MON_END",
        "offset": "0x0a214",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor read end address"
          }
        ],
        "description": "performance monitor end address"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_WR_MON_ST",
        "offset": "0x0a218",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor write start address"
          }
        ],
        "description": "performance write monitor start address"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_WR_MON_END",
        "offset": "0x0a21c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "monitor write end address"
          }
        ],
        "description": "performance monitor write end address"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0a220",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency output"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x0a224",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x0a228",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0a22c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0a230",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_WORKING_CNT",
        "offset": "0x0a234",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_A72_PERF_INT_STATUS",
        "offset": "0x0a238",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_STATUS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status bit"
          }
        ],
        "description": "a72 performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_CON0",
        "offset": "0x0c000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GMAC_SW_RD_LATENCY_ID",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GMAC_SW_DDR_ALIGN_TYPE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: 16-Byte align\n1: 32-Byte align\n2: 64-Byte align\n3: 128-Byte align"
          },
          {
            "name": "GMAC_SW_AW_CNT_ID_TYPE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: count all write channels\n1: count sw_aw_count_id write channel only"
          },
          {
            "name": "GMAC_SW_AR_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter id control\n0: count all read channel id\n1: count sw_ar_count_id read channel only"
          },
          {
            "name": "GMAC_SW_AXI_CNT_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf counter type\n0: axi transfer test\n1: ddr align transfer test"
          },
          {
            "name": "GMAC_SW_AXI_PERF_CLR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf clear bit\n0: disable\n1: enable"
          },
          {
            "name": "GMAC_SW_AXI_PERF_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi_perf enable bit\n0: disable\n1: enable"
          }
        ],
        "description": "gmac performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_CON1",
        "offset": "0x0c004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GMAC_SW_RD_LATENCY_THR",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Axi read channel id for latency\nAXI_PERFormance test"
          }
        ],
        "description": "gmac performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_CON2",
        "offset": "0x0c008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GMAC_SW_AW_COUNT_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "When  sw_aw_cnt_id_type=1,  only  count\nthe  id designated by sw_aw_count_id"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GMAC_SW_AR_COUNT_ID",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When  sw_ar_cnt_id_type=1,  only  count\nthe  id designated by sw_ar_count_id"
          }
        ],
        "description": "gmac performance monitor control register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0c00c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_R",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "axi read max latency oaxi read max latency\noutpututput"
          }
        ],
        "description": "gmac performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x0c010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_LATENCY_SAMP_R",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "AXI read latency total sample number"
          }
        ],
        "description": "gmac performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x0c014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI  read  latency  (>sw_rd_latency_thr)\ntotal number"
          }
        ],
        "description": "gmac performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0c018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total read bytes/ddr align read\nbytes"
          }
        ],
        "description": "gmac performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0c01c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "AXI active total write bytes/ddr align write\nbytes"
          }
        ],
        "description": "gmac performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_GMAC_PERF_WORKING_CNT",
        "offset": "0x0c020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WORKING_CNT_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "working counter"
          }
        ],
        "description": "gmac performance monitor status register"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON5",
        "offset": "0x0c214",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GMAC_PHY_INTF_SEL",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "PHY interface select\n3'b001: RGMII\n3'b100: RMII\nAll others: Reserved"
          },
          {
            "name": "GMAC_FLOWCTRL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GMAC transmit flow control\nWhen set high, instructs the GMAC to transmit\nPAUSE Control frames in\nFull-duplex mode. In Half-duplex mode, the\nGMAC enables the Back-pressure\nfunction until this signal is made low again"
          },
          {
            "name": "GMAC_SPEED",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "MAC speed\n1'b1: 100-Mbps\n1'b0: 10-Mbps"
          },
          {
            "name": "RMII_MODE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "RMII mode selection\n1'b1: RMII mode\n1'b0: MII mode"
          },
          {
            "name": "GMAC_CLK_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGMII clock selection\n2'b00: 125MHz\n2'b11: 25MHz\n2'b10: 2.5MHz"
          },
          {
            "name": "RMII_CLK_SEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "RMII clock selection\n1'b1: 25MHz\n1'b0: 2.5MHz"
          },
          {
            "name": "RESERVED",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "SoC control register 5"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON6",
        "offset": "0x0c218",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GMAC_RXCLK_DLY_ENA",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGMII TX clock delayline enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "GMAC_CLK_RX_DL_CFG",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "RGMII RX clock delayline value"
          },
          {
            "name": "GMAC_TXCLK_DLY_ENA",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGMII TX clock delayline enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "GMAC_CLK_TX_DL_CFG",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "RGMII TX clock delayline value"
          }
        ],
        "description": "SoC control register 6"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2A_IOMUX",
        "offset": "0x0e000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2A7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[7] iomux select\n2'b00: gpio\n2'b01: vop_data7\n2'b10: i2c7nfc_sda\n2'b11: cif_data7"
          },
          {
            "name": "GPIO2A6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[6] iomux select\n2'b00: gpio\n2'b01: vop_data6\n2'b10: uphyjtag_tms\n2'b11:cif_data6"
          },
          {
            "name": "GPIO2A5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[5] iomux select\n2'b00: gpio\n2'b01: vop_data5\n2'b10: uphyjtag_tck\n2'b11: cif_data5"
          },
          {
            "name": "GPIO2A4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[4] iomux select\n2'b00: gpio\n2'b01: vop_data4\n2'b10: uphyjtag_tdo\n2'b11: cif_data4"
          },
          {
            "name": "GPIO2A3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[3] iomux select\n2'b00: gpio\n2'b01: vop_data3\n2'b10: uphyjtag_tdi\n2'b11: cif_data3"
          },
          {
            "name": "GPIO2A2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[2] iomux select\n2'b00: gpio\n2'b01: vop_data2\n2'b10: uphyjtag_trstn\n2'b11: cif_data2"
          },
          {
            "name": "GPIO2A1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[1] iomux select\n2'b00: gpio\n2'b01: vop_data1\n2'b10: i2c2tp_scl\n2'b11: cif_data1"
          },
          {
            "name": "GPIO2A0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A[0] iomux select\n2'b00: gpio\n2'b01: vop_data0\n2'b10: i2c2tp_sda\n2'b11: cif_data0"
          }
        ],
        "description": "GPIO2A iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2B_IOMUX",
        "offset": "0x0e004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2B4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B[4] iomux select\n2'b00: gpio\n2'b01: spi2tpm_csn0\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO2B3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B[3] iomux select\n2'b00: gpio\n2'b01: spi2tpm_clk\n2'b10: vop_den\n2'b11: cif_clkouta"
          },
          {
            "name": "GPIO2B2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B[2] iomux select\n2'b00: gpio\n2'b01: spi2tpm_txd\n2'b10: i2c6tpm_scl\n2'b11: cif_clkin"
          },
          {
            "name": "GPIO2B1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B[1] iomux select\n2'b00: gpio\n2'b01: spi2tpm_rxd\n2'b10: i2c6tpm_sda\n2'b11: cif_href"
          },
          {
            "name": "GPIO2B0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B[0] iomux select\n2'b00: gpio\n2'b01: vop_dclk\n2'b10: i2c7nfc_scl\n2'b11: cif_vsync"
          }
        ],
        "description": "GPIO2B iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2C_IOMUX",
        "offset": "0x0e008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2C7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[7] iomux select\n2'b00: gpio\n2'b01: sdio_data3\n2'b10: spi5expplus_csn0\n2'b11: reserved"
          },
          {
            "name": "GPIO2C6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[6] iomux select\n2'b00: gpio\n2'b01: sdio_data2\n2'b10: spi5expplus_clk\n2'b11: reserved"
          },
          {
            "name": "GPIO2C5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[5] iomux select\n2'b00: gpio\n2'b01: sdio_data1\n2'b10: spi5expplus_txd\n2'b11: reserved"
          },
          {
            "name": "GPIO2C4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[4] iomux select\n2'b00: gpio\n2'b01: sdio_data0\n2'b10: spi5expplus_rxd\n2'b11: reserved"
          },
          {
            "name": "GPIO2C3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[3] iomux select\n2'b00: gpio\n2'b01: uart0bt_rtsn\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO2C2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[2] iomux select\n2'b00: gpio\n2'b01: uart0bt_ctsn\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO2C1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[1] iomux select\n2'b00: gpio\n2'b01: uart0bt_sout\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO2C0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C[0] iomux select\n2'b00: gpio\n2'b01: uart0bt_sin\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO2C iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2D_IOMUX",
        "offset": "0x0e00c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2D4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D[4] iomux select\n2'b00: gpio\n2'b01: sdio_bkpwr\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO2D3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D[3] iomux select\n2'b00: gpio\n2'b01: sdio_pwren\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO2D2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D[2] iomux select\n2'b00: gpio\n2'b01: sdio_detectn\n2'b10: pcie_clkreqn\n2'b11: reserved"
          },
          {
            "name": "GPIO2D1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D[1] iomux select\n2'b00: gpio\n2'b01: sdio_clkout\n2'b10: test_clkout1\n2'b11: reserved"
          },
          {
            "name": "GPIO2D0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D[0] iomux select\n2'b00: gpio\n2'b01: sdio_cmd\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO2D iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3A_IOMUX",
        "offset": "0x0e010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3A7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[7] iomux select\n2'b00: gpio\n2'b01: mac_rxd1\n2'b10: spi0norcodec_csn0\n2'b11: reserved"
          },
          {
            "name": "GPIO3A6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[6] iomux select\n2'b00: gpio\n2'b01: mac_rxd0\n2'b10: spi0norcodec_clk\n2'b11: reserved"
          },
          {
            "name": "GPIO3A5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[5] iomux select\n2'b00: gpio\n2'b01: mac_txd1\n2'b10: spi0norcodec_txd\n2'b11: reserved"
          },
          {
            "name": "GPIO3A4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[4] iomux select\n2'b00: gpio\n2'b01: mac_txd0\n2'b10: spi0norcodec_rxd\n2'b11: reserved"
          },
          {
            "name": "GPIO3A3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[3] iomux select\n2'b00: gpio\n2'b01: mac_rxd3\n2'b10: spi4exp_csn0\n2'b11: trace_data15"
          },
          {
            "name": "GPIO3A2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[2] iomux select\n2'b00: gpio\n2'b01: mac_rxd2\n2'b10: spi4exp_clk\n2'b11: trace_data14"
          },
          {
            "name": "GPIO3A1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[1] iomux select\n2'b00: gpio\n2'b01: mac_txd3\n2'b10: spi4exp_txd\n2'b11: trace_data13"
          },
          {
            "name": "GPIO3A0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A[0] iomux select\n2'b00: gpio\n2'b01: mac_txd2\n2'b10: spi4exp_rxd\n2'b11: trace_data12"
          }
        ],
        "description": "GPIO3A iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3B_IOMUX",
        "offset": "0x0e014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3B7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[7] iomux select\n2'b00: gpio\n2'b01: mac_crs\n2'b10: uart3gps_sout\n2'b11: cif_clkoutb"
          },
          {
            "name": "GPIO3B6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[6] iomux select\n2'b00: gpio\n2'b01: mac_rxclk\n2'b10: uart3gps_sin\n2'b11: reserved"
          },
          {
            "name": "GPIO3B5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[5] iomux select\n2'b00: gpio\n2'b01: mac_mdio\n2'b10: uart1bb_sout\n2'b11: reserved"
          },
          {
            "name": "GPIO3B4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[4] iomux select\n2'b00: gpio\n2'b01: mac_txen\n2'b10: uart1bb_sin\n2'b11: reserved"
          },
          {
            "name": "GPIO3B3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[3] iomux select\n2'b00: gpio\n2'b01: mac_clk\n2'b10: i2c5trackpad_scl\n2'b11: reserved"
          },
          {
            "name": "GPIO3B2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[2] iomux select\n2'b00: gpio\n2'b01: mac_rxer\n2'b10:  i2c5trackpad_sda\n2'b11: reserved"
          },
          {
            "name": "GPIO3B1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[1] iomux select\n2'b00: gpio\n2'b01: mac_rxdv\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO3B0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B[0] iomux select\n2'b00: gpio\n2'b01: mac_mdc\n2'b10: spi0norcodec_csn1\n2'b11: reserved"
          }
        ],
        "description": "GPIO3B iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3C_IOMUX",
        "offset": "0x0e018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3C1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C[1] iomux select\n2'b00: gpio\n2'b01: mac_txclk\n2'b10: uart3gps_rtsn\n2'b11: reserved"
          },
          {
            "name": "GPIO3C0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C[0] iomux select\n2'b00: gpio\n2'b01: mac_col\n2'b10: uart3gps_ctsn\n2'b11: spdif_txb"
          }
        ],
        "description": "GPIO3C iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3D_IOMUX",
        "offset": "0x0e01c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3D7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[7] iomux select\n2'b00: gpio\n2'b01: i2s0_sdo0\n2'b10: trace_data7\n2'b11: a53l2_wfi"
          },
          {
            "name": "GPIO3D6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[6] iomux select\n2'b00: gpio\n2'b01: i2s0_sdi3sdo1\n2'b10: trace_data6\n2'b11: a72l2_wfi"
          },
          {
            "name": "GPIO3D5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[5] iomux select\n2'b00: gpio\n2'b01: i2s0_sdi2sdo2\n2'b10: trace_data5\n2'b11: a53core3_wfi"
          },
          {
            "name": "GPIO3D4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[4] iomux select\n2'b00: gpio\n2'b01: i2s0_sdi1sdo3\n2'b10: trace_data4\n2'b11: a53core2_wfi"
          },
          {
            "name": "GPIO3D3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[3] iomux select\n2'b00: gpio\n2'b01: i2s0_sdi0\n2'b10: trace_data3\n2'b11: a53core1_wfi"
          },
          {
            "name": "GPIO3D2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[2] iomux select\n2'b00: gpio\n2'b01: i2s0_lrcktx\n2'b10: trace_data2\n2'b11: a53core0_wfi"
          },
          {
            "name": "GPIO3D1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[1] iomux select\n2'b00: gpio\n2'b01: i2s0_lrckrx\n2'b10: trace_data1\n2'b11: a72core1_wfi"
          },
          {
            "name": "GPIO3D0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D[0] iomux select\n2'b00: gpio\n2'b01: i2s0_sclk\n2'b10: trace_data0\n2'b11: a72core0_wfi"
          }
        ],
        "description": "GPIO3D iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4A_IOMUX",
        "offset": "0x0e020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4A7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[7] iomux select\n2'b00: gpio\n2'b01: i2s1_sdo0\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO4A6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[6] iomux select\n2'b00: gpio\n2'b01: i2s1_sdi0\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO4A5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[5] iomux select\n2'b00: gpio\n2'b01: i2s1_lrcktx\n2'b10: trace_data11\n2'b11: reserved"
          },
          {
            "name": "GPIO4A4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[4] iomux select\n2'b00: gpio\n2'b01: i2s1_lrckrx\n2'b10: trace_data10\n2'b11: reserved"
          },
          {
            "name": "GPIO4A3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[3] iomux select\n2'b00: gpio\n2'b01: i2s1_sclk\n2'b10: trace_data9\n2'b11: reserved"
          },
          {
            "name": "GPIO4A2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[2] iomux select\n2'b00: gpio\n2'b01: i2c1audiocam_scl\n2'b10: trace_data8\n2'b11: reserved"
          },
          {
            "name": "GPIO4A1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[1] iomux select\n2'b00: gpio\n2'b01: i2c1audiocam_sda\n2'b10: trace_clk\n2'b11: reserved"
          },
          {
            "name": "GPIO4A0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A[0] iomux select\n2'b00: gpio\n2'b01: i2s_clk\n2'b10: trace_ctl\n2'b11: lpm0_wfi"
          }
        ],
        "description": "GPIO4A iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4B_IOMUX",
        "offset": "0x0e024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4B5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B[5] iomux select\n2'b00: gpio\n2'b01: sdmmc_cmd\n2'b10: mcujtag_tms\n2'b11: hdcpjtag_tms"
          },
          {
            "name": "GPIO4B4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B[4] iomux select\n2'b00: gpio\n2'b01: sdmmc_clkout\n2'b10: mcujtag_tck\n2'b11: hdcpjtag_tck"
          },
          {
            "name": "GPIO4B3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B[3] iomux select\n2'b00: gpio\n2'b01: sdmmc_data3\n2'b10: cxcsjtag_tms\n2'b11: hdcpjtag_tdo"
          },
          {
            "name": "GPIO4B2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B[2] iomux select\n2'b00: gpio\n2'b01: sdmmc_data2\n2'b10: cxcsjtag_tck\n2'b11: hdcpjtag_tdi"
          },
          {
            "name": "GPIO4B1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B[1] iomux select\n2'b00: gpio\n2'b01: sdmmc_data1\n2'b10: uart2dbga_sout\n2'b11: hdcpjtag_trstn"
          },
          {
            "name": "GPIO4B0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B[0] iomux select\n2'b00: gpio\n2'b01: sdmmc_data0\n2'b10: uart2dbga_sin\n2'b11: reserved"
          }
        ],
        "description": "GPIO4B iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4C_IOMUX",
        "offset": "0x0e028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4C7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[7] iomux select\n2'b00: gpio\n2'b01: hdmi_cecinout\n2'b10: edp_hotplug\n2'b11: reserved"
          },
          {
            "name": "GPIO4C6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[6] iomux select\n2'b00: gpio\n2'b01: pwm_1\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO4C5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[5] iomux select\n2'b00: gpio\n2'b01: spdif_tx\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO4C4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[4] iomux select\n2'b00: gpio\n2'b01: uart2dbgc_sout\n2'b10: uarthdcp_sout\n2'b11: reserved"
          },
          {
            "name": "GPIO4C3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[3] iomux select\n2'b00: gpio\n2'b01: uart2dbgc_sin\n2'b10: uarthdcp_sin\n2'b11: reserved"
          },
          {
            "name": "GPIO4C2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[2] iomux select\n2'b00: gpio\n2'b01: pwm_0\n2'b10: vop0_pwm\n2'b11: vop1_pwm"
          },
          {
            "name": "GPIO4C1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[1] iomux select\n2'b00: gpio\n2'b01: i2c3hdmi_scl\n2'b10: uart2dbgb_sout\n2'b11: hdmii2c_scl"
          },
          {
            "name": "GPIO4C0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C[0] iomux select\n2'b00: gpio\n2'b01: i2c3hdmi_sda\n2'b10: uart2dbgb_sin\n2'b11: hdmii2c_sda"
          }
        ],
        "description": "GPIO4C iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4D_IOMUX",
        "offset": "0x0e02c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4D1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D[1] iomux select\n2'b00: gpio\n2'b01: dp_hotplug\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO4D0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D[0] iomux select\n2'b00: gpio\n2'b01: pcie_clkreqnb\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO4D iomux control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2A_P",
        "offset": "0x0e040",
        "size": "W",
        "reset": "0x00006aa5",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2A7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2A0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO2A PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2B_P",
        "offset": "0x0e044",
        "size": "W",
        "reset": "0x00000155",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2B4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2B3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2B2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2B1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO2B0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO2B PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2C_P",
        "offset": "0x0e048",
        "size": "W",
        "reset": "0x0000ffff",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2C7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2C0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2C PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          }
        ],
        "description": "GPIO2C PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2D_P",
        "offset": "0x0e04c",
        "size": "W",
        "reset": "0x0000007f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2D4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2D3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO2D PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2D2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2D PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2D1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2D PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          },
          {
            "name": "GPIO2D0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "GPIO2D PE/PS programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: pervious-state\n2'b01: weak 0(pull-down);\n2'b10: pervious-state\n2'b11: weak 1(pull-up);"
          }
        ],
        "description": "GPIO2D PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3A_P",
        "offset": "0x0e050",
        "size": "W",
        "reset": "0x00005a5a",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3A7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3A0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO3A PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3B_P",
        "offset": "0x0e054",
        "size": "W",
        "reset": "0x00005559",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3B7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3B0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO3B PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3C_P",
        "offset": "0x0e058",
        "size": "W",
        "reset": "0x00000005",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3C1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3C0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO3C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO3C PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3D_P",
        "offset": "0x0e05c",
        "size": "W",
        "reset": "0x0000aaaa",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3D7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO3D0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO3D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO3D PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4A_P",
        "offset": "0x0e060",
        "size": "W",
        "reset": "0x0000aa96",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4A7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4A0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO4A PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4B_P",
        "offset": "0x0e064",
        "size": "W",
        "reset": "0x00000655",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4B5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4B4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4B3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4B2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4B1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4B0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO4B PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4C_P",
        "offset": "0x0e068",
        "size": "W",
        "reset": "0x00006965",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4C7_P",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4C0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO4C PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4D_P",
        "offset": "0x0e06c",
        "size": "W",
        "reset": "0x00002aa9",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4D6_P",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4D5_P",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4D4_P",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4D3_P",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4D2_P",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4D1_P",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x2",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          },
          {
            "name": "GPIO4D0_P",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO4D PU/PD control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2A_SR",
        "offset": "0x0e080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2A_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO2A slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2B_SR",
        "offset": "0x0e084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2B_SR",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO2B  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2C_SR",
        "offset": "0x0e088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2C_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO2C  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2D_SR",
        "offset": "0x0e08c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2D_SR",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO2D  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3D_SR",
        "offset": "0x0e09c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3D_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO3D slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4A_SR",
        "offset": "0x0e0a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4A_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO4A  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4B_SR",
        "offset": "0x0e0a4",
        "size": "W",
        "reset": "0x0000003f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4B_SR",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x3f",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO4B  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4C_SR",
        "offset": "0x0e0a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4C_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO4C  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4D_SR",
        "offset": "0x0e0ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4D_SR",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO slew rate programmation section, every\nGPIO bit corresponding to 1bits\n1'b0: slow\n1'b1: fast"
          }
        ],
        "description": "GPIO4D  slew rate control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2A_SMT",
        "offset": "0x0e0c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2A_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO2A smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2B_SMT",
        "offset": "0x0e0c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2B_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO2B smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2C_SMT",
        "offset": "0x0e0c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2C_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 2 bits .\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO2C smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2D_SMT",
        "offset": "0x0e0cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2D_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 2 bits .\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO2D smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3A_SMT",
        "offset": "0x0e0d0",
        "size": "W",
        "reset": "0x000000f0",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3A_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0xf0",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO3A smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3B_SMT",
        "offset": "0x0e0d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3B_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO3B smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3C_SMT",
        "offset": "0x0e0d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3C_SMT",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO3C smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3D_SMT",
        "offset": "0x0e0dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3D_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO3D smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4A_SMT",
        "offset": "0x0e0e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4A_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO4A smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4B_SMT",
        "offset": "0x0e0e4",
        "size": "W",
        "reset": "0x0000003f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4B_SMT",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x3f",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO4B smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4C_SMT",
        "offset": "0x0e0e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4C_SMT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO4C smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4D_SMT",
        "offset": "0x0e0ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4D_SMT",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO schmitt trigger control, every GPIO bit\ncorresponding to 1bits .\n0: No hysteresis\n1: Schmitt trigger enabled."
          }
        ],
        "description": "GPIO4D smitter control register"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2A_E",
        "offset": "0x0e100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2A7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2A0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2A0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO2A drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2B_E",
        "offset": "0x0e104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2B7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2B0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2B0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO2B drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2C_E",
        "offset": "0x0e108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2C7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2C0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2C0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO2C drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2D_E",
        "offset": "0x0e10c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO2D7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO2D0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO2D0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO2D drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3A_E01",
        "offset": "0x0e110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3A5_E0",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A5 drive strength control bit0"
          },
          {
            "name": "GPIO3A4_E",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A4 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3A3_E",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A3 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3A2_E",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A2 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3A1_E",
            "bit_range": "5:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A1 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3A0_E",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A0 drive strength control bit0 to bit2"
          }
        ],
        "description": "GPIO3A drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3A_E2",
        "offset": "0x0e114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3A7_E",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A7 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3A6_E",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A6 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3A5_E12",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3A5 drive strength control bit1 and bit2"
          }
        ],
        "description": "GPIO3B drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3B_E01",
        "offset": "0x0e118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3B5_E0",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B5 drive strength control bit0"
          },
          {
            "name": "GPIO3B4_E",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B4 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3B3_E",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B3 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3B2_E",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B2 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3B1_E",
            "bit_range": "5:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B1 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3B0_E",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B0 drive strength control bit0 to bit2"
          }
        ],
        "description": "GPIO3B drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3B_E2",
        "offset": "0x0e11c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3B7_E",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B7 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3B6_E",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B6 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3B5_E12",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3B5 drive strength control bit1 to bit2"
          }
        ],
        "description": "GPIO3B drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3C_E01",
        "offset": "0x0e120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3C5_E0",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C5 drive strength control bit0"
          },
          {
            "name": "GPIO3C4_E",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C4 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3C3_E",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C3 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3C2_E",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C2 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3C1_E",
            "bit_range": "5:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C1 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3C0_E",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C0 drive strength control bit0 to bit2"
          }
        ],
        "description": "GPIO3C drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3C_E2",
        "offset": "0x0e124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO3C7_E",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C7 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3C6_E",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C6 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO3C5_E12",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3C5 drive strength control bit1 and bit2"
          }
        ],
        "description": "GPIO3C drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO3D_E",
        "offset": "0x0e128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO3D7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO3D0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO3D0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO3D drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4A_E",
        "offset": "0x0e12c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4A7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4A0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4A0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO4A drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4B_E01",
        "offset": "0x0e130",
        "size": "W",
        "reset": "0x00009249",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4B5_E0",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B5 drive strength control bit0"
          },
          {
            "name": "GPIO4B4_E",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B4 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO4B3_E",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B3 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO4B2_E",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B2 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO4B1_E",
            "bit_range": "5:3",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B1 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO4B0_E",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO4B0 drive strength control bit0 to bit2"
          }
        ],
        "description": "GPIO4B drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4B_E2",
        "offset": "0x0e134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO4B7_E",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B7 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO4B6_E",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B6 drive strength control bit0 to bit2"
          },
          {
            "name": "GPIO4B5_E12",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4B5 drive strength control bit2"
          }
        ],
        "description": "GPIO4B drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4C_E",
        "offset": "0x0e138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4C7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4C0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4C0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO4C drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO4D_E",
        "offset": "0x0e13c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO4D7_E",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D7 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D6_E",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D6 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D5_E",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D5 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D4_E",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D4 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D3_E",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D3 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D2_E",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D2 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D1_E",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D1 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          },
          {
            "name": "GPIO4D0_E",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO4D0 drive strength control, every GPIO\nbit corresponding to 2bits\n2'b00: level 0\n2'b01: level 1\n2'b10: level 2\n2'b11: level 3"
          }
        ],
        "description": "GPIO4D drive strength control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2C_HE",
        "offset": "0x0e188",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2C_HE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO2C gpio keep privous state control, every\nGPIO bit corresponding to 1bit\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "GPIO2C HE control"
      },
      {
        "type": "register",
        "name": "GRF_GPIO2D_HE",
        "offset": "0x0e18c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO2D_HE",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO2D gpio keep privous state control, every\nGPIO bit corresponding to 1bit\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "GPIO2D HE control"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON0",
        "offset": "0x0e200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMC_FWD_PERIHP_PWRDISCTARGPWRSTALL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_emmc_fwd_perihp_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "CENTERSRV_FWD_CCIM1_PWRDISCTARGPWRSTALL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_centersrv_fwd_ccim1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_VIO_PWRDISCTARGPWRSTALL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_vio_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_VDU_PWRDISCTARGPWRSTALL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_vdu_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_VCODEC_PWRDISCTARGPWRSTALL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_vcodec_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_USB3_PWRDISCTARGPWRSTALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_usb3_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_RGA_PWRDISCTARGPWRSTALL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_rga_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_PERIHP_PWRDISCTARGPWRSTALL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_perihp_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_IEP_PWRDISCTARGPWRSTALL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_iep_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_GPU_PWRDISCTARGPWRSTALL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_gpu_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_FWD_GMAC_PWRDISCTARGPWRSTALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "perilp_fwd_gmac_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_FWD_EMMC_PWRDISCTARGPWRSTALL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "perilp_fwd_emmc_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CENTER_FWD_EDP_PWRDISCTARGPWRSTALL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_center_fwd_edp_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CCI_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_cci_req_msch1_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CCI_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc__rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "CCI_FWD_PERILP_PWRDISCTARGPWRSTALL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_cci_fwd_perilp_rsp_err_stall bit control\n0: error response\n1: stall response"
          }
        ],
        "description": "SoC control register 0"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON1",
        "offset": "0x0e204",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "PERIHP_FWD_CCI_PWRDISCTARGPWRSTALL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perihp_fwd_cci_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "PERIHP_FWD_ALIVE_PWRDISCTARGPWRSTALL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perihp_fwd_alive_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERIHP_CM0_FWD_PERIHP_PWRDISCTARGPWRSTAL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "l\nnoc_perihp_cm0_fwd_perihp_rsp_err_stall\nbit control\n0: error response\n1: stall response"
          },
          {
            "name": "PERIHP_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perihp_req_msch1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERIHP_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perihp_req_msch0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERIHP_FWD_CENTER_PWRDISCTARGPWRSTALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perihp_fwd_center_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PCIE_FWD_PERIHP_PWRDISCTARGPWRSTALL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_pcie_fwd_perihp_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "MSCH1REGSRV_FWD_MSCH1_PWRDISCTARGPWRST",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "all\nnoc_msch1regsrv_fwd_msch1_rsp_err_stall\nbit control\n0: error response\n1: stall response"
          },
          {
            "name": "MSCH0REGSRV_FWD_MSCH0_PWRDISCTARGPWRST",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "all\nnoc_msch0regsrv_fwd_msch0_rsp_err_stall\nbit control\n0: error response\n1: stall response"
          },
          {
            "name": "ISP1_REQ_MSCH01_PWRDISCTARGPWRSTALL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_isp1_req_msch01_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "ISP0_REQ_MSCH01_PWRDISCTARGPWRSTALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_isp0_req_msch01_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "IEP_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_iep_req_msch1_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "IEP_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_iep_req_msch0_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "HDCP_REQ_MSCH01_PWRDISCTARGPWRSTALL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_hdcp_req_msch01_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "GPU_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_gpu_req_msch1_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "GPU_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_gpu_req_msch0_rsp_err_stall bit control\n0: error response\n1: stall response"
          }
        ],
        "description": "SoC control register 2"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON2",
        "offset": "0x0e208",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Fbit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "VIO0_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio0_req_msch0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VDU_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vdu_req_msch1_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VDU_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vdu_req_msch0_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VCODEC_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vcodec_req_msch1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VCODEC_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vcodec_req_msch0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "USB3_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_usb3_req_msch1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "USB3_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_usb3_req_msch0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "RGA_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_rga_req_msch1_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "RGA_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_rga_req_msch0_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "SDIOAUDIO_FWD_PERILP_PWRDISCTARGPWRSTALL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_pmu_fwd_perilp_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "GMAC_FWD_PERIHP_PWRDISCTARGPWRSTALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_gmac_fwd_perihp_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERILPSRV_FWD_CM0_PWRDISCTARGPWRSTALL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilpsrv_fwd_cm0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_req_msch1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_req_msch0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_FWD_PMU_PWRDISCTARGPWRSTALL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_fwd_pmu_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_FWD_CENTER_PWRDISCTARGPWRSTALL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_fwd_center_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          }
        ],
        "description": "SoC control register 1"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON3",
        "offset": "0x0e20c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "PERIHP_FWD_SD_PWRDISCTARGPWRSTALL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perihp_fwd_sd_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "GIC_FWD_PERILP_PWRDISCTARGPWRSTALL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_gic_fwd_perilp_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "SD_FWD_PERIHP_PWRDISCTARGPWRSTALL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_sd_fwd_perihp_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VOPL_REQ_MSCH11_PWRDISCTARGPWRSTALL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vopl_req_msch11_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VOPB_REQ_MSCH11_PWRDISCTARGPWRSTALL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vopb_req_msch11_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VIO_FWD_HDCP_PWRDISCTARGPWRSTALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio_fwd_hdcp_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VIO_FWD_VOPL_PWRDISCTARGPWRSTALL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio_fwd_vopl_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VIO_FWD_VOPB_PWRDISCTARGPWRSTALL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio_fwd_vopb_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VIO_FWD_ISP1_PWRDISCTARGPWRSTALL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio_fwd_isp1_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "VIO_FWD_ISP0_PWRDISCTARGPWRSTALL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio_fwd_isp0_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "USB3_FWD_PERILP_PWRDISCTARGPWRSTALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_usb3_fwd_perilp_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VIOL_REQ_MSCH01_PWRDISCTARGPWRSTALL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_viol_req_msch01_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VIOB_REQ_MSCH01_PWRDISCTARGPWRSTALL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_viob_req_msch01_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VIO1_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio1_req_msch1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VIO1_REQ_MSCH0_PWRDISCTARGPWRSTALL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio1_req_msch0_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "VIO0_REQ_MSCH1_PWRDISCTARGPWRSTALL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_vio0_req_msch1_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          }
        ],
        "description": "SoC control register 3"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON4",
        "offset": "0x0e210",
        "size": "W",
        "reset": "0x0000010f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PERILP_FWD_CENTERSLV_PWRDISCTARGPWRSTALL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_fwd_centerslv_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_FWD_SDIOAUDIO_PWRDISCTARGPWRSTALL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_fwd_sdioaudio_rsp_err_stall bit\ncontrol\n0: error response\n1: stall response"
          },
          {
            "name": "PERILP_FWD_GIC_PWRDISCTARGPWRSTALL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "noc_perilp_fwd_gic_rsp_err_stall bit control\n0: error response\n1: stall response"
          },
          {
            "name": "DDR_DEBUG_SEL",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "select ddr debug port\n0: ddr_dbug_port[7:0]\n1: ddr_dbug_port[15:8]\n2: ddr_dbug_port[23:16]\n3: ddr_dbug_port[31:24]\n4: ddr_dbug_port[39:32]\n5: ddr_dbug_port[47:40]\n6: ddr_dbug_port[55:48]\n7: ddr_dbug_port[63:56]"
          },
          {
            "name": "CCI_FORCE_WAKEUP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "cci force wakeup control\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "CCI_QOSOVERRIDE",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cci port QOSOVERRIDE bit control"
          },
          {
            "name": "CCI_ORDERED_WR_OBSV",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "cci port ORDERED_WRITE_OBSERVATION\ncontrol"
          },
          {
            "name": "ACCHANNELENS1_CCI500",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x3",
            "description": "CCI ACCHANNELEN input control.\nSlave interface supports DVM messages.\nThis is overridden to 0x0 if you set the Control\nOverride Register[1]."
          },
          {
            "name": "ACCHANNELENS0_CCI500",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "CCI ACCHANNELEN input control.\nSlave interface supports DVM messages.\nThis is overridden to 0x0 if you set the Control\nOverride Register[1]."
          }
        ],
        "description": "SoC control register 4"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON_5_PCIE",
        "offset": "0x0e214",
        "size": "W",
        "reset": "0x00000002",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_TX_ELEC_IDLE_OFF",
            "bit_range": "6:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie_tx_elec_idle_off[3:0] port control"
          },
          {
            "name": "PCIE_RX_ELEC_IDLE_IRQ_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie_rx_elec_idle_irq_en port control"
          },
          {
            "name": "PCIE_TX_ELEC_IDLE_SET",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "pcie_tx_elec_idle_set port control"
          },
          {
            "name": "PCIE_TX_ELEC_IDLE_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie_tx_elec_idle_sel port control"
          }
        ],
        "description": "SoC control register 5"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON7",
        "offset": "0x0e21c",
        "size": "W",
        "reset": "0x00001000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GIC_AWUSER_MODE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "gic_awuser mode select\n1: address mode\n0: user mode"
          },
          {
            "name": "PCIE_CLKREQ_SEL",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie_clkreq_sel port control"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GRF_CON_FORCE_JTAG",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "grf_con_force_jtag"
          },
          {
            "name": "GRF_UART_DBG_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "grf_uart_dbg_sel"
          },
          {
            "name": "GRF_UART_RTS_SEL",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "uart_rts_sel bit control\nUART polarity selection for rts port\nEvery bit for one UART.\n1'b1: invert  uart_rts_n\n1'b0: keep the rts_n value from UART module\noutput"
          },
          {
            "name": "GRF_UART_CTS_SEL",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "UART polarity selection for cts port\nEvery bit for one UART.\n1'b1: invert  uart_cts_n\n1'b0: keep the cts_n value from IO"
          }
        ],
        "description": "SoC control register 7"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON8",
        "offset": "0x0e220",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "I2S0_SCLK_OE_N",
            "bit_range": "14:11",
            "attr": "RW",
            "reset": "0x0",
            "description": "i2s0_sclk_oe_n bit control"
          },
          {
            "name": "PCIE_TEST_I",
            "bit_range": "10:7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pci test input"
          },
          {
            "name": "PCIE_TEST_ADDR",
            "bit_range": "6:1",
            "attr": "RW",
            "reset": "0x00",
            "description": "pci test address control"
          },
          {
            "name": "PCIE_TEST_WRITE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie test  write control\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "SoC control register 8"
      },
      {
        "type": "register",
        "name": "GRF_SOC_CON_9_PCIE",
        "offset": "0x0e224",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_RC_MODE_IDLE_IRQ_CLR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "irq clear bit for pcie_rc_mode_idle_irq"
          }
        ],
        "description": "SoC control register 9 for PCIE"
      },
      {
        "type": "register",
        "name": "GRF_SOC_STATUS0",
        "offset": "0x0e2a0",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR1_MEM_RST_VALID",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_mem_rst_valid"
          },
          {
            "name": "DDR1_Q_ALMOST_FULL",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_q_almost_full"
          },
          {
            "name": "DDR1_REFRESH_IN_PROCESS",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_refresh_in_process"
          },
          {
            "name": "DDR1_CONTROLLER_BUSY",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_controller_busy"
          },
          {
            "name": "DDR1_PORT_BUSY",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_port_busy"
          },
          {
            "name": "DDR1_ZQ_STATUS_OUT",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_zq_status_out"
          },
          {
            "name": "DDR1_CKE_STATUS",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr1_cke_status"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR0_MEM_RST_VALID",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr0_mem_rst_valid"
          },
          {
            "name": "DDR0_Q_ALMOST_FULL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr0_q_almost_full"
          },
          {
            "name": "DDR0_REFRESH_IN_PROCESS",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr0_refresh_in_process"
          },
          {
            "name": "DDR0_CONTROLLER_BUSY",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr0_controller_busy"
          },
          {
            "name": "DDR0_PORT_BUSY",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr0_port_busy"
          },
          {
            "name": "DDR0_ZQ_STATUS_OUT",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of ddr0_zq_status_out"
          },
          {
            "name": "DDR0_CKE_STATUS",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "status bit of ddr0_cke_status"
          }
        ],
        "description": "SOC status register 0"
      },
      {
        "type": "register",
        "name": "GRF_SOC_STATUS1",
        "offset": "0x0e2a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GRF_PCIE_TEST_O",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of grf_pcie_test_o"
          },
          {
            "name": "DPHY_RX0_TESTDOUT",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "status bit of dphy_rx0_testdout"
          }
        ],
        "description": "SOC status register 1"
      },
      {
        "type": "register",
        "name": "GRF_SOC_STATUS2",
        "offset": "0x0e2a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "M0_PERILP_CDBGPWRUPREQ",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "m0_perilp_cdbgpwrupreq status bit"
          },
          {
            "name": "M0_PERILP_SYSRESETREQ",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "m0_perilp_sysresetreq"
          },
          {
            "name": "JTAGNSW_ST",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of jtagnsw_st"
          },
          {
            "name": "JTAGTOP_ST",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of jtagtop_st"
          },
          {
            "name": "TXEV_M0_PERILP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of xev_m0_perilp"
          },
          {
            "name": "M0_PERILP_DBGRESTARTED",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of m0_perilp_dbgrestarted"
          },
          {
            "name": "M0_PERILP_HALTED",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of m0_perilp_halted"
          },
          {
            "name": "M0_PERILP_CORE_LOCKUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of m0_perilp_core_lockup"
          },
          {
            "name": "M0_PERILP_SLEEPDEEP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of m0_perilp_sleeping"
          },
          {
            "name": "M0_PERILP_SLEEPING",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of m0_perilp_sleeping"
          },
          {
            "name": "M0_PERILP_WAKEUP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of m0_perilp_wakeup"
          }
        ],
        "description": "SOC status register 2"
      },
      {
        "type": "register",
        "name": "GRF_SOC_STATUS3",
        "offset": "0x0e2ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "USBCPHY1_HOST_UTMI_HOSTDISCONNECT",
            "bit_range": "27",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy1_host_utmi_hostdisconnect status"
          },
          {
            "name": "USBCPHY1_HOST_UTMI_LINESTATE",
            "bit_range": "26:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy1_host_utmi_linestate status"
          },
          {
            "name": "USBCPHY1_HOST_UTMI_FS_XVER_OWN",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "1: ohci owns usb2phy\n0: ehci owns usb2phy"
          },
          {
            "name": "USBCPHY0_HOST_UTMI_HOSTDISCONNECT",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy0_host_utmi_hostdisconnect status"
          },
          {
            "name": "USBCPHY0_HOST_UTMI_LINESTATE",
            "bit_range": "22:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy0_host_utmi_linestate status"
          },
          {
            "name": "USBCPHY0_HOST_UTMI_FS_XVER_OWN",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "1: ohci owns usb2phy\n0: ehci owns usb2phy"
          },
          {
            "name": "USBCPHY1_OTG_UTMI_HOSTDISCONNECT",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy1_otg_utmi_hostdisconnect status"
          },
          {
            "name": "USBCPHY1_OTG_UTMI_LINESTATE",
            "bit_range": "18:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy1_otg_utmi_linestate status bit"
          },
          {
            "name": "USBCPHY1_OTG_UTMI_BVALID",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy1_otg_utmi_bvalid status bit"
          },
          {
            "name": "USBCPHY0_OTG_UTMI_HOSTDISCONNECT",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy0_otg_utmi_hostdisconnect status"
          },
          {
            "name": "USBCPHY0_OTG_UTMI_LINESTATE",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy0_otg_utmi_linestate status bit"
          },
          {
            "name": "USBCPHY0_OTG_UTMI_BVALID",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "usbcphy0_otg_utmi_bvalid status bit"
          },
          {
            "name": "USBCPHY1_OTG_UTMI_IDDIG",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbcphy1_otg_utmi_iddig status bit"
          },
          {
            "name": "USBCPHY1_OTG_UTMI_AVALID",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbcphy1_otg_utmi_avalid status bit"
          },
          {
            "name": "USBCPHY1_OTG_UTMI_SESSEND",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbcphy1_otg_utmi_sessend status bit"
          },
          {
            "name": "USBCPHY0_OTG_UTMI_IDDIG",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbcphy0_otg_utmi_iddig status bit"
          },
          {
            "name": "USBCPHY0_OTG_UTMI_AVALID",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbcphy0_otg_utmi_avalid status bit"
          },
          {
            "name": "USBCPHY0_OTG_UTMI_SESSEND",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbcphy0_otg_utmi_sessend status bit"
          },
          {
            "name": "USB20_PHY1_STAT_CP_DETECTED",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb20_phy1_stat_cp_detected status bit"
          },
          {
            "name": "USB20_PHY1_STAT_DCP_DETECTED",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb20_phy1_stat_dcp_detected status bit"
          },
          {
            "name": "USB20_PHY1_STAT_DP_ATTACHED",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb20_phy1_stat_dp_attached status bit"
          },
          {
            "name": "USB20_PHY0_STAT_CP_DETECTED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb20_phy0_stat_cp_detected status bit"
          },
          {
            "name": "USB20_PHY0_STAT_DCP_DETECTED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb20_phy0_stat_dcp_detected status bit"
          },
          {
            "name": "USB20_PHY0_STAT_DP_ATTACHED",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb20_phy0_stat_dp_attached status bit"
          }
        ],
        "description": "SOC status register 3"
      },
      {
        "type": "register",
        "name": "GRF_SOC_STATUS4",
        "offset": "0x0e2b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DDR_MONITOR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "ddr_monitor[31:0] status bit"
          }
        ],
        "description": "SOC status register 4"
      },
      {
        "type": "register",
        "name": "GRF_SOC_STATUS5",
        "offset": "0x0e2b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR_MONITOR",
            "bit_range": "30:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "ddr_monitor[62:32] status bit"
          }
        ],
        "description": "SOC status register 5"
      },
      {
        "type": "register",
        "name": "GRF_DDRC0_CON0",
        "offset": "0x0e380",
        "size": "W",
        "reset": "0x00001f81",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR0_OE_POLARITY",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_oe_polarity"
          },
          {
            "name": "DDR0_DRAM_CLK_ENABLE_POLARITY",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_dram_clk_enable_polarity"
          },
          {
            "name": "DDR0_IO_CTRL_OE_POLARITY",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_io_ctrl_ie_polarity"
          },
          {
            "name": "DDR0_IO_CTRL_IE_POLARITY",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_io_ctrl_ie_polarity"
          },
          {
            "name": "DDR0_IE_POLARITY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_ie_polarity"
          },
          {
            "name": "DDR0_TSEL_EN_POLARITY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_tsel_en_polarity"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR0_LP4_ADDR_DUP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit conrol of ddr0_lp4_addr_dup"
          },
          {
            "name": "DDR0_ZQ_STATUS_IN",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr0_zq_status_in"
          }
        ],
        "description": "ddrc0 control register 0"
      },
      {
        "type": "register",
        "name": "GRF_DDRC0_CON1",
        "offset": "0x0e384",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DENALI0_COMMAND_PRIORITY",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of denali0_command_priority"
          },
          {
            "name": "CLK_DDR0_MSCH_EN_STDBY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddr0_msch_en_stdby"
          },
          {
            "name": "CLK_DDRPHY0_EN_STDBY",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddrphy0_en_stdby"
          },
          {
            "name": "CLK_DDRPHY_CTRL0_EN_STDBY",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddrc0_en_stdby"
          },
          {
            "name": "CLK_DDRC0_EN_STDBY",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddrc0_en_stdby"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "ddrc0 control register 1"
      },
      {
        "type": "register",
        "name": "GRF_DDRC1_CON0",
        "offset": "0x0e388",
        "size": "W",
        "reset": "0x00001f81",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR1_OE_POLARITY",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_oe_polarity"
          },
          {
            "name": "DDR1_DRAM_CLK_ENABLE_POLARITY",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_dram_clk_enable_polarity"
          },
          {
            "name": "DDR1_IO_CTRL_OE_POLARITY",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_io_ctrl_oe_polarity"
          },
          {
            "name": "DDR1_IO_CTRL_IE_POLARITY",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_io_ctrl_ie_polarity"
          },
          {
            "name": "DDR1_IE_POLARITY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_ie_polarity"
          },
          {
            "name": "DDR1_TSEL_EN_POLARITY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_tsel_en_polarity"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR1_LP4_ADDR_DUP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of ddr1_lp4_addr_dup"
          },
          {
            "name": "DDR1_ZQ_STATUS_IN",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "bit control of ddr1_zq_status_in"
          }
        ],
        "description": "ddrc1 control register 0"
      },
      {
        "type": "register",
        "name": "GRF_DDRC1_CON1",
        "offset": "0x0e38c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DENALI1_COMMAND_PRIORITY",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of denali1_command_priority"
          },
          {
            "name": "CLK_DDR1_MSCH_EN_STDBY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddr1_msch_en_stdby"
          },
          {
            "name": "CLK_DDRPHY1_EN_STDBY",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddrphy1_en_stdby"
          },
          {
            "name": "CLK_DDRPHY_CTRL1_EN_STDBY",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddrphy_ctrl1_en_stdby"
          },
          {
            "name": "CLK_DDRC1_EN_STDBY",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "bit control of clk_ddrc1_en_stdby"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "ddrc1 control register 1"
      },
      {
        "type": "register",
        "name": "GRF_SIG_DETECT_CON0",
        "offset": "0x0e3c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "UPHY1_RXDET_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy1_rxdet phy conrol bit"
          },
          {
            "name": "UPHY0_RXDET_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy0_rxdet phy conrol bit"
          },
          {
            "name": "UPHY1_RXDET_CHANGE",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy1_rxdet_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "UPHY0_RXDET_CHANGE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy0_rxdet_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_HOST_LINESTATE_CHANGE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_host_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_ID_FALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_id_fall detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_ID_RISE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_id_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_BVALID_RISE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_bvalid_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_LINESTATE_CHANGE",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_HOST_LINESTATE_CHANGE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_host_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_ID_FALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_id_fall detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_ID_RISE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_id_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_BVALID_RISE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_bvalid_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_LINESTATE_CHANGE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "SDMMC_CARD_FALL_EDGE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc card fall edge detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "SDMMC_CARD_RISE_EDGE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc card rise edge detect control\n1'b0: disbale\n1'b1: enable"
          }
        ],
        "description": "Singal detect control register0"
      },
      {
        "type": "register",
        "name": "GRF_SIG_DETECT_CON1",
        "offset": "0x0e3c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HOST0_LLINESTATE_FILTER_TIME_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "filter time select\n00: 100us\n01: 500us\n10: 1ms\n11: 10ms"
          },
          {
            "name": "OTG0_LLINESTATE_FILTER_TIME_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "filter time select\n00: 100us\n01: 500us\n10: 1ms\n11: 10ms"
          },
          {
            "name": "OTG0_ID_FILTER_TIME_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "filter time select\n00: 5ms\n01: 15ms\n10: 35ms\n11: 50ms"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Singal detect control register1"
      },
      {
        "type": "register",
        "name": "GRF_SIG_DETECT_CLR",
        "offset": "0x0e3d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "UPHY1_RXDET_CHANGE",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy1_rxdet_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "UPHY0_RXDET_CHANGE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy0_rxdet_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_HOST_LINESTATE_CHANGE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_host_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_ID_FALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_id_fall detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_ID_RISE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_id_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_BVALID_RISE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_bvalid_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY1_OTG_LINESTATE_CHANGE",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_HOST_LINESTATE_CHANGE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_host_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_ID_FALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_id_fall detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_ID_RISE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_id_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_BVALID_RISE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_bvalid_rise detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "CPHY0_OTG_LINESTATE_CHANGE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_linestate_change detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "SDMMC_CARD_FALL_EDGE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc card fall edge detect control\n1'b0: disbale\n1'b1: enable"
          },
          {
            "name": "SDMMC_CARD_RISE_EDGE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc card rise edge detect control\n1'b0: disbale\n1'b1: enable"
          }
        ],
        "description": "Signal detect status clear register"
      },
      {
        "type": "register",
        "name": "GRF_SIG_DETECT_STATUS",
        "offset": "0x0e3e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "UPHY1_RXDET_CHANGE",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy1_rxdet_change detect  status"
          },
          {
            "name": "UPHY0_RXDET_CHANGE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "uphy0_rxdet_change detect status"
          },
          {
            "name": "CPHY1_HOST_LINESTATE_CHANGE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_host_linestate_change detect  status"
          },
          {
            "name": "CPHY1_OTG_ID_FALL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_id_fall detect  status"
          },
          {
            "name": "CPHY1_OTG_ID_RISE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_id_rise detect  status"
          },
          {
            "name": "CPHY1_OTG_BVALID_RISE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_bvalid_rise detect status"
          },
          {
            "name": "CPHY1_OTG_LINESTATE_CHANGE",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy1_otg_linestate_change detect status"
          },
          {
            "name": "CPHY0_HOST_LINESTATE_CHANGE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_host_linestate_change detect status"
          },
          {
            "name": "CPHY0_OTG_ID_FALL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_id_fall detect  status"
          },
          {
            "name": "CPHY0_OTG_ID_RISE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_id_rise detect status"
          },
          {
            "name": "CPHY0_OTG_BVALID_RISE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_bvalid_rise detect  status"
          },
          {
            "name": "CPHY0_OTG_LINESTATE_CHANGE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "cphy0_otg_linestate_change detect status"
          },
          {
            "name": "SDMMC_CARD_FALL_EDGE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc card fall edge detect  status"
          },
          {
            "name": "SDMMC_CARD_RISE_EDGE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc card rise edge detect status"
          }
        ],
        "description": "Signal detect status register"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY0_CON0",
        "offset": "0x0e450",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VDM_SRC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "vdm_src_en\n1: enable vdm_src for battery charge for\nusb3otg0"
          },
          {
            "name": "VDP_SRC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "vdp_src_en\n1:enable vdp_src for battery charge for\nusb3otg0"
          },
          {
            "name": "RDM_PDWN_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "rdm_pdwn_en\n1: enable rdm_pdwn for battery charge for\nusb3otg0"
          },
          {
            "name": "IDP_SRC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "idp_src_en\n1: enable idp_src for battery charge for\nusb3otg0"
          },
          {
            "name": "IDM_SINK_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "idm_sink_en\n1: enable idm_sink for battery charge for\nusb3otg0"
          },
          {
            "name": "IDP_SINK_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "idp_sink_en\n1: enable idp_sink for battery charge for\nusb3otg0"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OTG_COMMONONN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "otg_commononn\nconfigure pll clock output in suspend mode"
          },
          {
            "name": "BYPASSSEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "bypasssel\n1: bypass DP/DM as uart sin/sout for\nusb3otg0\n0: Normal USB function for usb3otg0"
          },
          {
            "name": "BYPASSDMEN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "bypassdmen\n1: enable bypass uart_sout to DM for\nusb3otg0\n0: disable bypass uart_sout to DM for\nusb3otg0"
          },
          {
            "name": "OTG_DISABLE_1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "otg_disable_1\n1:disable otg function of usb20 host0\n0:enable otg function of usb20 host0"
          },
          {
            "name": "OTG_DISABLE_0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "otg_disable_0\n1:disable otg function of usb3otg0\n0:enable otg function of usb3otg0"
          }
        ],
        "description": "USB20 PHY0 GRF Register 0"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY0_CON1",
        "offset": "0x0e454",
        "size": "W",
        "reset": "0x00001452",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRITE_ENABLE",
            "bit_range": "28:13",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "SUSPEND_N_SEL1",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "suspend_n_sel1\nPls see suspend_n."
          },
          {
            "name": "SUSPEND_N_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "suspend_n_sel\nPls see suspend_n."
          },
          {
            "name": "IDDIG",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x1",
            "description": "iddig\nSelect the value of this register to usb3otg0\nregister"
          },
          {
            "name": "IDDIG_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "iddig_sel\n1: select the value of bit10 of\nUSB20_PHY0_CON1 to usb3otg0 controller\n0: select the iddig from usb2phy to usb3otg0\ncontroller"
          },
          {
            "name": "DMPULLDOWN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dmpulldown\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "DPPULLDOWN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "dppulldown\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "TERMSELECT",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "termselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "XCVRSELECT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "xcvrselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "OPMODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "opmode\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "SUSPEND_N",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "suspend_n\nutmi_sel=1, select the value of this register to\nusb2phy\nutmi_sel=0 and bit11 of\nUSB20_PHY0_CON1=0,  and bit 12 of\nUSB20_PHY0_CON1=0 select the value of the\nvalue of this bit to usb2phy\nutmi_sel=0 and bit11 of\nUSB20_PHY0_CON1=0,  and bit 12 of\nUSB20_PHY0_CON1=1 select  suspend_n\nsignals from usb3otg0 controller to usb2phy\nfor free running utmi clock\nutmi_sel=0 and bit11 of\nUSB20_PHY0_CON1=1, select\nsuspend_com_n signals from usb3otg0\ncontroller to usb2phy for not free running utmi\nclock"
          },
          {
            "name": "UTMI_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "utmi_sel\n1: select utmi interface signals from GRF\nreister to usb2phy\n0: select utmi interface signals from utmi\ninterface of usb3otg0 controller to usb2phy"
          }
        ],
        "description": "USB20 PHY0 GRF Register 1"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY0_CON2",
        "offset": "0x0e458",
        "size": "W",
        "reset": "0x000003d2",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDPULLUP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "idpullup\nUse the value of this register input to idpullup\nof usb2phy"
          },
          {
            "name": "DMPULLDOWN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "dmpulldown\nUse the value of this register input to\ndmpulldown of usb2phy"
          },
          {
            "name": "DPPULLDOWN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "dppulldown\nUse the value of this register input to\ndppulldown of usb2phy"
          },
          {
            "name": "TERMSELECT",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "termselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "XCVRSELECT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "xcvrselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "OPMODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "opmode\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "SUSPEND_N",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "suspend_n\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "UTMI_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "utmi_sel\n1: select utmi interface signals from GRF\nreister to usb2phy\n0: select utmi interface signals from utmi\ninterface of usb20 host0 controller to usb2phy"
          }
        ],
        "description": "USB20 PHY0 GRF Register 2"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY0_CON3",
        "offset": "0x0e45c",
        "size": "W",
        "reset": "0x00000001",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DISCHRGVBUS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "dischrgvbus\nUse the value of this register input to\nchrgvbus of usb2phy"
          },
          {
            "name": "CHRGVBUS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "chrgvbus\nUse the value of this register input to\nchrgvbus of usb2phy"
          },
          {
            "name": "DRVVBUS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "drvvbus\nPls see drvvbus_sel."
          },
          {
            "name": "DRVVBUS_SEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "drvvbus_sel\n1: select the value of bit2 of\nUSB20_PHY0_CON3 to drvvbus of usb2phy\nand GPIO to external PMIC\n0: select drvvbus from usb3otg0 controller to\ndrvvbus of usb2phy and GPIO to external\nPMIC"
          },
          {
            "name": "IDPULLUP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "idpullup\nUse the value of this register input to idpullup\nof usb2phy"
          }
        ],
        "description": "USB20 PHY0 GRF Register 3"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY1_CON0",
        "offset": "0x0e460",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VDM_SRC_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "vdm_src_en\n1: enable vdm_src for battery charge for\nusb3otg1"
          },
          {
            "name": "VDP_SRC_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "vdp_src_en\n1:enable vdp_src for battery charge for\nusb3otg1"
          },
          {
            "name": "RDM_PDWN_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "rdm_pdwn_en\n1: enable rdm_pdwn for battery charge for\nusb3otg1"
          },
          {
            "name": "IDP_SRC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "idp_src_en\n1: enable idp_src for battery charge for\nusb3otg1"
          },
          {
            "name": "IDM_SINK_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "idm_sink_en\n1: enable idm_sink for battery charge for\nusb3otg1"
          },
          {
            "name": "IDP_SINK_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "idp_sink_en\n1: enable idp_sink for battery charge for\nusb3otg1"
          },
          {
            "name": "RESERVED",
            "bit_range": "6:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OTG_COMMONONN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "otg_commononn\nconfigure pll clock output in suspend mode"
          },
          {
            "name": "BYPASSSEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "bypasssel\n1: bypass DP/DM as uart sin/sout for\nusb3otg1\n0: Normal USB function for usb3otg1"
          },
          {
            "name": "BYPASSDMEN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "bypassdmen\n1: enable bypass uart_sout to DM for\nusb3otg1\n0: disable bypass uart_sout to DM for\nusb3otg1"
          },
          {
            "name": "OTG_DISABLE_1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "otg_disable_1\n1:disable otg function of usb2 host1\n0:enable otg function of usb2 host1"
          },
          {
            "name": "OTG_DISABLE_0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "otg_disable_0\n1:disable otg function of usb3otg1\n0:enable otg function of usb3otg1"
          }
        ],
        "description": "USB20 PHY1 GRF Register 0"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY1_CON1",
        "offset": "0x0e464",
        "size": "W",
        "reset": "0x00001452",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRITE_ENABLE",
            "bit_range": "28:13",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "SUSPEND_N_SEL1",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "suspend_n-_sel1\nPls see suspend_n."
          },
          {
            "name": "SUSPEND_N_SEL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "suspend_n_sel\nPls see suspend_n."
          },
          {
            "name": "IDDIG",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x1",
            "description": "iddig\nSelect the value of this register to usb3otg1\nregister"
          },
          {
            "name": "IDDIG_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "iddig_sel\n1: select the value of bit10 of\nUSB20_PHY0_CON1 to usb3otg1 controller\n0: select the iddig from usb2phy to usb3otg1\ncontroller"
          },
          {
            "name": "DMPULLDOWN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dmpulldown\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "DPPULLDOWN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "dppulldown\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "TERMSELECT",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "termselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "XCVRSELECT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "xcvrselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "OPMODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "opmode\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "SUSPEND_N",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "suspend_n\nutmi_sel=1, select the value of this register to\nusb2phy\nutmi_sel=0 and bit11 of\nUSB20_PHY0_CON1=0,  and bit 12 of\nUSB20_PHY0_CON1=0 select the value of the\nvalue of this bit to usb2phy\nutmi_sel=0 and bit11 of\nUSB20_PHY0_CON1=0,  and bit 12 of\nUSB20_PHY0_CON1=1 select  suspend_n\nsignals from usb3otg0 controller to usb2phy\nfor free running utmi clock\nutmi_sel=0 and bit11 of\nUSB20_PHY0_CON1=1, select\nsuspend_com_n signals from usb3otg0\ncontroller to usb2phy for not free running utmi\nclock"
          },
          {
            "name": "UTMI_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "utmi_sel\n1: select utmi interface signals from GRF\nreister to usb2phy\n0: select utmi interface signals from utmi\ninterface of usb3otg1 controller to usb2phy"
          }
        ],
        "description": "USB20 PHY1GRF Register 1"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY1_CON2",
        "offset": "0x0e468",
        "size": "W",
        "reset": "0x000003d2",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDPULLUP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "idpullup\nUse the value of this register input to idpullup\nof usb2phy"
          },
          {
            "name": "DMPULLDOWN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "dmpulldown\nUse the value of this register input to\ndmpulldown of usb2phy"
          },
          {
            "name": "DPPULLDOWN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "dppulldown\nUse the value of this register input to\ndppulldown of usb2phy"
          },
          {
            "name": "TERMSELECT",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "termselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "XCVRSELECT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "xcvrselect\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "OPMODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "opmode\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "SUSPEND_N",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "suspend_n\nSelect the value of this register to usb2phy\nwhen utmi_sel=1"
          },
          {
            "name": "UTMI_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "utmi_sel\n1: select utmi interface signals from GRF\nreister to usb2phy\n0: select utmi interface signals from utmi\ninterface of usb20 host1 controller to usb2phy"
          }
        ],
        "description": "USB20 PHY1 GRF Register 2"
      },
      {
        "type": "register",
        "name": "GRF_USB20_PHY1_CON3",
        "offset": "0x0e46c",
        "size": "W",
        "reset": "0x00000001",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DISCHRGVBUS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "dischrgvbus\nUse the value of this register input to\nchrgvbus of usb2phy"
          },
          {
            "name": "CHRGVBUS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "chrgvbus\nUse the value of this register input to\nchrgvbus of usb2phy"
          },
          {
            "name": "DRVVBUS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "drvvbus\nPls see drvvbus_sel."
          },
          {
            "name": "DRVVBUS_SEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "drvvbus_sel\n1: select the value of bit2 of\nUSB20_PHY1_CON3 to drvvbus of usb2phy\nand GPIO to external PMIC\n0: select drvvbus from usb3otg1 controller to\ndrvvbus of usb2phy and GPIO to external\nPMIC"
          },
          {
            "name": "IDPULLUP",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "idpullup\nUse the value of this register input to idpullup\nof usb2phy"
          }
        ],
        "description": "USB20 PHY1 GRF Register 3"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY0_CON0",
        "offset": "0x0e580",
        "size": "W",
        "reset": "0x000099c8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "VBUS_SRC_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x2",
            "description": "vbus source select to IOMUX\n0: select vbus_source_en of TCPC0 to IOMUX\n1: select vbus_source_en of TCPC1 to IOMUX\n2: select host0_drvvbus, host1_drvvbus,\notg0_drvvbus, otg1_drvvbus to IOMUX"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CC2_OVERCURRENT_N",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "cc2 overcurrent\n0: cc2 overcurrent\n1: cc2 not overcurrent"
          },
          {
            "name": "CC1_OVERCURRENT_N",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x1",
            "description": "cc1 overcurrent\n0: cc1 overcurrent\n1: cc1 not overcurrent"
          },
          {
            "name": "VBUS_VALID_SEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "vbus valid select\n0: use bvalid from usb2phy to usb3 controller\n1: usb vbus_valid from TCPC to usb3\ncontroller"
          },
          {
            "name": "TCPC_VBUS_ON",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC Vbus On\n0: disable TCPC vbus supply\n1: enable TCPC vbus supply"
          },
          {
            "name": "TYPEC_CONN_DIR_SEL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "TypeC connect direction select\n0: select typec_conn_dir (bit0 of this register)\nto TypeC PHY\n1: select TCPC ouput typec_con_dir to TypeC\nPHY"
          },
          {
            "name": "DEAD_BATTERY_N",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "dead_battery_n\n1: no dead battery\n0: dead battery"
          },
          {
            "name": "DEAD_BATTERY_SEL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "dead_battery_sel\n0: select external dead_battery_n from\nIOMUX\n1: select internal bit7 of this register"
          },
          {
            "name": "TCPC_ROLE_STRAP",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC role trap\n01: TCPC default as DFP\n10: TCPC default as UFP\n11: TCPC default as DRP"
          },
          {
            "name": "USB3TOUSB2_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "force usb3 to usb2 enable control\n1: force usb3 controller work as usb2.\n0: not force usb3 controller work as usb2."
          },
          {
            "name": "PIPE_DATA_BUS_WIDTH",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Pipe interface data bus width\n0: 32bit data bus width, only support 32bit\ndata bus width."
          },
          {
            "name": "TYPEC_CONN_DIR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "TypeC PHY connect direction\n0: normal orientation\n1: flip orientation"
          }
        ],
        "description": "TypeC PHY/TCPD PHY/TCPC Control register0"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY0_CON1",
        "offset": "0x0e584",
        "size": "W",
        "reset": "0x00001000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "JTAG_SELECT",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "JTAG_select\n0: select TDO of TCPC0 to IOMUX\n1: select TDO of TCPC1 to IOMUX"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VBUS_OVERVOLTAGE_N",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "vbus overvoltage\n0: vbus over voltage\n1: vbus not over voltage"
          },
          {
            "name": "JTRST",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "JTRST\nTCPC extensa core JTAG JTRST reset control"
          },
          {
            "name": "DRESET",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "DReset\nTCPC extensa core JTAG DReset"
          },
          {
            "name": "BRRESET",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "BRreset\nTCPC extensa core JTAG BRreset"
          },
          {
            "name": "OCDHALTONRESET",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "OCDHaltOnReset\nTCPC extensa core JTAG OCDHaltOnReset"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TXDETECTRXLOOPBK",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "txdetectrxloopbk\npipe_sel=1, select this bit to TypeC PHY"
          },
          {
            "name": "POWERDOWN",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "powerdown\npipe_sel: select this two bit to TypeC PHY"
          },
          {
            "name": "TXELECIDLE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "txelecidle\npipe_sel=1, select this bit to TypeC PHY"
          },
          {
            "name": "RXTERMINATION",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "rx termination\npipe_sel=1, select this bit to TypeC PHY"
          },
          {
            "name": "PIPE_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pipe interface select\n0: select pipe interface from usb3otg\n1: select pipe interface from grf controller\nregister"
          }
        ],
        "description": "TypeC PHY/TCPD PHY/TCPC Control register1"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY0_CON2",
        "offset": "0x0e588",
        "size": "W",
        "reset": "0x00003cc8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VBUS_OVERCURRENT_N",
            "bit_range": "13:10",
            "attr": "RW",
            "reset": "0xf",
            "description": "vbus source overcurrent\n0: vbus source over current\n1: vbus source not over current"
          },
          {
            "name": "VBUS_VOLTAGE",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x0c8",
            "description": "TCPC vbus voltage\nTCPC vbus voltage"
          }
        ],
        "description": "TypeC PHY/TCPD PHY/TCPC Control register2"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY1_CON0",
        "offset": "0x0e58c",
        "size": "W",
        "reset": "0x000019c8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CC2_OVERCURRENT_N",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "cc2 overcurrent\n0: cc2 overcurrent\n1: cc2 not overcurrent"
          },
          {
            "name": "CC1_OVERCURRENT_N",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x1",
            "description": "cc1 overcurrent\n0: cc1 overcurrent\n1: cc1 not overcurrent"
          },
          {
            "name": "VBUS_VALID_SEL",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "vbus valid select\n0: use bvalid from usb2phy to usb3 controller\n1: usb vbus_valid from TCPC to usb3\ncontroller"
          },
          {
            "name": "TCPC_VBUS_ON",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC Vbus On\n0: disable TCPC vbus supply\n1: enable TCPC vbus supply"
          },
          {
            "name": "TYPEC_CONN_DIR_SEL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "TypeC connect direction select\n0: select typec_conn_dir (bit0 of this register)\nto TypeC PHY\n1: select TCPC ouput typec_con_dir to TypeC\nPHY"
          },
          {
            "name": "DEAD_BATTERY_N",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "dead_battery_n\n1: no dead battery\n0: dead battery"
          },
          {
            "name": "DEAD_BATTERY_SEL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "dead_battery_sel\n0: select external dead_battery_n from\nIOMUX\n1: select internal bit7 of this register"
          },
          {
            "name": "TCPC_ROLE_STRAP",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC role trap\n01: TCPC default as DFP\n10: TCPC default as UFP\n11: TCPC default as DRP"
          },
          {
            "name": "USB3TOUSB2_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "force usb3 to usb2 enable control\n1: force usb3 controller work as usb2.\n0: not force usb3 controller work as usb2."
          },
          {
            "name": "PIPE_DATA_BUS_WIDTH",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Pipe interface data bus width\n0: 32bit data bus width, only support 32bit\ndata bus width."
          },
          {
            "name": "TYPEC_CONN_DIR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "TypeC PHY connect direction\n0: normal orientation\n1: flip orientation"
          }
        ],
        "description": "TypeC PHY/TCPD PHY/TCPC Control register0"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY1_CON1",
        "offset": "0x0e590",
        "size": "W",
        "reset": "0x00001000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VBUS_OVERVOLTAGE_N",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "vbus overvoltage\n0: vbus over voltage\n1: vbus not over voltage"
          },
          {
            "name": "JTRST",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "JTRST\nTCPC extensa core JTAG JTRST reset control"
          },
          {
            "name": "DRESET",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "DReset\nTCPC extensa core JTAG DReset"
          },
          {
            "name": "BRRESET",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "BRreset\nTCPC extensa core JTAG BRreset"
          },
          {
            "name": "OCDHALTONRESET",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "OCDHaltOnReset\nTCPC extensa core JTAG OCDHaltOnReset"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TXDETECTRXLOOPBK",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "txdetectrxloopbk\npipe_sel=1, select this bit to TypeC PHY"
          },
          {
            "name": "POWERDOWN",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "powerdown\npipe_sel: select this two bit to TypeC PHY"
          },
          {
            "name": "TXELECIDLE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "txelecidle\npipe_sel=1, select this bit to TypeC PHY"
          },
          {
            "name": "RXTERMINATION",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "rx termination\npipe_sel=1, select this bit to TypeC PHY"
          },
          {
            "name": "PIPE_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pipe interface select\n0: select pipe interface from usb3otg\n1: select pipe interface from grf controller\nregister"
          }
        ],
        "description": "TypeC PHY/TCPD PHY/TCPC Control register1"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY1_CON2",
        "offset": "0x0e594",
        "size": "W",
        "reset": "0x00003cc8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VBUS_OVERCURRENT_N",
            "bit_range": "13:10",
            "attr": "RW",
            "reset": "0xf",
            "description": "vbus source overcurrent\n0: vbus source over current\n1: vbus source not over current"
          },
          {
            "name": "VBUS_VOLTAGE",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x0c8",
            "description": "TCPC vbus voltage\nTCPC vbus voltage"
          }
        ],
        "description": "TypeC PHY/TCPD PHY/TCPC Control register2"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY_STATUS0",
        "offset": "0x0e5c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TCPC1_VBUS_SOURCE_EN",
            "bit_range": "28:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC1_vbus_source_en\n1: select corresponding vbus source"
          },
          {
            "name": "TCPC1_SINK_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC1_sink_en\n1: TCPC1 enable to sink vbus"
          },
          {
            "name": "TCPC1_BDIS_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC1_bdis_en\n1: TCPC1 bleed discharge enable"
          },
          {
            "name": "TCPC1_FDIS_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC1_fdis_en\n1: TCPC1 force discharge enable"
          },
          {
            "name": "TCPC1_VCONN_TO_CC2",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC1 supply VCONN to CC2\n1: TCPC1 supply VCONN to CC2"
          },
          {
            "name": "TCPC1_VCONN_TO_CC1",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC1 vconn supply to CC1\n1: support voconn to CC1"
          },
          {
            "name": "TCPC1_VBUS_OVERCURRENT",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC1 vbus overcurrent ouput\n1: vbus over current"
          },
          {
            "name": "TCPC1_JTAG_XOCDMODE",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC1 JTAG XOCDMode"
          },
          {
            "name": "TYPEC_PD_PHY1_READY",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "TypeC PD PHY 1 ready\n1: TypeC PD PHY ready"
          },
          {
            "name": "TYPEC_PHY1_PIPE_STATUS",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "TypeC PHY 0 pipe status\n0: indicate TypeC PHY pipe ready after release\nTypeC PHY pipe reset."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TCPC0_VBUS_SOURCE_EN",
            "bit_range": "12:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0_vbus_source_en\n1: select corresponding vbus source"
          },
          {
            "name": "TCPC0_SINK_EN",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0_sink_en\n1: TCPC0 enable to sink vbus"
          },
          {
            "name": "TCPC0_BDIS_EN",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0_bdis_en\n1: TCPC0 bleed discharge enable"
          },
          {
            "name": "TCPC0_FDIS_EN",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0_fdis_en\n1: TCPC0 force discharge enable"
          },
          {
            "name": "TCPC0_VCONN_TO_CC2",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0 supply VCONN to CC2\n1: TCPC0 supply VCONN to CC2"
          },
          {
            "name": "TCPC0_VCONN_TO_CC1",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0 vconn supply to CC1\n1: support voconn to CC1"
          },
          {
            "name": "TCPC0_VBUS_OVERCURRENT",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0 vbus overcurrent ouput\n1: vbus over current"
          },
          {
            "name": "TCPC0_JTAG_XOCDMODE",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC0 JTAG XOCDMode"
          },
          {
            "name": "TYPEC_PD_PHY0_READY",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "TypeC PD PHY 0 ready\n1: TypeC PD PHY ready"
          },
          {
            "name": "TYPEC_PHY0_PIPE_STATUS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "TypeC PHY 0 pipe status\n0: indicate TypeC PHY pipe ready after release\nTypeC PHY pipe reset."
          }
        ],
        "description": "USB3PHY_STATUS0"
      },
      {
        "type": "register",
        "name": "GRF_USB3PHY_STATUS1",
        "offset": "0x0e5c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CC_DEAD_BATTERY_N",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "CC dead battery indicator from IOMUX\n0: dead battery happen\n1: No dead battery happen"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TCPC1_VBUS_OVERCURRENT_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC vbus over current enable\n1: enable"
          },
          {
            "name": "TCPC1_VCONN_OVERCURRENT_EN",
            "bit_range": "26",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC vconn overcurrent enable\n1: enable"
          },
          {
            "name": "TCPC1_VBUS_VOLTAGE_EN",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC vbus voltage enable\n1: enable"
          },
          {
            "name": "TCPC1_VBUS_OVERVOLTAGE_EN",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC vbus overvoltage enable\n1: enable"
          },
          {
            "name": "TCPC1_OUTS_TO_HIZ",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC outs to hiz"
          },
          {
            "name": "TCPC1_DBG_ACC_CONN_N",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC debug accessory connect\n0: Debug accessory connected\n1: No debug accessory connected"
          },
          {
            "name": "TCPC1_AUDIO_ACC_CONN_N",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC audio accessory connect\n0: audio accessory connected\n1: No audio accessory connected"
          },
          {
            "name": "TCPC1_ACT_CABLE_CONN_N",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC active cable connect\n0: No connected\n1: Active cable connected"
          },
          {
            "name": "TCPC1_MUX_CTRL",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC MUX CTRL\n0: No connect\n1: USB3.1 connect\n2: DP 4 lanes\n3: USB3.1 and DP 2 lanes"
          },
          {
            "name": "TCPC1_CONN_PRESENT",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC connect present\n0: No connect\n1: Connected"
          },
          {
            "name": "TCPC1_CONN_ORIENTATION",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC connect orientation\n0: normal\n1: flip"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TCPC0_VBUS_OVERCURRENT_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "TCPC vbus over current enable\n1: enable"
          },
          {
            "name": "TCPC0_VCONN_OVERCURRENT_EN",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC vconn overcurrent enable\n1: enable"
          },
          {
            "name": "TCPC0_VBUS_VOLTAGE_EN",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC vbus voltage enable\n1: enable"
          },
          {
            "name": "TCPC0_VBUS_OVERVOLTAGE_EN",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC vbus overvoltage enable\n1: enable"
          },
          {
            "name": "TCPC0_OUTS_TO_HIZ",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC outs to hiz"
          },
          {
            "name": "TCPC0_DBG_ACC_CONN_N",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC debug accessory connect\n0: Debug accessory connected\n1: No debug accessory connected"
          },
          {
            "name": "TCPC0_AUDIO_ACC_CONN_N",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC audio accessory connect\n0: audio accessory connected\n1: No audio accessory connected"
          },
          {
            "name": "TCPC0_ACT_CABLE_CONN_N",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC active cable connect\n0: No connected\n1: Active cable connected"
          },
          {
            "name": "TCPC0_MUX_CTRL",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC MUX CTRL\n0: No connect\n1: USB3.1 connect\n2: DP 4 lanes\n3: USB3.1 and DP 2 lanes"
          },
          {
            "name": "TCPC0_CONN_PRESENT",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC connect present\n0: No connect\n1: Connected"
          },
          {
            "name": "TCPC0_CONN_ORIENTATION",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "TCPC connect orientation\n0: normal\n1: flip"
          }
        ],
        "description": "USB3PHY_STATUS1"
      },
      {
        "type": "register",
        "name": "GRF_DLL_CON0",
        "offset": "0x0e600",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "PVTM_GPU_OSC_RING_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpu PVT monitor oscilator ring select"
          },
          {
            "name": "PVTM_GPU_OSC_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpu PVT monitor oscilator enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "PVTM_GPU_START",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpu PVT monitor start control"
          },
          {
            "name": "PVTM_DDR_OSC_RING_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr PVT monitor oscilator ring select"
          },
          {
            "name": "PVTM_DDR_OSC_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr PVT monitor oscilator enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "PVTM_DDR_START",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr PVT monitor start control"
          },
          {
            "name": "PVTM_CORE_B_OSC_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l PVT monitor oscilator select\npvtm_core_b_osc_sel[1:0]"
          },
          {
            "name": "PVTM_CORE_B_OSC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b PVT monitor oscilator enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "PVTM_CORE_B_START",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b PVT monitor start control"
          },
          {
            "name": "PVTM_CORE_L_OSC_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l PVT monitor oscilator select"
          },
          {
            "name": "PVTM_CORE_L_OSC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l PVT monitor oscilator enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "PVTM_CORE_L_START",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l PVT monitor start control"
          }
        ],
        "description": "pvtm control register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_CON1",
        "offset": "0x0e604",
        "size": "W",
        "reset": "0x016e3600",
        "bit_ranges": [
          {
            "name": "PVTM_CORE_L_CAL_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x016e3600",
            "description": "pd_core_l pvtm calculator counter"
          }
        ],
        "description": "pvtm control register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_CON2",
        "offset": "0x0e608",
        "size": "W",
        "reset": "0x016e3600",
        "bit_ranges": [
          {
            "name": "PVTM_CORE_B_CAL_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x016e3600",
            "description": "pd_core_b pvtm calculator counter"
          }
        ],
        "description": "pvtm control register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_CON3",
        "offset": "0x0e60c",
        "size": "W",
        "reset": "0x016e3600",
        "bit_ranges": [
          {
            "name": "PVTM_DDR_CAL_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x016e3600",
            "description": "ddr pvtm calculator counter"
          }
        ],
        "description": "pvtm control register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_CON4",
        "offset": "0x0e610",
        "size": "W",
        "reset": "0x016e3600",
        "bit_ranges": [
          {
            "name": "PVTM_GPU_CAL_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x016e3600",
            "description": "gpu pvtm calculator counter"
          }
        ],
        "description": "pvtm control register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_CON5",
        "offset": "0x0e614",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PVTM_CORE_B_OSC_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pvtm_core_b_osc_sel[2]"
          }
        ],
        "description": "pvtm control register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_STATUS0",
        "offset": "0x0e620",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PVTM_DDR_FREQ_DONE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr pvtm frequency calculate done stutus"
          },
          {
            "name": "PVTM_GPU_FREQ_DONE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpu pvtm frequency calculate done stutus"
          },
          {
            "name": "PVTM_CORE_B_FREQ_DONE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_b pvtm frequency calculate done\nstutus"
          },
          {
            "name": "PVTM_CORE_L_FREQ_DONE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core_l pvtm frequency calculate done\nstutus"
          }
        ],
        "description": "pvtm status register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_STATUS1",
        "offset": "0x0e624",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PVTM_CORE_L_FREQ_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "pd_core_l pvtm frequency count"
          }
        ],
        "description": "pvtm status register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_STATUS2",
        "offset": "0x0e628",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PVTM_CORE_B_FREQ_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "pd_core_b pvtm frequency count"
          }
        ],
        "description": "pvtm status register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_STATUS3",
        "offset": "0x0e62c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PVTM_GPU_FREQ_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "gpu pvtm frequency count"
          }
        ],
        "description": "pvtm status register"
      },
      {
        "type": "register",
        "name": "GRF_DLL_STATUS4",
        "offset": "0x0e630",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PVTM_DDR_FREQ_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "ddr pvtm frequency count"
          }
        ],
        "description": "pvtm status register"
      },
      {
        "type": "register",
        "name": "GRF_IO_VSEL",
        "offset": "0x0e640",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO1833_GPIO4CD_MS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio1833_gpio4cd_ms"
          },
          {
            "name": "SDMMC_GPIO4B_MS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc_gpio4b_ms"
          },
          {
            "name": "AUDIO_GPIO3D4A_MS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "audio_gpio3d4a_ms"
          },
          {
            "name": "BT656_GPIO2AB_MS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "bt656_gpio2ab_ms"
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "GRF_SARADC_TESTBIT",
        "offset": "0x0e644",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SARADC_TESTBIT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "saradc test bit control"
          }
        ],
        "description": "saradc test bit control register"
      },
      {
        "type": "register",
        "name": "GRF_TSADC_TESTBIT_L",
        "offset": "0x0e648",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GRF_TSADC_DIG_BYPASS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "grf_tsadc_dig_bypass"
          },
          {
            "name": "GRF_TSADC_CLK_SEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "grf_tsadc_clk_sel"
          },
          {
            "name": "GRF_TSADC_TSEN_PD_1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "grf_tsadc_tsen_pd_1"
          },
          {
            "name": "GRF_TSADC_TSEN_PD_0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "grf_tsadc_tsen_pd_0"
          }
        ],
        "description": "saradc test bit control register"
      },
      {
        "type": "register",
        "name": "GRF_TSADC_TESTBIT_H",
        "offset": "0x0e64c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_TESTBIT_H",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "tsadc test bit control"
          }
        ],
        "description": "tsadc test bit control register"
      },
      {
        "type": "register",
        "name": "GRF_CHIP_ID_ADDR",
        "offset": "0x0e800",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CHIP_ID",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "3399"
          }
        ],
        "description": "chip id register"
      },
      {
        "type": "register",
        "name": "GRF_FAST_BOOT_ADDR",
        "offset": "0x0e880",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "FAST_BOOT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "fast boot address"
          }
        ],
        "description": "faster boot address register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON0",
        "offset": "0x0f000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 0"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON1",
        "offset": "0x0f004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 1"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON2",
        "offset": "0x0f008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 2"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON3",
        "offset": "0x0f00c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON3",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 3"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON4",
        "offset": "0x0f010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 4"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON5",
        "offset": "0x0f014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON5",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 5"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON6",
        "offset": "0x0f018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 6"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON7",
        "offset": "0x0f01c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON7",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 7"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON8",
        "offset": "0x0f020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON8",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 8"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON9",
        "offset": "0x0f024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON9",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 9"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON10",
        "offset": "0x0f028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON10",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 10"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_CON11",
        "offset": "0x0f02c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCCORE_CON11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc controller control register 11"
          }
        ],
        "description": "emmc core control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_STATUS0",
        "offset": "0x0f040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "EMMCCORE_STATUS0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "emmc controller status register 0"
          }
        ],
        "description": "emmc core status register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_STATUS1",
        "offset": "0x0f044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "EMMCCORE_STATUS1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "emmc controller status register 1"
          }
        ],
        "description": "emmc core status register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_STATUS2",
        "offset": "0x0f048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "EMMCCORE_STATUS2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "emmc controller status register 2"
          }
        ],
        "description": "emmc core status register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCCORE_STATUS3",
        "offset": "0x0f04c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "EMMCCORE_STATUS3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "emmc controller status register 3"
          }
        ],
        "description": "emmc core status register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON0",
        "offset": "0x0f780",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCPHY_CON0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 0"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON1",
        "offset": "0x0f784",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCPHY_CON1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 1"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON2",
        "offset": "0x0f788",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCPHY_CON2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 2"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON3",
        "offset": "0x0f78c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCPHY_CON3",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 3"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON4",
        "offset": "0x0f790",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCPHY_CON4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 4"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON5",
        "offset": "0x0f794",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "EMMCPHY_CON5",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 5"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_CON6",
        "offset": "0x0f798",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "EMMCPHY_CON6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "emmc phy control register 5"
          }
        ],
        "description": "emmc phy control register"
      },
      {
        "type": "register",
        "name": "GRF_EMMCPHY_STATUS",
        "offset": "0x0f7a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "EMMCPHY_STATUS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "emmc phy status register"
          }
        ],
        "description": "emmc phy status register"
      }
    ],
    "name": "GRF",
    "summary": [
      {
        "name": "GRF_USB3_PERF_CON0",
        "offset": "0x02000",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor control register"
      },
      {
        "name": "GRF_USB3_PERF_CON1",
        "offset": "0x02004",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor control register"
      },
      {
        "name": "GRF_USB3_PERF_CON2",
        "offset": "0x02008",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor control register"
      },
      {
        "name": "GRF_USB3_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0200c",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor status register"
      },
      {
        "name": "GRF_USB3_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x02010",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor status register"
      },
      {
        "name": "GRF_USB3_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x02014",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor status register"
      },
      {
        "name": "GRF_USB3_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x02018",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor status register"
      },
      {
        "name": "GRF_USB3_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0201c",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor status register"
      },
      {
        "name": "GRF_USB3_PERF_WORKING_CNT",
        "offset": "0x02020",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb3 performance monitor status register"
      },
      {
        "name": "GRF_USB3OTG0_CON0",
        "offset": "0x02430",
        "size": "W",
        "reset": "0x00002000",
        "description": "USB3 OTG0 GRF Register0"
      },
      {
        "name": "GRF_USB3OTG0_CON1",
        "offset": "0x02434",
        "size": "W",
        "reset": "0x00001100",
        "description": "USB3 OTG0 GRF Register1"
      },
      {
        "name": "GRF_USB3OTG1_CON0",
        "offset": "0x02440",
        "size": "W",
        "reset": "0x00002000",
        "description": "USB3 OTG1 GRF Register0"
      },
      {
        "name": "GRF_USB3OTG1_CON1",
        "offset": "0x02444",
        "size": "W",
        "reset": "0x00001100",
        "description": "USB3 OTG1 GRF Register1"
      },
      {
        "name": "GRF_USB3OTG0_STATUS_LAT0",
        "offset": "0x02450",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3 OTG0 status register"
      },
      {
        "name": "GRF_USB3OTG0_STATUS_LAT1",
        "offset": "0x02454",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3 OTG1 status register"
      },
      {
        "name": "GRF_USB3OTG0_STATUS_CB",
        "offset": "0x02458",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3 OTG0 status register"
      },
      {
        "name": "GRF_USB3OTG1_STATUS_LAT0",
        "offset": "0x02460",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3 OTG1 status register"
      },
      {
        "name": "GRF_USB3OTG1_STATUS_LAT1",
        "offset": "0x02464",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3 OTG1 status register"
      },
      {
        "name": "GRF_USB3OTG1_STATUS_CB",
        "offset": "0x02468",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3 OTG1 status register"
      },
      {
        "name": "GRF_PCIE_PERF_CON0",
        "offset": "0x04000",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor control register"
      },
      {
        "name": "GRF_PCIE_PERF_CON1",
        "offset": "0x04004",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor control register"
      },
      {
        "name": "GRF_PCIE_PERF_CON2",
        "offset": "0x04008",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor control register"
      },
      {
        "name": "GRF_PCIE_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0400c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcieperformance monitor status register"
      },
      {
        "name": "GRF_PCIE_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x04010",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor status register"
      },
      {
        "name": "GRF_PCIE_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x04014",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor status register"
      },
      {
        "name": "GRF_PCIE_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x04018",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor status register"
      },
      {
        "name": "GRF_PCIE_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0401c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor status register"
      },
      {
        "name": "GRF_PCIE_PERF_WORKING_CNT",
        "offset": "0x04020",
        "size": "W",
        "reset": "0x00000000",
        "description": "pcie performance monitor status register"
      },
      {
        "name": "GRF_USB20_HOST0_CON0",
        "offset": "0x04100",
        "size": "W",
        "reset": "0x000023e0",
        "description": "USB20 Host0 GRF register0"
      },
      {
        "name": "GRF_USB20_HOST0_CON1",
        "offset": "0x04104",
        "size": "W",
        "reset": "0x00000820",
        "description": "USB20 Host0 GRF register1"
      },
      {
        "name": "GRF_USB20_HOST1_CON0",
        "offset": "0x04110",
        "size": "W",
        "reset": "0x000023e0",
        "description": "USB20 Host1 GRF register0"
      },
      {
        "name": "GRF_USB20_HOST1_CON1",
        "offset": "0x04114",
        "size": "W",
        "reset": "0x00000820",
        "description": "USB20 Host1 GRF register1"
      },
      {
        "name": "GRF_HSIC_CON0",
        "offset": "0x04120",
        "size": "W",
        "reset": "0x000002f0",
        "description": "HSIC controller GRF register 0"
      },
      {
        "name": "GRF_HSIC_CON1",
        "offset": "0x04124",
        "size": "W",
        "reset": "0x00000820",
        "description": "HSIC controller GRF register1"
      },
      {
        "name": "GRF_GRF_USBHOST0_STATUS",
        "offset": "0x04140",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb host0 controller status register"
      },
      {
        "name": "GRF_GRF_USBHOST1_STATUS",
        "offset": "0x04144",
        "size": "W",
        "reset": "0x00000000",
        "description": "usb host1 controller status register"
      },
      {
        "name": "GRF_GRF_HSIC_STATUS",
        "offset": "0x04148",
        "size": "W",
        "reset": "0x00000000",
        "description": "hsic controller status register"
      },
      {
        "name": "GRF_HSICPHY_CON0",
        "offset": "0x04470",
        "size": "W",
        "reset": "0x0000004f",
        "description": "HSICPHY GRF control register"
      },
      {
        "name": "GRF_usbphy0_ctrl0",
        "offset": "0x04480",
        "size": "W",
        "reset": "0x0000850f",
        "description": "usbphy0_ctrl0"
      },
      {
        "name": "GRF_usbphy0_ctrl1",
        "offset": "0x04484",
        "size": "W",
        "reset": "0x0000e007",
        "description": "usbphy0_ctrl1"
      },
      {
        "name": "GRF_usbphy0_ctrl2",
        "offset": "0x04488",
        "size": "W",
        "reset": "0x000082e7",
        "description": "usbphy0_ctrl2"
      },
      {
        "name": "GRF_usbphy0_ctrl3",
        "offset": "0x0448c",
        "size": "W",
        "reset": "0x000002a2",
        "description": "usbphy0_ctrl3"
      },
      {
        "name": "GRF_usbphy0_ctrl4",
        "offset": "0x04490",
        "size": "W",
        "reset": "0x00005554",
        "description": "usbphy0_ctrl4"
      },
      {
        "name": "GRF_usbphy0_ctrl5",
        "offset": "0x04494",
        "size": "W",
        "reset": "0x00004555",
        "description": "usbphy0_ctrl5"
      },
      {
        "name": "GRF_usbphy0_ctrl6",
        "offset": "0x04498",
        "size": "W",
        "reset": "0x00000005",
        "description": "usbphy0_ctrl6"
      },
      {
        "name": "GRF_usbphy0_ctrl7",
        "offset": "0x0449c",
        "size": "W",
        "reset": "0x000068c8",
        "description": "usbphy0_ctrl7"
      },
      {
        "name": "GRF_usbphy0_ctrl8",
        "offset": "0x044a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl8"
      },
      {
        "name": "GRF_usbphy0_ctrl9",
        "offset": "0x044a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl9"
      },
      {
        "name": "GRF_usbphy0_ctrl10",
        "offset": "0x044a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl10"
      },
      {
        "name": "GRF_usbphy0_ctrl11",
        "offset": "0x044ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl11"
      },
      {
        "name": "GRF_usbphy0_ctrl12",
        "offset": "0x044b0",
        "size": "W",
        "reset": "0x000000a1",
        "description": "usbphy0_ctrl12"
      },
      {
        "name": "GRF_usbphy0_ctrl13",
        "offset": "0x044b4",
        "size": "W",
        "reset": "0x0000850f",
        "description": "usbphy0_ctrl13"
      },
      {
        "name": "GRF_usbphy0_ctrl14",
        "offset": "0x044b8",
        "size": "W",
        "reset": "0x0000e007",
        "description": "usbphy0_ctrl14"
      },
      {
        "name": "GRF_usbphy0_ctrl15",
        "offset": "0x044bc",
        "size": "W",
        "reset": "0x000002e7",
        "description": "usbphy0_ctrl15"
      },
      {
        "name": "GRF_usbphy0_ctrl16",
        "offset": "0x044c0",
        "size": "W",
        "reset": "0x00000200",
        "description": "usbphy0_ctrl16"
      },
      {
        "name": "GRF_usbphy0_ctrl17",
        "offset": "0x044c4",
        "size": "W",
        "reset": "0x00005554",
        "description": "usbphy0_ctrl17"
      },
      {
        "name": "GRF_usbphy0_ctrl18",
        "offset": "0x044c8",
        "size": "W",
        "reset": "0x00004555",
        "description": "usbphy0_ctrl18"
      },
      {
        "name": "GRF_usbphy0_ctrl19",
        "offset": "0x044cc",
        "size": "W",
        "reset": "0x00000005",
        "description": "usbphy0_ctrl19"
      },
      {
        "name": "GRF_usbphy0_ctrl20",
        "offset": "0x044d0",
        "size": "W",
        "reset": "0x000068c8",
        "description": "usbphy0_ctrl20"
      },
      {
        "name": "GRF_usbphy0_ctrl21",
        "offset": "0x044d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl21"
      },
      {
        "name": "GRF_usbphy0_ctrl22",
        "offset": "0x044d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl22"
      },
      {
        "name": "GRF_usbphy0_ctrl23",
        "offset": "0x044dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl23"
      },
      {
        "name": "GRF_usbphy0_ctrl24",
        "offset": "0x044e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy0_ctrl24"
      },
      {
        "name": "GRF_usbphy0_ctrl25",
        "offset": "0x044e4",
        "size": "W",
        "reset": "0x00000021",
        "description": "usbphy0_ctrl25"
      },
      {
        "name": "GRF_usbphy1_ctrl0",
        "offset": "0x04500",
        "size": "W",
        "reset": "0x0000850f",
        "description": "usbphy1_ctrl0"
      },
      {
        "name": "GRF_usbphy1_ctrl1",
        "offset": "0x04504",
        "size": "W",
        "reset": "0x0000e007",
        "description": "usbphy1_ctrl1"
      },
      {
        "name": "GRF_usbphy1_ctrl2",
        "offset": "0x04508",
        "size": "W",
        "reset": "0x000082e7",
        "description": "usbphy1_ctrl2"
      },
      {
        "name": "GRF_usbphy1_ctrl3",
        "offset": "0x0450c",
        "size": "W",
        "reset": "0x000002a2",
        "description": "usbphy1_ctrl3"
      },
      {
        "name": "GRF_usbphy1_ctrl4",
        "offset": "0x04510",
        "size": "W",
        "reset": "0x00005554",
        "description": "usbphy1_ctrl4"
      },
      {
        "name": "GRF_usbphy1_ctrl5",
        "offset": "0x04514",
        "size": "W",
        "reset": "0x00004555",
        "description": "usbphy1_ctrl5"
      },
      {
        "name": "GRF_usbphy1_ctrl6",
        "offset": "0x04518",
        "size": "W",
        "reset": "0x00000005",
        "description": "usbphy1_ctrl6"
      },
      {
        "name": "GRF_usbphy1_ctrl7",
        "offset": "0x0451c",
        "size": "W",
        "reset": "0x000068c8",
        "description": "usbphy1_ctrl7"
      },
      {
        "name": "GRF_usbphy1_ctrl8",
        "offset": "0x04520",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl8"
      },
      {
        "name": "GRF_usbphy1_ctrl9",
        "offset": "0x04524",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl9"
      },
      {
        "name": "GRF_usbphy1_ctrl10",
        "offset": "0x04528",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl10"
      },
      {
        "name": "GRF_usbphy1_ctrl11",
        "offset": "0x0452c",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl11"
      },
      {
        "name": "GRF_usbphy1_ctrl12",
        "offset": "0x04530",
        "size": "W",
        "reset": "0x000000a1",
        "description": "usbphy1_ctrl12"
      },
      {
        "name": "GRF_usbphy1_ctrl13",
        "offset": "0x04534",
        "size": "W",
        "reset": "0x0000850f",
        "description": "usbphy1_ctrl13"
      },
      {
        "name": "GRF_usbphy1_ctrl14",
        "offset": "0x04538",
        "size": "W",
        "reset": "0x0000e007",
        "description": "usbphy1_ctrl14"
      },
      {
        "name": "GRF_usbphy1_ctrl15",
        "offset": "0x0453c",
        "size": "W",
        "reset": "0x000002e7",
        "description": "usbphy1_ctrl15"
      },
      {
        "name": "GRF_usbphy1_ctrl16",
        "offset": "0x04540",
        "size": "W",
        "reset": "0x00000200",
        "description": "usbphy1_ctrl16"
      },
      {
        "name": "GRF_usbphy1_ctrl17",
        "offset": "0x04544",
        "size": "W",
        "reset": "0x00005554",
        "description": "usbphy1_ctrl17"
      },
      {
        "name": "GRF_usbphy1_ctrl18",
        "offset": "0x04548",
        "size": "W",
        "reset": "0x00004555",
        "description": "usbphy1_ctrl18"
      },
      {
        "name": "GRF_usbphy1_ctrl19",
        "offset": "0x0454c",
        "size": "W",
        "reset": "0x00000005",
        "description": "usbphy1_ctrl19"
      },
      {
        "name": "GRF_usbphy1_ctrl20",
        "offset": "0x04550",
        "size": "W",
        "reset": "0x000068c8",
        "description": "usbphy1_ctrl20"
      },
      {
        "name": "GRF_usbphy1_ctrl21",
        "offset": "0x04554",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl21"
      },
      {
        "name": "GRF_usbphy1_ctrl22",
        "offset": "0x04558",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl22"
      },
      {
        "name": "GRF_usbphy1_ctrl23",
        "offset": "0x0455c",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl23"
      },
      {
        "name": "GRF_usbphy1_ctrl24",
        "offset": "0x04560",
        "size": "W",
        "reset": "0x00000000",
        "description": "usbphy1_ctrl24"
      },
      {
        "name": "GRF_usbphy1_ctrl25",
        "offset": "0x04564",
        "size": "W",
        "reset": "0x00000021",
        "description": "usbphy1_ctrl25"
      },
      {
        "name": "GRF_HDCP22_PERF_CON0",
        "offset": "0x06000",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor control register"
      },
      {
        "name": "GRF_HDCP22_PERF_CON1",
        "offset": "0x06004",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor control register"
      },
      {
        "name": "GRF_HDCP22_PERF_CON2",
        "offset": "0x06008",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor control register"
      },
      {
        "name": "GRF_HDCP22_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0600c",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor status register"
      },
      {
        "name": "GRF_HDCP22_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x06010",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor status register"
      },
      {
        "name": "GRF_HDCP22_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x06014",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor status register"
      },
      {
        "name": "GRF_HDCP22_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x06018",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor status register"
      },
      {
        "name": "GRF_HDCP22_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0601c",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor status register"
      },
      {
        "name": "GRF_HDCP22_PERF_WORKING_CNT",
        "offset": "0x06020",
        "size": "W",
        "reset": "0x00000000",
        "description": "hdcp performance monitor status register"
      },
      {
        "name": "GRF_SOC_CON9",
        "offset": "0x06224",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 9"
      },
      {
        "name": "GRF_SOC_CON20",
        "offset": "0x06250",
        "size": "W",
        "reset": "0x00000249",
        "description": "SoC control register 20"
      },
      {
        "name": "GRF_SOC_CON21",
        "offset": "0x06254",
        "size": "W",
        "reset": "0x000002cb",
        "description": "SoC control register 21"
      },
      {
        "name": "GRF_SOC_CON22",
        "offset": "0x06258",
        "size": "W",
        "reset": "0x000010cb",
        "description": "SoC control register 22"
      },
      {
        "name": "GRF_SOC_CON23",
        "offset": "0x0625c",
        "size": "W",
        "reset": "0x00000021",
        "description": "SoC control register 23"
      },
      {
        "name": "GRF_SOC_CON24",
        "offset": "0x06260",
        "size": "W",
        "reset": "0x000039f0",
        "description": "SoC control register 24"
      },
      {
        "name": "GRF_SOC_CON25",
        "offset": "0x06264",
        "size": "W",
        "reset": "0x0000d45b",
        "description": "SoC control register 25"
      },
      {
        "name": "GRF_SOC_CON26",
        "offset": "0x06268",
        "size": "W",
        "reset": "0x00000110",
        "description": "SoC control register 26"
      },
      {
        "name": "GRF_GPU_PERF_CON0",
        "offset": "0x08000",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor control register"
      },
      {
        "name": "GRF_GPU_PERF_CON1",
        "offset": "0x08004",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor control register"
      },
      {
        "name": "GRF_GPU_PERF_CON2",
        "offset": "0x08008",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor control register"
      },
      {
        "name": "GRF_GPU_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0800c",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor status register"
      },
      {
        "name": "GRF_GPU_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x08010",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor status register"
      },
      {
        "name": "GRF_GPU_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x08014",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor status register"
      },
      {
        "name": "GRF_GPU_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x08018",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor status register"
      },
      {
        "name": "GRF_GPU_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0801c",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor status register"
      },
      {
        "name": "GRF_GPU_PERF_WORKING_CNT",
        "offset": "0x08020",
        "size": "W",
        "reset": "0x00000000",
        "description": "gpu performance monitor status register"
      },
      {
        "name": "GRF_CPU_CON0",
        "offset": "0x0a000",
        "size": "W",
        "reset": "0x0000000b",
        "description": "cpu control register 0"
      },
      {
        "name": "GRF_CPU_CON1",
        "offset": "0x0a004",
        "size": "W",
        "reset": "0x0000f000",
        "description": "cpu control register 1"
      },
      {
        "name": "GRF_CPU_CON2",
        "offset": "0x0a008",
        "size": "W",
        "reset": "0x0000000b",
        "description": "cpu control register 2"
      },
      {
        "name": "GRF_CPU_CON3",
        "offset": "0x0a00c",
        "size": "W",
        "reset": "0x00003110",
        "description": "cpu control register 3"
      },
      {
        "name": "GRF_CPU_STATUS0",
        "offset": "0x0a080",
        "size": "W",
        "reset": "0x00000000",
        "description": "cpu status register 0"
      },
      {
        "name": "GRF_CPU_STATUS1",
        "offset": "0x0a084",
        "size": "W",
        "reset": "0x00000000",
        "description": "cpu status register 1"
      },
      {
        "name": "GRF_CPU_STATUS2",
        "offset": "0x0a088",
        "size": "W",
        "reset": "0x00000000",
        "description": "cpu status register 2"
      },
      {
        "name": "GRF_CPU_STATUS3",
        "offset": "0x0a08c",
        "size": "W",
        "reset": "0x00000000",
        "description": "cpu status register 3"
      },
      {
        "name": "GRF_CPU_STATUS4",
        "offset": "0x0a090",
        "size": "W",
        "reset": "0x00000000",
        "description": "cpu status register 4"
      },
      {
        "name": "GRF_CPU_STATUS5",
        "offset": "0x0a094",
        "size": "W",
        "reset": "0x00000000",
        "description": "cpu status register 5"
      },
      {
        "name": "GRF_A53_PERF_CON0",
        "offset": "0x0a100",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor control register"
      },
      {
        "name": "GRF_A53_PERF_CON1",
        "offset": "0x0a104",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor control register"
      },
      {
        "name": "GRF_A53_PERF_CON2",
        "offset": "0x0a108",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor control register"
      },
      {
        "name": "GRF_A53_PERF_CON3",
        "offset": "0x0a10c",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor control register"
      },
      {
        "name": "GRF_A53_PERF_RD_MON_ST",
        "offset": "0x0a110",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance monitor read start address"
      },
      {
        "name": "GRF_A53_PERF_RD_MON_END",
        "offset": "0x0a114",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance monitor end address"
      },
      {
        "name": "GRF_A53_PERF_WR_MON_ST",
        "offset": "0x0a118",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance write monitor start address"
      },
      {
        "name": "GRF_A53_PERF_WR_MON_END",
        "offset": "0x0a11c",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance monitor write end address"
      },
      {
        "name": "GRF_A53_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0a120",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A53_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x0a124",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A53_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x0a128",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A53_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0a12c",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A53_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0a130",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A53_PERF_WORKING_CNT",
        "offset": "0x0a134",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A53_PERF_INT_STATUS",
        "offset": "0x0a138",
        "size": "W",
        "reset": "0x00000000",
        "description": "a53 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_CON0",
        "offset": "0x0a200",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor control register"
      },
      {
        "name": "GRF_A72_PERF_CON1",
        "offset": "0x0a204",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor control register"
      },
      {
        "name": "GRF_A72_PERF_CON2",
        "offset": "0x0a208",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor control register"
      },
      {
        "name": "GRF_A72_PERF_CON3",
        "offset": "0x0a20c",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor control register"
      },
      {
        "name": "GRF_A72_PERF_RD_MON_ST",
        "offset": "0x0a210",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance monitor read start address"
      },
      {
        "name": "GRF_A72_PERF_RD_MON_END",
        "offset": "0x0a214",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance monitor end address"
      },
      {
        "name": "GRF_A72_PERF_WR_MON_ST",
        "offset": "0x0a218",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance write monitor start address"
      },
      {
        "name": "GRF_A72_PERF_WR_MON_END",
        "offset": "0x0a21c",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance monitor write end address"
      },
      {
        "name": "GRF_A72_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0a220",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x0a224",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x0a228",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0a22c",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0a230",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_WORKING_CNT",
        "offset": "0x0a234",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_A72_PERF_INT_STATUS",
        "offset": "0x0a238",
        "size": "W",
        "reset": "0x00000000",
        "description": "a72 performance monitor status register"
      },
      {
        "name": "GRF_GMAC_PERF_CON0",
        "offset": "0x0c000",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor control register"
      },
      {
        "name": "GRF_GMAC_PERF_CON1",
        "offset": "0x0c004",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor control register"
      },
      {
        "name": "GRF_GMAC_PERF_CON2",
        "offset": "0x0c008",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor control register"
      },
      {
        "name": "GRF_GMAC_PERF_RD_MAX_LATENCY_NUM",
        "offset": "0x0c00c",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor status register"
      },
      {
        "name": "GRF_GMAC_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x0c010",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor status register"
      },
      {
        "name": "GRF_GMAC_PERF_RD_LATENCY_ACC_NUM",
        "offset": "0x0c014",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor status register"
      },
      {
        "name": "GRF_GMAC_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0c018",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor status register"
      },
      {
        "name": "GRF_GMAC_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0c01c",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor status register"
      },
      {
        "name": "GRF_GMAC_PERF_WORKING_CNT",
        "offset": "0x0c020",
        "size": "W",
        "reset": "0x00000000",
        "description": "gmac performance monitor status register"
      },
      {
        "name": "GRF_SOC_CON5",
        "offset": "0x0c214",
        "size": "W",
        "reset": "0x00000008",
        "description": "SoC control register 5"
      },
      {
        "name": "GRF_SOC_CON6",
        "offset": "0x0c218",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 6"
      },
      {
        "name": "GRF_GPIO2A_IOMUX",
        "offset": "0x0e000",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2A iomux control"
      },
      {
        "name": "GRF_GPIO2B_IOMUX",
        "offset": "0x0e004",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2B iomux control"
      },
      {
        "name": "GRF_GPIO2C_IOMUX",
        "offset": "0x0e008",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2C iomux control"
      },
      {
        "name": "GRF_GPIO2D_IOMUX",
        "offset": "0x0e00c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2D iomux control"
      },
      {
        "name": "GRF_GPIO3A_IOMUX",
        "offset": "0x0e010",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3A iomux control"
      },
      {
        "name": "GRF_GPIO3B_IOMUX",
        "offset": "0x0e014",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3B iomux control"
      },
      {
        "name": "GRF_GPIO3C_IOMUX",
        "offset": "0x0e018",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3C iomux control"
      },
      {
        "name": "GRF_GPIO3D_IOMUX",
        "offset": "0x0e01c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3D iomux control"
      },
      {
        "name": "GRF_GPIO4A_IOMUX",
        "offset": "0x0e020",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4A iomux control"
      },
      {
        "name": "GRF_GPIO4B_IOMUX",
        "offset": "0x0e024",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4B iomux control"
      },
      {
        "name": "GRF_GPIO4C_IOMUX",
        "offset": "0x0e028",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4C iomux control"
      },
      {
        "name": "GRF_GPIO4D_IOMUX",
        "offset": "0x0e02c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4D iomux control"
      },
      {
        "name": "GRF_GPIO2A_P",
        "offset": "0x0e040",
        "size": "W",
        "reset": "0x00006aa5",
        "description": "GPIO2A PU/PD control"
      },
      {
        "name": "GRF_GPIO2B_P",
        "offset": "0x0e044",
        "size": "W",
        "reset": "0x00000155",
        "description": "GPIO2B PU/PD control"
      },
      {
        "name": "GRF_GPIO2C_P",
        "offset": "0x0e048",
        "size": "W",
        "reset": "0x0000ffff",
        "description": "GPIO2C PU/PD control"
      },
      {
        "name": "GRF_GPIO2D_P",
        "offset": "0x0e04c",
        "size": "W",
        "reset": "0x0000007f",
        "description": "GPIO2D PU/PD control"
      },
      {
        "name": "GRF_GPIO3A_P",
        "offset": "0x0e050",
        "size": "W",
        "reset": "0x00005a5a",
        "description": "GPIO3A PU/PD control"
      },
      {
        "name": "GRF_GPIO3B_P",
        "offset": "0x0e054",
        "size": "W",
        "reset": "0x00005559",
        "description": "GPIO3B PU/PD control"
      },
      {
        "name": "GRF_GPIO3C_P",
        "offset": "0x0e058",
        "size": "W",
        "reset": "0x00000005",
        "description": "GPIO3C PU/PD control"
      },
      {
        "name": "GRF_GPIO3D_P",
        "offset": "0x0e05c",
        "size": "W",
        "reset": "0x0000aaaa",
        "description": "GPIO3D PU/PD control"
      },
      {
        "name": "GRF_GPIO4A_P",
        "offset": "0x0e060",
        "size": "W",
        "reset": "0x0000aa96",
        "description": "GPIO4A PU/PD control"
      },
      {
        "name": "GRF_GPIO4B_P",
        "offset": "0x0e064",
        "size": "W",
        "reset": "0x00000655",
        "description": "GPIO4B PU/PD control"
      },
      {
        "name": "GRF_GPIO4C_P",
        "offset": "0x0e068",
        "size": "W",
        "reset": "0x00006965",
        "description": "GPIO4C PU/PD control"
      },
      {
        "name": "GRF_GPIO4D_P",
        "offset": "0x0e06c",
        "size": "W",
        "reset": "0x00002aa9",
        "description": "GPIO4D PU/PD control"
      },
      {
        "name": "GRF_GPIO2A_SR",
        "offset": "0x0e080",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2A slew rate control"
      },
      {
        "name": "GRF_GPIO2B_SR",
        "offset": "0x0e084",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2B  slew rate control"
      },
      {
        "name": "GRF_GPIO2C_SR",
        "offset": "0x0e088",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2C  slew rate control"
      },
      {
        "name": "GRF_GPIO2D_SR",
        "offset": "0x0e08c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2D  slew rate control"
      },
      {
        "name": "GRF_GPIO3D_SR",
        "offset": "0x0e09c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3D slew rate control"
      },
      {
        "name": "GRF_GPIO4A_SR",
        "offset": "0x0e0a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4A  slew rate control"
      },
      {
        "name": "GRF_GPIO4B_SR",
        "offset": "0x0e0a4",
        "size": "W",
        "reset": "0x0000003f",
        "description": "GPIO4B  slew rate control"
      },
      {
        "name": "GRF_GPIO4C_SR",
        "offset": "0x0e0a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4C  slew rate control"
      },
      {
        "name": "GRF_GPIO4D_SR",
        "offset": "0x0e0ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4D  slew rate control"
      },
      {
        "name": "GRF_GPIO2A_SMT",
        "offset": "0x0e0c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2A smitter control register"
      },
      {
        "name": "GRF_GPIO2B_SMT",
        "offset": "0x0e0c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2B smitter control register"
      },
      {
        "name": "GRF_GPIO2C_SMT",
        "offset": "0x0e0c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2C smitter control register"
      },
      {
        "name": "GRF_GPIO2D_SMT",
        "offset": "0x0e0cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2D smitter control register"
      },
      {
        "name": "GRF_GPIO3A_SMT",
        "offset": "0x0e0d0",
        "size": "W",
        "reset": "0x000000f0",
        "description": "GPIO3A smitter control register"
      },
      {
        "name": "GRF_GPIO3B_SMT",
        "offset": "0x0e0d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3B smitter control register"
      },
      {
        "name": "GRF_GPIO3C_SMT",
        "offset": "0x0e0d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3C smitter control register"
      },
      {
        "name": "GRF_GPIO3D_SMT",
        "offset": "0x0e0dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3D smitter control register"
      },
      {
        "name": "GRF_GPIO4A_SMT",
        "offset": "0x0e0e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4A smitter control register"
      },
      {
        "name": "GRF_GPIO4B_SMT",
        "offset": "0x0e0e4",
        "size": "W",
        "reset": "0x0000003f",
        "description": "GPIO4B smitter control register"
      },
      {
        "name": "GRF_GPIO4C_SMT",
        "offset": "0x0e0e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4C smitter control register"
      },
      {
        "name": "GRF_GPIO4D_SMT",
        "offset": "0x0e0ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4D smitter control register"
      },
      {
        "name": "GRF_GPIO2A_E",
        "offset": "0x0e100",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2A drive strength control"
      },
      {
        "name": "GRF_GPIO2B_E",
        "offset": "0x0e104",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2B drive strength control"
      },
      {
        "name": "GRF_GPIO2C_E",
        "offset": "0x0e108",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2C drive strength control"
      },
      {
        "name": "GRF_GPIO2D_E",
        "offset": "0x0e10c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2D drive strength control"
      },
      {
        "name": "GRF_GPIO3A_E01",
        "offset": "0x0e110",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3A drive strength control"
      },
      {
        "name": "GRF_GPIO3A_E2",
        "offset": "0x0e114",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3B drive strength control"
      },
      {
        "name": "GRF_GPIO3B_E01",
        "offset": "0x0e118",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3B drive strength control"
      },
      {
        "name": "GRF_GPIO3B_E2",
        "offset": "0x0e11c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3B drive strength control"
      },
      {
        "name": "GRF_GPIO3C_E01",
        "offset": "0x0e120",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3C drive strength control"
      },
      {
        "name": "GRF_GPIO3C_E2",
        "offset": "0x0e124",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3C drive strength control"
      },
      {
        "name": "GRF_GPIO3D_E",
        "offset": "0x0e128",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO3D drive strength control"
      },
      {
        "name": "GRF_GPIO4A_E",
        "offset": "0x0e12c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4A drive strength control"
      },
      {
        "name": "GRF_GPIO4B_E01",
        "offset": "0x0e130",
        "size": "W",
        "reset": "0x00009249",
        "description": "GPIO4B drive strength control"
      },
      {
        "name": "GRF_GPIO4B_E2",
        "offset": "0x0e134",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4B drive strength control"
      },
      {
        "name": "GRF_GPIO4C_E",
        "offset": "0x0e138",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4C drive strength control"
      },
      {
        "name": "GRF_GPIO4D_E",
        "offset": "0x0e13c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO4D drive strength control"
      },
      {
        "name": "GRF_GPIO2C_HE",
        "offset": "0x0e188",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2C HE control"
      },
      {
        "name": "GRF_GPIO2D_HE",
        "offset": "0x0e18c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO2D HE control"
      },
      {
        "name": "GRF_SOC_CON0",
        "offset": "0x0e200",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 0"
      },
      {
        "name": "GRF_SOC_CON1",
        "offset": "0x0e204",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 2"
      },
      {
        "name": "GRF_SOC_CON2",
        "offset": "0x0e208",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 1"
      },
      {
        "name": "GRF_SOC_CON3",
        "offset": "0x0e20c",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 3"
      },
      {
        "name": "GRF_SOC_CON4",
        "offset": "0x0e210",
        "size": "W",
        "reset": "0x0000010f",
        "description": "SoC control register 4"
      },
      {
        "name": "GRF_SOC_CON_5_PCIE",
        "offset": "0x0e214",
        "size": "W",
        "reset": "0x00000002",
        "description": "SoC control register 5"
      },
      {
        "name": "GRF_SOC_CON7",
        "offset": "0x0e21c",
        "size": "W",
        "reset": "0x00001000",
        "description": "SoC control register 7"
      },
      {
        "name": "GRF_SOC_CON8",
        "offset": "0x0e220",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 8"
      },
      {
        "name": "GRF_SOC_CON_9_PCIE",
        "offset": "0x0e224",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 9 for PCIE"
      },
      {
        "name": "GRF_SOC_STATUS0",
        "offset": "0x0e2a0",
        "size": "W",
        "reset": "0x00000003",
        "description": "SOC status register 0"
      },
      {
        "name": "GRF_SOC_STATUS1",
        "offset": "0x0e2a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "SOC status register 1"
      },
      {
        "name": "GRF_SOC_STATUS2",
        "offset": "0x0e2a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "SOC status register 2"
      },
      {
        "name": "GRF_SOC_STATUS3",
        "offset": "0x0e2ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "SOC status register 3"
      },
      {
        "name": "GRF_SOC_STATUS4",
        "offset": "0x0e2b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "SOC status register 4"
      },
      {
        "name": "GRF_SOC_STATUS5",
        "offset": "0x0e2b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "SOC status register 5"
      },
      {
        "name": "GRF_DDRC0_CON0",
        "offset": "0x0e380",
        "size": "W",
        "reset": "0x00001f81",
        "description": "ddrc0 control register 0"
      },
      {
        "name": "GRF_DDRC0_CON1",
        "offset": "0x0e384",
        "size": "W",
        "reset": "0x00000000",
        "description": "ddrc0 control register 1"
      },
      {
        "name": "GRF_DDRC1_CON0",
        "offset": "0x0e388",
        "size": "W",
        "reset": "0x00001f81",
        "description": "ddrc1 control register 0"
      },
      {
        "name": "GRF_DDRC1_CON1",
        "offset": "0x0e38c",
        "size": "W",
        "reset": "0x00000000",
        "description": "ddrc1 control register 1"
      },
      {
        "name": "GRF_SIG_DETECT_CON0",
        "offset": "0x0e3c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Singal detect control register0"
      },
      {
        "name": "GRF_SIG_DETECT_CON1",
        "offset": "0x0e3c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Singal detect control register1"
      },
      {
        "name": "GRF_SIG_DETECT_CLR",
        "offset": "0x0e3d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Signal detect status clear register"
      },
      {
        "name": "GRF_SIG_DETECT_STATUS",
        "offset": "0x0e3e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Signal detect status register"
      },
      {
        "name": "GRF_USB20_PHY0_CON0",
        "offset": "0x0e450",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB20 PHY0 GRF Register 0"
      },
      {
        "name": "GRF_USB20_PHY0_CON1",
        "offset": "0x0e454",
        "size": "W",
        "reset": "0x00001452",
        "description": "USB20 PHY0 GRF Register 1"
      },
      {
        "name": "GRF_USB20_PHY0_CON2",
        "offset": "0x0e458",
        "size": "W",
        "reset": "0x000003d2",
        "description": "USB20 PHY0 GRF Register 2"
      },
      {
        "name": "GRF_USB20_PHY0_CON3",
        "offset": "0x0e45c",
        "size": "W",
        "reset": "0x00000001",
        "description": "USB20 PHY0 GRF Register 3"
      },
      {
        "name": "GRF_USB20_PHY1_CON0",
        "offset": "0x0e460",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB20 PHY1 GRF Register 0"
      },
      {
        "name": "GRF_USB20_PHY1_CON1",
        "offset": "0x0e464",
        "size": "W",
        "reset": "0x00001452",
        "description": "USB20 PHY1GRF Register 1"
      },
      {
        "name": "GRF_USB20_PHY1_CON2",
        "offset": "0x0e468",
        "size": "W",
        "reset": "0x000003d2",
        "description": "USB20 PHY1 GRF Register 2"
      },
      {
        "name": "GRF_USB20_PHY1_CON3",
        "offset": "0x0e46c",
        "size": "W",
        "reset": "0x00000001",
        "description": "USB20 PHY1 GRF Register 3"
      },
      {
        "name": "GRF_USB3PHY0_CON0",
        "offset": "0x0e580",
        "size": "W",
        "reset": "0x000099c8",
        "description": "TypeC PHY/TCPD PHY/TCPC Control register0"
      },
      {
        "name": "GRF_USB3PHY0_CON1",
        "offset": "0x0e584",
        "size": "W",
        "reset": "0x00001000",
        "description": "TypeC PHY/TCPD PHY/TCPC Control register1"
      },
      {
        "name": "GRF_USB3PHY0_CON2",
        "offset": "0x0e588",
        "size": "W",
        "reset": "0x00003cc8",
        "description": "TypeC PHY/TCPD PHY/TCPC Control register2"
      },
      {
        "name": "GRF_USB3PHY1_CON0",
        "offset": "0x0e58c",
        "size": "W",
        "reset": "0x000019c8",
        "description": "TypeC PHY/TCPD PHY/TCPC Control register0"
      },
      {
        "name": "GRF_USB3PHY1_CON1",
        "offset": "0x0e590",
        "size": "W",
        "reset": "0x00001000",
        "description": "TypeC PHY/TCPD PHY/TCPC Control register1"
      },
      {
        "name": "GRF_USB3PHY1_CON2",
        "offset": "0x0e594",
        "size": "W",
        "reset": "0x00003cc8",
        "description": "TypeC PHY/TCPD PHY/TCPC Control register2"
      },
      {
        "name": "GRF_USB3PHY_STATUS0",
        "offset": "0x0e5c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3PHY_STATUS0"
      },
      {
        "name": "GRF_USB3PHY_STATUS1",
        "offset": "0x0e5c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "USB3PHY_STATUS1"
      },
      {
        "name": "GRF_DLL_CON0",
        "offset": "0x0e600",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm control register"
      },
      {
        "name": "GRF_DLL_CON1",
        "offset": "0x0e604",
        "size": "W",
        "reset": "0x016e3600",
        "description": "pvtm control register"
      },
      {
        "name": "GRF_DLL_CON2",
        "offset": "0x0e608",
        "size": "W",
        "reset": "0x016e3600",
        "description": "pvtm control register"
      },
      {
        "name": "GRF_DLL_CON3",
        "offset": "0x0e60c",
        "size": "W",
        "reset": "0x016e3600",
        "description": "pvtm control register"
      },
      {
        "name": "GRF_DLL_CON4",
        "offset": "0x0e610",
        "size": "W",
        "reset": "0x016e3600",
        "description": "pvtm control register"
      },
      {
        "name": "GRF_DLL_CON5",
        "offset": "0x0e614",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm control register"
      },
      {
        "name": "GRF_DLL_STATUS0",
        "offset": "0x0e620",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm status register"
      },
      {
        "name": "GRF_DLL_STATUS1",
        "offset": "0x0e624",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm status register"
      },
      {
        "name": "GRF_DLL_STATUS2",
        "offset": "0x0e628",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm status register"
      },
      {
        "name": "GRF_DLL_STATUS3",
        "offset": "0x0e62c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm status register"
      },
      {
        "name": "GRF_DLL_STATUS4",
        "offset": "0x0e630",
        "size": "W",
        "reset": "0x00000000",
        "description": "pvtm status register"
      },
      {
        "name": "GRF_IO_VSEL",
        "offset": "0x0e640",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "GRF_SARADC_TESTBIT",
        "offset": "0x0e644",
        "size": "W",
        "reset": "0x00000000",
        "description": "saradc test bit control register"
      },
      {
        "name": "GRF_TSADC_TESTBIT_L",
        "offset": "0x0e648",
        "size": "W",
        "reset": "0x00000000",
        "description": "saradc test bit control register"
      },
      {
        "name": "GRF_TSADC_TESTBIT_H",
        "offset": "0x0e64c",
        "size": "W",
        "reset": "0x00000000",
        "description": "tsadc test bit control register"
      },
      {
        "name": "GRF_CHIP_ID_ADDR",
        "offset": "0x0e800",
        "size": "W",
        "reset": "0x00000000",
        "description": "chip id register"
      },
      {
        "name": "GRF_FAST_BOOT_ADDR",
        "offset": "0x0e880",
        "size": "W",
        "reset": "0x00000000",
        "description": "faster boot address register"
      },
      {
        "name": "GRF_EMMCCORE_CON0",
        "offset": "0x0f000",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON1",
        "offset": "0x0f004",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON2",
        "offset": "0x0f008",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON3",
        "offset": "0x0f00c",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON4",
        "offset": "0x0f010",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON5",
        "offset": "0x0f014",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON6",
        "offset": "0x0f018",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON7",
        "offset": "0x0f01c",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON8",
        "offset": "0x0f020",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON9",
        "offset": "0x0f024",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON10",
        "offset": "0x0f028",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_CON11",
        "offset": "0x0f02c",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core control register"
      },
      {
        "name": "GRF_EMMCCORE_STATUS0",
        "offset": "0x0f040",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core status register"
      },
      {
        "name": "GRF_EMMCCORE_STATUS1",
        "offset": "0x0f044",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core status register"
      },
      {
        "name": "GRF_EMMCCORE_STATUS2",
        "offset": "0x0f048",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core status register"
      },
      {
        "name": "GRF_EMMCCORE_STATUS3",
        "offset": "0x0f04c",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc core status register"
      },
      {
        "name": "GRF_EMMCPHY_CON0",
        "offset": "0x0f780",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_CON1",
        "offset": "0x0f784",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_CON2",
        "offset": "0x0f788",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_CON3",
        "offset": "0x0f78c",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_CON4",
        "offset": "0x0f790",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_CON5",
        "offset": "0x0f794",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_CON6",
        "offset": "0x0f798",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy control register"
      },
      {
        "name": "GRF_EMMCPHY_STATUS",
        "offset": "0x0f7a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "emmc phy status register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "PMUGRF_GPIO0A_IOMUX",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0A7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[7] iomux select\n2'b00: gpio\n2'b01: sdmmc_dectn\n2'b10: pmu_debug5\n2'b11: reserved"
          },
          {
            "name": "GPIO0A6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[6] iomux select\n2'b00: gpio\n2'b01: pwm_3a\n2'b10: pmu_debug4\n2'b11: reserved"
          },
          {
            "name": "GPIO0A5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[5] iomux select\n2'b00: gpio\n2'b01: emmc_pwren\n2'b10: pmu_debug3\n2'b11: reserved"
          },
          {
            "name": "GPIO0A4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[4] iomux select\n2'b00: gpio\n2'b01: sdio_intn\n2'b10: pmu_debug2\n2'b11: reserved"
          },
          {
            "name": "GPIO0A3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[3] iomux select\n2'b00: gpio\n2'b01: sdio_wrprt\n2'b10: pmu_debug1\n2'b11: reserved"
          },
          {
            "name": "GPIO0A2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[2] iomux select\n2'b00: gpio\n2'b01: wifi_26m\n2'b10: pmu_debug0\n2'b11: reserved"
          },
          {
            "name": "GPIO0A1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[1] iomux select\n2'b00: gpio\n2'b01: ddrio_pwroff\n2'b10: tcpd_ccdben\n2'b11: reserved"
          },
          {
            "name": "GPIO0A0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0A[0] iomux select\n2'b00: gpio\n2'b01: test_clkout0\n2'b10: clk_32k\n2'b11: reserved"
          }
        ],
        "description": "GPIO0A iomux control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0B_IOMUX",
        "offset": "0x00004",
        "size": "W",
        "reset": "0x00000014",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO0B5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0B[5] iomux select\n2'b00: gpio\n2'b01: tcpd_vbusfdis\n2'b10: tcpdusb2_vbussource3\n2'b11: reserved"
          },
          {
            "name": "GPIO0B4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0B4] iomux select\n2'b00: gpio\n2'b01: tcpd_vbusbdis\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO0B3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0B[3] iomux select\n2'b00: gpio\n2'b01: reserved\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO0B2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO0B[2] iomux select\n2'b00: gpio\n2'b01: reserved\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO0B1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "GPIO0B[1] iomux select\n2'b00: gpio\n2'b01: pmu1830_volsel\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO0B0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO0B[0] iomux select\n2'b00: gpio\n2'b01: sdmmc_wrprt\n2'b10: pmum0_wfi\n2'b11: test_clkout2"
          }
        ],
        "description": "GPIO0B iomux control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1A_IOMUX",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1A7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[7] iomux select\n2'b00: gpio\n2'b01: uart4m0_sin\n2'b10: spi1ec_rxd\n2'b11: reserved"
          },
          {
            "name": "GPIO1A6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[6] iomux select\n2'b00: gpio\n2'b01: tsadc_int\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1A5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[5] iomux select\n2'b00: gpio\n2'b01: ap_pwroff\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1A4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[4] iomux select\n2'b00: gpio\n2'b01: isp0_prelighttrig\n2'b10: isp1_prelighttrig\n2'b11: reserved"
          },
          {
            "name": "GPIO1A3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[3] iomux select\n2'b00: gpio\n2'b01: isp0_flashtrigout\n2'b10: isp1_flashtrigout\n2'b11: reserved"
          },
          {
            "name": "GPIO1A2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[2] iomux select\n2'b00: gpio\n2'b01: isp0_flashtrigin\n2'b10: isp1_flashtrigin\n2'b11: tcpd_cc1vconn"
          },
          {
            "name": "GPIO1A1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[1] iomux select\n2'b00: gpio\n2'b01: isp0_shuttertrig\n2'b10: isp1_shuttertrig\n2'b11: tcpd_cc0vconn"
          },
          {
            "name": "GPIO1A0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1A[0] iomux select\n2'b00: gpio\n2'b01: isp0_shutteren\n2'b10: isp1_shutteren\n2'b11: tcpd_vbussink"
          }
        ],
        "description": "GPIO1A iomux control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1B_IOMUX",
        "offset": "0x00014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1B7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[7] iomux select\n2'b00: gpio\n2'b01: spi3pmu_rxd\n2'b10: i2c0pmu_scl\n2'b11: reserved"
          },
          {
            "name": "GPIO1B6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[6] iomux select\n2'b00: gpio\n2'b01: pwm_3b\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1B5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[5] iomux select\n2'b00: gpio\n2'b01: reserved\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1B4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[4] iomux select\n2'b00: gpio\n2'b01: i2c4sensor_scl\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1B3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[3] iomux select\n2'b00: gpio\n2'b01: i2c4sensor_sda\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1B2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[2] iomux select\n2'b00: gpio\n2'b01: pmum0jtag_tms\n2'b10: spi1ec_csn0\n2'b11: reserved"
          },
          {
            "name": "GPIO1B1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[1] iomux select\n2'b00: gpio\n2'b01: pmum0jtag_tck\n2'b10: spi1ec_clk\n2'b11: reserved"
          },
          {
            "name": "GPIO1B0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1B[0] iomux select\n2'b00: gpio\n2'b01: uart4m0_sout\n2'b10: spi1ec_txd\n2'b11: reserved"
          }
        ],
        "description": "GPIO1B iomux control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1C_IOMUX",
        "offset": "0x00018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1C7_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[7] iomux select\n2'b00: gpio\n2'b01: tcpdusb2_vbussource1\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C6_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[6] iomux select\n2'b00: gpio\n2'b01: tcpdusb2_vbussource0\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C5_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[5] iomux select\n2'b00: gpio\n2'b01: i2c8dcdc_scl\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C4_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[4] iomux select\n2'b00: gpio\n2'b01: i2c8dcdc_sda\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C3_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[3] iomux select\n2'b00: gpio\n2'b01: pwm_2\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C2_SEL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[2] iomux select\n2'b00: gpio\n2'b01: spi3pmu_csn0\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C1_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[1] iomux select\n2'b00: gpio\n2'b01: spi3pmu_clk\n2'b10: reserved\n2'b11: reserved"
          },
          {
            "name": "GPIO1C0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1C[0] iomux select\n2'b00: gpio\n2'b01: spi3pmu_txd\n2'b10: i2c0pmu_scl\n2'b11: reserved"
          }
        ],
        "description": "GPIO1C iomux control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1D_IOMUX",
        "offset": "0x0001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GPIO1D0_SEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "GPIO1D[0] iomux select\n2'b00: gpio\n2'b01: tcpdusb2_vbussource2\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO1D iomux control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0A_P",
        "offset": "0x00040",
        "size": "W",
        "reset": "0x0000dd5f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0A_P",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xdd5f",
            "description": "GPIO0A PE/PS programmation section, every\nGPIO bit corresponding to 2bits[PS:PE]\n2'b00: Z(Noraml operaton);\n2'b11: weak 1(pull-up);\n2'b01: weak 0(pull-down);\n2'b10: Z(Noraml operaton);"
          }
        ],
        "description": "GPIO0A PU/PD control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0B_P",
        "offset": "0x00044",
        "size": "W",
        "reset": "0x00000557",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0B_P",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0557",
            "description": "GPIO0A PE/PS programmation section, every\nGPIO bit corresponding to 2bits[PS:PE]\n2'b00: Z(Noraml operaton);\n2'b11: weak 1(pull-up);\n2'b01: weak 0(pull-down);\n2'b10: Z(Noraml operaton);"
          }
        ],
        "description": "GPIO0B PU/PD control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1A_P",
        "offset": "0x00050",
        "size": "W",
        "reset": "0x00006aaa",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1A_P",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x6aaa",
            "description": "GPIO1A PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO1A PU/PD control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1B_P",
        "offset": "0x00054",
        "size": "W",
        "reset": "0x00006955",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1B_P",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x6955",
            "description": "GPIO1B PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO1B PU/PD control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1C_P",
        "offset": "0x00058",
        "size": "W",
        "reset": "0x0000a599",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1C_P",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xa599",
            "description": "GPIO1C PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO1C PU/PD control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1D_P",
        "offset": "0x0005c",
        "size": "W",
        "reset": "0x00000002",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1D_P",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0002",
            "description": "GPIO1D PU/PD programmation section, every\nGPIO bit corresponding to 2bits\n2'b00: Z(Noraml operaton);\n2'b01: weak 1(pull-up);\n2'b10: weak 0(pull-down);\n2'b11: Repeater(Bus keeper)"
          }
        ],
        "description": "GPIO0D PU/PD control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0A_E",
        "offset": "0x00080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0A_E",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO0A drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: 2mA\n2'b01: 4mA\n2'b10: 8mA\n2'b11: 12mA"
          }
        ],
        "description": "GPIO0A drive strength control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0B_E",
        "offset": "0x00088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0B_E",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO0B drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: 2mA\n2'b01: 4mA\n2'b10: 8mA\n2'b11: 12mA"
          }
        ],
        "description": "GPIO0D drive strength control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1A_E",
        "offset": "0x000a0",
        "size": "W",
        "reset": "0x00004000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1A_E",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4000",
            "description": "GPIO1A drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: 2mA\n2'b01: 4mA\n2'b10: 8mA\n2'b11: 12mA"
          }
        ],
        "description": "GPIO1A drive strength control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1B_E",
        "offset": "0x000a8",
        "size": "W",
        "reset": "0x00000015",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1B_E",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0015",
            "description": "GPIO1B drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: 2mA\n2'b01: 4mA\n2'b10: 8mA\n2'b11: 12mA"
          }
        ],
        "description": "GPIO1D drive strength control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1C_E",
        "offset": "0x000b0",
        "size": "W",
        "reset": "0x00005000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1C_E",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x5000",
            "description": "GPIO1C drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: 2mA\n2'b01: 4mA\n2'b10: 8mA\n2'b11: 12mA"
          }
        ],
        "description": "GPIO1C drive strength control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1D_E",
        "offset": "0x000b8",
        "size": "W",
        "reset": "0x00000001",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1D_E",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0001",
            "description": "GPIO1D drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: 2mA\n2'b01: 4mA\n2'b10: 8mA\n2'b11: 12mA"
          }
        ],
        "description": "GPIO1D drive strength control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0L_SR",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0B_SR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0B slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          },
          {
            "name": "GPIO0A_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0A slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          }
        ],
        "description": "GPIO0 A/B SR control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1L_SR",
        "offset": "0x00108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1B_SR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO1B slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          },
          {
            "name": "GPIO1A_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO1A slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          }
        ],
        "description": "GPIO1 A/B SR control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1H_SR",
        "offset": "0x0010c",
        "size": "W",
        "reset": "0x0000000f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0D_SR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0D slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          },
          {
            "name": "GPIO1C_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x0f",
            "description": "GPIO1C slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          }
        ],
        "description": "GPIO1C/D SR control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0A_SMT",
        "offset": "0x00120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0A_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO0A drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: smit disable\n2'b01: smit enable\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO0A smit control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0B_SMT",
        "offset": "0x00124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0B_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO0B drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: smit disable\n2'b01: smit enable\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO0B smit control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1A_SMT",
        "offset": "0x00130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1A_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO1A drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: smit disable\n2'b01: smit enable\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO1A smit control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1B_SMT",
        "offset": "0x00134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1B_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO1B drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: smit disable\n2'b01: smit enable\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO1B smit control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1C_SMT",
        "offset": "0x00138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1C_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO1C drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: smit disable\n2'b01: smit enable\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO1C smit control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1D_SMT",
        "offset": "0x0013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO1D_SMT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "GPIO1D drive strength control, every GPIO bit\ncorresponding to 2bits\n2'b00: smit disable\n2'b01: smit enable\n2'b10: reserved\n2'b11: reserved"
          }
        ],
        "description": "GPIO1D smit control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO0L_HE",
        "offset": "0x00160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0B_SR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0B slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          },
          {
            "name": "GPIO0A_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0A slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          }
        ],
        "description": "GPIO0 A/B HE control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1L_HE",
        "offset": "0x00168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0B_SR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0B slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          },
          {
            "name": "GPIO0A_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0A slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          }
        ],
        "description": "GPIO1 A/B HE control"
      },
      {
        "type": "register",
        "name": "PMUGRF_GPIO1H_HE",
        "offset": "0x0016c",
        "size": "W",
        "reset": "0x0000000f",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "WO",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "GPIO0D_SR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "GPIO0D slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          },
          {
            "name": "GPIO1C_SR",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x0f",
            "description": "GPIO1C slew rate control for each bit\n1'b0: slow (half frequency)\n1'b1: fast"
          }
        ],
        "description": "GPIO1C/D HE control"
      },
      {
        "type": "register",
        "name": "PMUGRF_SOC_CON0",
        "offset": "0x00180",
        "size": "W",
        "reset": "0x00000320",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU1830_VOL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x1",
            "description": "pmu IO 1.8v/3.0v select.\n0: 3.0v ;\n1: 1.8v ;"
          },
          {
            "name": "PMU1830_VOLSEL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "pmu GPIO1 1.8v/3.0v control source select.\n0: controlled by IO_GPIO0B1 ;\n1: controlled by\nPMUGRF.SOC_CON0.pmu1830_vol"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCLK_ALIVE_NIU_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_alive pclk_niu gating.\n1: gating ;\n0: not gating ."
          },
          {
            "name": "PWM3_SEL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "Use 2 optional IOs for pwm3.\n0: pwm3a\n1: pwm3b"
          },
          {
            "name": "CRU_PMU_PCLK_GATE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1: gate clock ;\n0: not gate ."
          },
          {
            "name": "PMU_NOC_OBSRV",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu_noc_obsrv"
          },
          {
            "name": "PMU_MCU_NIU_OBSRV",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu_mcu_niu_obsrv"
          },
          {
            "name": "PMU_NOC_STALL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "When pmu noc meet illegal access, the noc\nwill\n0: error reponse\n1: stall"
          },
          {
            "name": "CHIP_32K_SRC",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "chip 32K clock source select\n0: from external\n1: from internal, pvtm"
          }
        ],
        "description": "SoC control register 0"
      },
      {
        "type": "register",
        "name": "PMUGRF_SOC_CON10",
        "offset": "0x001a8",
        "size": "W",
        "reset": "0x000061a8",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "SDMMC_DETTIME0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x61a8",
            "description": "sdmmc_dettime[15:0]"
          }
        ],
        "description": "SoC control register 10"
      },
      {
        "type": "register",
        "name": "PMUGRF_SOC_CON11",
        "offset": "0x001ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SDMMC_DETTIME1",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc_dettime[19:16]"
          }
        ],
        "description": "SoC control register 11"
      },
      {
        "type": "register",
        "name": "PMUGRF_PMUPVTM_CON0",
        "offset": "0x00240",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\n......\nWhen bit 31=1, bit 15  can be written by\nsoftware .\nWhen bit 31=0, bit 15  cannot be written by\nsoftware;"
          },
          {
            "name": "PVTM_CLKOUT_DIV",
            "bit_range": "15:2",
            "attr": "RW",
            "reset": "0x0000",
            "description": "clk_pvtm_out_div=clk_pvtm_out/pvtm_clko\nut_div"
          },
          {
            "name": "PVTM_OSC_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu pvtm osc enable"
          },
          {
            "name": "PVTM_START",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu pvtm start"
          }
        ],
        "description": "pmu pvtm configuration register0"
      },
      {
        "type": "register",
        "name": "PMUGRF_PMUPVTM_CON1",
        "offset": "0x00244",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PVTM_CORE_CAL_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "pd_core pvtm calculator counter"
          }
        ],
        "description": "pmu pvtm configuration register1"
      },
      {
        "type": "register",
        "name": "PMUGRF_PMUPVTM_STATUS0",
        "offset": "0x00248",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PVTM_FREQ_DONE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pvtm frequency calculate done status"
          }
        ],
        "description": "pmu pvtm status register"
      },
      {
        "type": "register",
        "name": "PMUGRF_PMUPVTM_STATUS1",
        "offset": "0x0024c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PVTM_FREQ_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "pvtm frequency count"
          }
        ],
        "description": "pmu pvtm status register"
      },
      {
        "type": "register",
        "name": "PMUGRF_OSC_E",
        "offset": "0x00250",
        "size": "W",
        "reset": "0x00000006",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRITE_ENABLE",
            "bit_range": "18:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "When bit 16=1, bit 0  can be written by\nsoftware .\nWhen bit 16=0, bit 0  cannot be written by\nsoftware;\nWhen bit 17=1, bit 1  can be written by\nsoftware .\nWhen bit 17=0, bit 1  cannot be written by\nsoftware;\nWhen bit 18=1, bit 2  can be written by\nsoftware .\nWhen bit 18=0, bit 2  cannot be written by\nsoftware;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OSC_E",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x6",
            "description": "24M OSC drive strenth"
          }
        ],
        "description": "OSC control register"
      },
      {
        "type": "register",
        "name": "PMUGRF_OS_REG0",
        "offset": "0x00300",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OS_REG0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "os register"
          }
        ],
        "description": "os register"
      },
      {
        "type": "register",
        "name": "PMUGRF_OS_REG1",
        "offset": "0x00304",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OS_REG1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "os register"
          }
        ],
        "description": "os register"
      },
      {
        "type": "register",
        "name": "PMUGRF_OS_REG2",
        "offset": "0x00308",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OS_REG2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "os register"
          }
        ],
        "description": "os register"
      },
      {
        "type": "register",
        "name": "PMUGRF_OS_REG3",
        "offset": "0x0030c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OS_REG3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "os register"
          }
        ],
        "description": "os register"
      }
    ],
    "name": "PMUGRF",
    "summary": [
      {
        "name": "PMUGRF_GPIO0A_IOMUX",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0A iomux control"
      },
      {
        "name": "PMUGRF_GPIO0B_IOMUX",
        "offset": "0x00004",
        "size": "W",
        "reset": "0x00000014",
        "description": "GPIO0B iomux control"
      },
      {
        "name": "PMUGRF_GPIO1A_IOMUX",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1A iomux control"
      },
      {
        "name": "PMUGRF_GPIO1B_IOMUX",
        "offset": "0x00014",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1B iomux control"
      },
      {
        "name": "PMUGRF_GPIO1C_IOMUX",
        "offset": "0x00018",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1C iomux control"
      },
      {
        "name": "PMUGRF_GPIO1D_IOMUX",
        "offset": "0x0001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1D iomux control"
      },
      {
        "name": "PMUGRF_GPIO0A_P",
        "offset": "0x00040",
        "size": "W",
        "reset": "0x0000dd5f",
        "description": "GPIO0A PU/PD control"
      },
      {
        "name": "PMUGRF_GPIO0B_P",
        "offset": "0x00044",
        "size": "W",
        "reset": "0x00000557",
        "description": "GPIO0B PU/PD control"
      },
      {
        "name": "PMUGRF_GPIO1A_P",
        "offset": "0x00050",
        "size": "W",
        "reset": "0x00006aaa",
        "description": "GPIO1A PU/PD control"
      },
      {
        "name": "PMUGRF_GPIO1B_P",
        "offset": "0x00054",
        "size": "W",
        "reset": "0x00006955",
        "description": "GPIO1B PU/PD control"
      },
      {
        "name": "PMUGRF_GPIO1C_P",
        "offset": "0x00058",
        "size": "W",
        "reset": "0x0000a599",
        "description": "GPIO1C PU/PD control"
      },
      {
        "name": "PMUGRF_GPIO1D_P",
        "offset": "0x0005c",
        "size": "W",
        "reset": "0x00000002",
        "description": "GPIO0D PU/PD control"
      },
      {
        "name": "PMUGRF_GPIO0A_E",
        "offset": "0x00080",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0A drive strength control"
      },
      {
        "name": "PMUGRF_GPIO0B_E",
        "offset": "0x00088",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0D drive strength control"
      },
      {
        "name": "PMUGRF_GPIO1A_E",
        "offset": "0x000a0",
        "size": "W",
        "reset": "0x00004000",
        "description": "GPIO1A drive strength control"
      },
      {
        "name": "PMUGRF_GPIO1B_E",
        "offset": "0x000a8",
        "size": "W",
        "reset": "0x00000015",
        "description": "GPIO1D drive strength control"
      },
      {
        "name": "PMUGRF_GPIO1C_E",
        "offset": "0x000b0",
        "size": "W",
        "reset": "0x00005000",
        "description": "GPIO1C drive strength control"
      },
      {
        "name": "PMUGRF_GPIO1D_E",
        "offset": "0x000b8",
        "size": "W",
        "reset": "0x00000001",
        "description": "GPIO1D drive strength control"
      },
      {
        "name": "PMUGRF_GPIO0L_SR",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0 A/B SR control"
      },
      {
        "name": "PMUGRF_GPIO1L_SR",
        "offset": "0x00108",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1 A/B SR control"
      },
      {
        "name": "PMUGRF_GPIO1H_SR",
        "offset": "0x0010c",
        "size": "W",
        "reset": "0x0000000f",
        "description": "GPIO1C/D SR control"
      },
      {
        "name": "PMUGRF_GPIO0A_SMT",
        "offset": "0x00120",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0A smit control"
      },
      {
        "name": "PMUGRF_GPIO0B_SMT",
        "offset": "0x00124",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0B smit control"
      },
      {
        "name": "PMUGRF_GPIO1A_SMT",
        "offset": "0x00130",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1A smit control"
      },
      {
        "name": "PMUGRF_GPIO1B_SMT",
        "offset": "0x00134",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1B smit control"
      },
      {
        "name": "PMUGRF_GPIO1C_SMT",
        "offset": "0x00138",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1C smit control"
      },
      {
        "name": "PMUGRF_GPIO1D_SMT",
        "offset": "0x0013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1D smit control"
      },
      {
        "name": "PMUGRF_GPIO0L_HE",
        "offset": "0x00160",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO0 A/B HE control"
      },
      {
        "name": "PMUGRF_GPIO1L_HE",
        "offset": "0x00168",
        "size": "W",
        "reset": "0x00000000",
        "description": "GPIO1 A/B HE control"
      },
      {
        "name": "PMUGRF_GPIO1H_HE",
        "offset": "0x0016c",
        "size": "W",
        "reset": "0x0000000f",
        "description": "GPIO1C/D HE control"
      },
      {
        "name": "PMUGRF_SOC_CON0",
        "offset": "0x00180",
        "size": "W",
        "reset": "0x00000320",
        "description": "SoC control register 0"
      },
      {
        "name": "PMUGRF_SOC_CON10",
        "offset": "0x001a8",
        "size": "W",
        "reset": "0x000061a8",
        "description": "SoC control register 10"
      },
      {
        "name": "PMUGRF_SOC_CON11",
        "offset": "0x001ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "SoC control register 11"
      },
      {
        "name": "PMUGRF_PMUPVTM_CON0",
        "offset": "0x00240",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu pvtm configuration register0"
      },
      {
        "name": "PMUGRF_PMUPVTM_CON1",
        "offset": "0x00244",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu pvtm configuration register1"
      },
      {
        "name": "PMUGRF_PMUPVTM_STATUS0",
        "offset": "0x00248",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu pvtm status register"
      },
      {
        "name": "PMUGRF_PMUPVTM_STATUS1",
        "offset": "0x0024c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu pvtm status register"
      },
      {
        "name": "PMUGRF_OSC_E",
        "offset": "0x00250",
        "size": "W",
        "reset": "0x00000006",
        "description": "OSC control register"
      },
      {
        "name": "PMUGRF_OS_REG0",
        "offset": "0x00300",
        "size": "W",
        "reset": "0x00000000",
        "description": "os register"
      },
      {
        "name": "PMUGRF_OS_REG1",
        "offset": "0x00304",
        "size": "W",
        "reset": "0x00000000",
        "description": "os register"
      },
      {
        "name": "PMUGRF_OS_REG2",
        "offset": "0x00308",
        "size": "W",
        "reset": "0x00000000",
        "description": "os register"
      },
      {
        "name": "PMUGRF_OS_REG3",
        "offset": "0x0030c",
        "size": "W",
        "reset": "0x00000000",
        "description": "os register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "QOS_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0d867004",
        "bit_ranges": [
          {
            "name": "CORECHECKSUM",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0d8670",
            "description": "Field containing a checksum of the parameters of the IP."
          },
          {
            "name": "CORETYPEID",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x04",
            "description": "Field identifying the type of IP."
          }
        ],
        "description": "Core ID register"
      },
      {
        "type": "register",
        "name": "QOS_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "bit_ranges": [
          {
            "name": "REVISIONID",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0001aa00",
            "description": "Constant."
          }
        ],
        "description": "Revision ID register"
      },
      {
        "type": "register",
        "name": "QOS_Priority",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x80000005",
        "bit_ranges": [
          {
            "name": "MARK",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x1",
            "description": "Backward compatibility marker when 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "30:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "P1",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x1",
            "description": "In Programmable or Bandwidth Limiter mode, the priority level for\nread transactions. In Bandwidth regulator mode, the priority level\nwhen the used throughput is below the threshold. In Bandwidth\nRegulator mode, P1 should have a value equal or greater than P0."
          },
          {
            "name": "P0",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "In Programmable or Bandwidth Limiter mode, the priority level for\nwrite transactions. In Bandwidth Regulator mode, the priority level\nwhen the used throughput is above the threshold. In Bandwidth\nRegulator mode, P0 should have a value equal or lower than P1."
          }
        ],
        "description": "Priority register"
      },
      {
        "type": "register",
        "name": "QOS_Mode",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MODE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "0 = Programmable mode: a programmed priority is assigned to\neach read or write,\n1 = Bandwidth Limiter Mode: a hard limit restricts throughput,\n2 = Bypass mode: (<See SoC-specific QoS generator\ndocumentation>),\n3 = Bandwidth Regulator mode: priority decreases when\nthroughput exceeds a threshold."
          }
        ],
        "description": "Mode register"
      },
      {
        "type": "register",
        "name": "QOS_Bandwidth",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x0000018a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BANDWIDTH",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x18a",
            "description": "Field0000 Abstract\nIn Bandwidth Limiter or Bandwidth Regulator mode, the bandwidth\nthreshold in units of 1/256th bytes per cycle. For example, 80 MBps\non a 250 MHz interface is value 0x0052. The valid bits may be\ndifferent for different master NIU."
          }
        ],
        "description": "Bandwidth register"
      },
      {
        "type": "register",
        "name": "QOS_Saturation",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000040",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SATURATION",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x040",
            "description": "In Bandwidth Limiter or Bandwidth Regulator mode, the maximum\ndata count value, in units of 16 bytes. This determines the window\nof time over which bandwidth is measured. For example, to\nmeasure bandwidth within a 1000 cycle window on a 64-bit\ninterface is value 0x1F4."
          }
        ],
        "description": "Saturation register"
      },
      {
        "type": "register",
        "name": "QOS_ExtControl",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INTCLKEN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "n/a"
          },
          {
            "name": "EXTTHREN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "n/a"
          },
          {
            "name": "SOCKETQOSEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "n/a"
          }
        ],
        "description": "External inputs control"
      }
    ],
    "name": "QOS",
    "summary": [
      {
        "name": "QOS_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0d867004",
        "description": "Core ID register"
      },
      {
        "name": "QOS_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "description": "Revision ID register"
      },
      {
        "name": "QOS_Priority",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x80000005",
        "description": "Priority register"
      },
      {
        "name": "QOS_Mode",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000003",
        "description": "Mode register"
      },
      {
        "name": "QOS_Bandwidth",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x0000018a",
        "description": "Bandwidth register"
      },
      {
        "name": "QOS_Saturation",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000040",
        "description": "Saturation register"
      },
      {
        "name": "QOS_ExtControl",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "External inputs control"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "ERRLOG_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0000000d",
        "bit_ranges": [
          {
            "name": "CORECHECKSUM",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x000000",
            "description": "Field containing a checksum of the parameters of the IP.\nFor slv_err_logger0, this filed's value is always 0x43F8FA.\nFor slv_err_logger1, this filed's value is always 0xB5413E."
          },
          {
            "name": "CORETYPEID",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0d",
            "description": "Field identifying the type of IP.\nIt is the same for both slv_err_logger0 and slv_err_logger1."
          }
        ],
        "description": "Contain CoreTypeId and CoreChecksum"
      },
      {
        "type": "register",
        "name": "ERRLOG_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "REVISIONID",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0001aa00",
            "description": "Constant."
          }
        ],
        "description": "IP Revision ID"
      },
      {
        "type": "register",
        "name": "ERRLOG_FaultEn",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FAULTEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, enables error reporting output signal Fault. Fault is\nasserted when register ErrVld is set to 1, and driven to 0 when\nFaultEn is cleared to 0."
          }
        ],
        "description": "Error interrupt enable"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrVld",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRVLD",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "When set to 1, indicates that an error is logged in the ErrLog\nregisters."
          }
        ],
        "description": "Error staus register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrClr",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRCLR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, clears register ErrVld. Reading ErrClr always returns\n0."
          }
        ],
        "description": "Error interrupt status clear register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x80000000",
        "bit_ranges": [
          {
            "name": "FORMAT",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x1",
            "description": "Always 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "30:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LEN1",
            "bit_range": "27:16",
            "attr": "RO",
            "reset": "0x000",
            "description": "Contains packet header field Len1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRCODE",
            "bit_range": "10:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains packet header field ErrCode if the field exists, otherwise 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OPC",
            "bit_range": "4:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains packet header field Opc."
          },
          {
            "name": "LOCK",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains packet header bit Lock."
          }
        ],
        "description": "Transport protocol header information register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog1",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRLOG1",
            "bit_range": "18:0",
            "attr": "RO",
            "reset": "0x00000",
            "description": "Contains transport protocol packet header field RouteID of the\nlogged error. Unused bits are read as 0."
          }
        ],
        "description": "Route ID register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog3",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "ERRLOG3",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Contains transport protocol packet header field Addr of the logged\nerror. Unused bits are read as 0."
          }
        ],
        "description": "Address register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog5",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "REQUSERL",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Low 16 LSB AXI user bits for cci_m0 and pcie master. It is read as\n0 for the other master.Unused bits are read as 0."
          },
          {
            "name": "MID",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x00",
            "description": "Master ID\nMaster ID for each master."
          },
          {
            "name": "AXIID",
            "bit_range": "9:0",
            "attr": "RO",
            "reset": "0x000",
            "description": "AXI ID for AXI master. It is read as 0 for AHB Master. Unused bits\nare read as 0."
          }
        ],
        "description": "LSB user bits in  transport protocol header"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog6",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REQUSERH",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "High 8 LSB AXI user bits for cci_m0 and pcie master. It is read as 0\nfor the other master.Unused bits are read as 0."
          }
        ],
        "description": "MSB user bits  in  transport protocol header"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog7",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRLOG7",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains transport protocol packet header field Security of the\nlogged error."
          }
        ],
        "description": "Securrity flag  in transport protocol header"
      },
      {
        "type": "register",
        "name": "ERRLOG_StallEn",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STALLEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, enables stall mode. When set to 0, only the first\nerror packet is stored in the error logger."
          }
        ],
        "description": "Error logger mode selection"
      }
    ],
    "name": "ERR_LOGGER_SLV",
    "summary": [
      {
        "name": "ERRLOG_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0000000d",
        "description": "Contain CoreTypeId and CoreChecksum"
      },
      {
        "name": "ERRLOG_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "IP Revision ID"
      },
      {
        "name": "ERRLOG_FaultEn",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error interrupt enable"
      },
      {
        "name": "ERRLOG_ErrVld",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error staus register"
      },
      {
        "name": "ERRLOG_ErrClr",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error interrupt status clear register"
      },
      {
        "name": "ERRLOG_ErrLog0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x80000000",
        "description": "Transport protocol header information register"
      },
      {
        "name": "ERRLOG_ErrLog1",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Route ID register"
      },
      {
        "name": "ERRLOG_ErrLog3",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Address register"
      },
      {
        "name": "ERRLOG_ErrLog5",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "LSB user bits in  transport protocol header"
      },
      {
        "name": "ERRLOG_ErrLog6",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "MSB user bits  in  transport protocol header"
      },
      {
        "name": "ERRLOG_ErrLog7",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Securrity flag  in transport protocol header"
      },
      {
        "name": "ERRLOG_StallEn",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error logger mode selection"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "ERRLOG_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0xbb25140d",
        "bit_ranges": [
          {
            "name": "CORECHECKSUM",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0xbb2514",
            "description": "Field containing a checksum of the parameters of the IP."
          },
          {
            "name": "CORETYPEID",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0d",
            "description": "Field identifying the type of IP.\nIt is the same for bothe msch_err_logger0 and msch_err_logger1."
          }
        ],
        "description": "This may be different for each error logger."
      },
      {
        "type": "register",
        "name": "ERRLOG_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "bit_ranges": [
          {
            "name": "REVISIONID",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0001aa00",
            "description": "Constant."
          }
        ],
        "description": "It is the same for each error logger."
      },
      {
        "type": "register",
        "name": "ERRLOG_FaultEn",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FAULTEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, enables error reporting output signal Fault. Fault is\nasserted when register ErrVld is set to 1, and driven to 0 when\nFaultEn is cleared to 0."
          }
        ],
        "description": "Error interrupt enable"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrVld",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRVLD",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "When set to 1, indicates that an error is logged in the ErrLog\nregisters."
          }
        ],
        "description": "Error staus register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrClr",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRCLR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, clears register ErrVld. Reading ErrClr always returns\n0."
          }
        ],
        "description": "Error interrupt status clear register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x80000000",
        "bit_ranges": [
          {
            "name": "FORMAT",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x1",
            "description": "Always 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "30:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LEN1",
            "bit_range": "27:16",
            "attr": "RO",
            "reset": "0x000",
            "description": "Contains packet header field Len1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRCODE",
            "bit_range": "10:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains packet header field ErrCode if the field exists, otherwise 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OPC",
            "bit_range": "4:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains packet header field Opc."
          },
          {
            "name": "LOCK",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains packet header bit Lock."
          }
        ],
        "description": "Transport protocol header information register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog1",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRLOG1",
            "bit_range": "21:0",
            "attr": "RO",
            "reset": "0x000000",
            "description": "Contains transport protocol packet header field RouteID of the\nlogged error. Unused bits are read as 0."
          }
        ],
        "description": "Route ID register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog3",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "ERRLOG3",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Contains up to 32 LSBs of transport protocol packet header field\nAddr of the logged error. Unused bits are read as 0."
          }
        ],
        "description": "Address register"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog5",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MID",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x00",
            "description": "Master ID\nMaster ID for each master."
          },
          {
            "name": "AXIID",
            "bit_range": "9:0",
            "attr": "RO",
            "reset": "0x000",
            "description": "AXI ID for AXI master. It is read as 0 for AHB Master. Unused bits\nare read as 0."
          }
        ],
        "description": "User bits in  transport protocol header"
      },
      {
        "type": "register",
        "name": "ERRLOG_ErrLog7",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ERRLOG7",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Contains transport protocol packet header field Security of the\nlogged error."
          }
        ],
        "description": "Securrity flag  in transport protocol header"
      },
      {
        "type": "register",
        "name": "ERRLOG_StallEn",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STALLEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, enables stall mode. When set to 0, only the first\nerror packet is stored in the error logger."
          }
        ],
        "description": "Error logger mode selection"
      }
    ],
    "name": "ERR_LOGGER_MSCH",
    "summary": [
      {
        "name": "ERRLOG_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0xbb25140d",
        "description": "This may be different for each error logger."
      },
      {
        "name": "ERRLOG_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "description": "It is the same for each error logger."
      },
      {
        "name": "ERRLOG_FaultEn",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error interrupt enable"
      },
      {
        "name": "ERRLOG_ErrVld",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error staus register"
      },
      {
        "name": "ERRLOG_ErrClr",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error interrupt status clear register"
      },
      {
        "name": "ERRLOG_ErrLog0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x80000000",
        "description": "Transport protocol header information register"
      },
      {
        "name": "ERRLOG_ErrLog1",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Route ID register"
      },
      {
        "name": "ERRLOG_ErrLog3",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Address register"
      },
      {
        "name": "ERRLOG_ErrLog5",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "User bits in  transport protocol header"
      },
      {
        "name": "ERRLOG_ErrLog7",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Securrity flag  in transport protocol header"
      },
      {
        "name": "ERRLOG_StallEn",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Error logger mode selection"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "MSCH_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0d867004",
        "bit_ranges": [
          {
            "name": "CORECHECKSUM",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x00dc1b",
            "description": "Field containing a checksum of the parameters of the IP.\nFor memory schedule 0 , this value is 0x00dc1b\nFor memory schedule 1 , this value is 0xc2f11d"
          },
          {
            "name": "CORETYPEID",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x18",
            "description": "Field identifying the type of IP."
          }
        ],
        "description": "Core ID register"
      },
      {
        "type": "register",
        "name": "MSCH_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "bit_ranges": [
          {
            "name": "REVISIONID",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0001aa00",
            "description": "Constant."
          }
        ],
        "description": "Revision ID register"
      },
      {
        "type": "register",
        "name": "MSCH_DeviceConf",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RANK1",
            "bit_range": "11:6",
            "attr": "RW",
            "reset": "0x00",
            "description": "Rank1 selector of predefined ddrConf configuration"
          },
          {
            "name": "RANK0",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Rank0 selector of predefined ddrConf configuration"
          }
        ],
        "description": "ddr configuration pointers"
      },
      {
        "type": "register",
        "name": "MSCH_DeviceSize",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RANK1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Rank0 size."
          },
          {
            "name": "RANK0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Rank0 size."
          }
        ],
        "description": "ddr configuration sizes."
      },
      {
        "type": "register",
        "name": "MSCH_DdrTimingA0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x28140916",
        "bit_ranges": [
          {
            "name": "READLATENCY",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x28",
            "description": "Maximun delay between a read request and the first data response."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRTOMISS",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x14",
            "description": "Minimum number of scheduler clock cycles between the last DRAM\nWrite command and a new Read or Write command in another page\nof the same bank.\nThe field must be set to the following value, rounded to an integer\nnumber of scheduler clock cycles:\n(WL \u00d7tCkD + tWR + tRP + tRCD) / tCkG"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RDTOMISS",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "Minimum number of scheduler clock cycles between the last DRAM\nRead command and a new Read or Write command in another page\nof the same bank.\nThe field must be set to the following value, rounded to an integer\nnumber of scheduler clock cycles:\n(tRTP + tRP + tRCD \u2013BL \u00d7tCkD / 2) / tCkG"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACTTOACT",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x16",
            "description": "Minimum number of scheduler clock cycles between two\nconsecutive DRAM Activate commands on the same bank.\nThe field must be set to the following value, rounded to an integer\nnumber of scheduler clock cycles:\ntRC / tCkG"
          }
        ],
        "description": "DdrTimingA bank 0"
      },
      {
        "type": "register",
        "name": "MSCH_DdrTimingB0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00040702",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FAW",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x12",
            "description": "Field0000 Abstract\nNumber of cycle of the FAW period.\nThe field must be set to the following value, rounded to an integer\nnumber of scheduler clock cycles:\ntFAW / tCkG"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RRD",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x4",
            "description": "Number of cycle between two consecutive Activate commands on\ndifferent Banks of the same device.\nThe field must be set to the following value, rounded to an integer\nnumber of scheduler clock cycles:\ntRRD / tCkG"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRTORD",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x07",
            "description": "Minimum number of scheduler clock cycles between the last DRAM\nWrite command and a Read command.\nThe field must be set to the following value, rounded to an integer\nof scheduler clock cycles:\n(WL \u00d7tCkD + tWTR) / tCkG, for DDR2 and DDR3 memories.\n(WL \u00d7tCkD + tWTR_S) / tCkG, for DDR4 memories.\n((WL + 1) \u00d7tCkD + tWTR) / tCkG, for LPDDR4 memories."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RDTOWR",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x02",
            "description": "Minimum number of scheduler clock cycles between the last DRAM\nRead command and a Write command.\nThe field must be set to the following value, rounded to an integer\nnumber of scheduler clock cycles:\n2 \u00d7tCkD / tCkG, for DDR2 memories.\n(RL \u2013WL + 2) \u00d7tCkD / tCKG, for DDR3 and DDR4 memories.\n(RL + RoundUp(tDQSCK(max) / tCKD) + tRPST - WL + tWPRE)\n\u00d7tCkD / tCKG , for LPDDR4 memories."
          }
        ],
        "description": "DdrTimingB bank 0"
      },
      {
        "type": "register",
        "name": "MSCH_DdrTimingC0",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000002",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WRTOMWR",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x06",
            "description": "Number of scheduler clock cycles between the last write data to the\nfirst data of a masked write command on the same bank.\nThis field must be set to 3xBurstPenalty, and must be set to zero for\nthe other DRAM."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BURSTPENALTY",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x2",
            "description": "DRAM burst duration on the DRAM data bus in scheduler clock\ncycles.\nThe field must be set to Nd /Ns, where:\nNd is the number of DRAM cycles needed to process a DRAM burst\nof determined size, expressed in bytes.\nNs is the minimum number of scheduler cycles to process a DRAM\nburst of the same size."
          }
        ],
        "description": "DdrTimingC bank 0"
      },
      {
        "type": "register",
        "name": "MSCH_DevToDev0",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000222",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BUSWRTOWR",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "number of cycle between the last write data to a device and the first\nwrite data of another device.\nThe field must be set according to the third-party DDR controller\nspecification."
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BUSWRTORD",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x2",
            "description": "number of cycle between the last write data to a device and the first\nread data of another device.\nThe field must be set according to the third-party DDR controller\nspecification."
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BUSRDTOWR",
            "bit_range": "6:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "number of cycle between the last read data of a device and the first\nwrite data to another device.\nThe field must be set according to the third-party DDR controller\nspecification."
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BUSRDTORD",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x2",
            "description": "number of cycle between the last read data of a device and the first\nread data of another device.\nThe field must be set according to the third-party DDR controller\nspecification."
          }
        ],
        "description": "Timing values concerning device to device data bus ownership c"
      },
      {
        "type": "register",
        "name": "MSCH_DdrMode",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x0000004c",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FORCEORDERSTATE",
            "bit_range": "23:16",
            "attr": "RO",
            "reset": "0x00",
            "description": "ForceOrderState"
          },
          {
            "name": "FORCEORDER",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "When bit n of register field ForceOrder is set to 1, DRAM commands\nare executed in the order they arrive at scheduler port n.\nWhen field bits are set to 1, and BypassFiltering is also set to 1,\ncommand execution order is guaranteed for the corresponding\nscheduler port."
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MWRSIZE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x2",
            "description": "Register MwrSize sets LPDDR4 data width, which is used for\nmasked-write split\ncontrol. The field must be set to non-zero for LPDDR3 memories.\n2'b00: Reserved\n2'b01: LPDDR4, 16 bits.\n2'b10: LPDDR4, 32 bits.\n2'b11: LPDDR4, 32 bits."
          },
          {
            "name": "BURSTSIZE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x1",
            "description": "Register field BurstSize sets the DDR burst size, in bytes, as shown\nby the following table.\n2'b00:16\n2'b01:32\n2'b10:64\n2'b11:128\nNOTE: For LPDDR4 memories, the field must be set to the number\nof bytes required by BL16 transactions."
          },
          {
            "name": "FAWBANK",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "Register field FawBank indicates the number of banks of a given\ndevice involved in the FAW period during which four banks can be\nactive.\nIt must be set to 0 for 2-bank memories, and 1 for memories with\nfour banks or more."
          },
          {
            "name": "BYPASSFILTERING",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "When register field BypassFiltering is set to 1, arbiter filters are\nbypassed and timing register outputs are internally set to an idle\nvalue.The field can be useful during DRAM initialization, when\ntraining or calibration sequences are performed, and scheduler\narbitration is not needed.\nWhen the field is set to 0, scheduler arbitration is fully functional,\nthis is the functional usage mode.\nNOTE: When the field is set to 1, the final arbitration level continues\nto elect transactions among those presented to the arbiter. Set field\nForceOrder to ensure that transactions are executed in order, for\ninstance during DRAM initialization."
          },
          {
            "name": "AUTOPRECHARGE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to one, pages are automatically closed after each access,\nwhen set to zero, pages are left opened until an access in a different\npage occurs"
          }
        ],
        "description": "ddr mode definition."
      },
      {
        "type": "register",
        "name": "MSCH_AgingX0",
        "offset": "0x1000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AGINGX0",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x4",
            "description": "Aging threshold multiplicator."
          }
        ],
        "description": "Aging threshold multiplicator."
      }
    ],
    "name": "MSCH",
    "summary": [
      {
        "name": "MSCH_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0d867004",
        "description": "Core ID register"
      },
      {
        "name": "MSCH_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "description": "Revision ID register"
      },
      {
        "name": "MSCH_DeviceConf",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "ddr configuration pointers"
      },
      {
        "name": "MSCH_DeviceSize",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "ddr configuration sizes."
      },
      {
        "name": "MSCH_DdrTimingA0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x28140916",
        "description": "DdrTimingA bank 0"
      },
      {
        "name": "MSCH_DdrTimingB0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00040702",
        "description": "DdrTimingB bank 0"
      },
      {
        "name": "MSCH_DdrTimingC0",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000002",
        "description": "DdrTimingC bank 0"
      },
      {
        "name": "MSCH_DevToDev0",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000222",
        "description": "Timing values concerning device to device data bus ownership c"
      },
      {
        "name": "MSCH_DdrMode",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x0000004c",
        "description": "ddr mode definition."
      },
      {
        "name": "MSCH_AgingX0",
        "offset": "0x1000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Aging threshold multiplicator."
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "PROBE_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0d867006",
        "bit_ranges": [
          {
            "name": "CORECHECKSUM",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0d8670",
            "description": "Field containing a checksum of the parameters of the IP."
          },
          {
            "name": "CORETYPEID",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x06",
            "description": "Field identifying the type of IP."
          }
        ],
        "description": "Core ID register"
      },
      {
        "type": "register",
        "name": "PROBE_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "bit_ranges": [
          {
            "name": "REVISIONID",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0001aa00",
            "description": "Constant."
          }
        ],
        "description": "Revision ID register"
      },
      {
        "type": "register",
        "name": "PROBE_MainCtl",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FILTBYTEALWAYSCHAINABLEEN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 0, filters are mapped to all statistic counters when\ncounting bytes or enabled bytes. Therefore, only filter events\nmapped to even counters can be counted using a pair of chained\ncounters.When set to 1, filters are mapped only to even statistic\ncounters when counting bytes or enabled bytes. Thus events from\nany filter can be counted using a pair of chained counters."
          },
          {
            "name": "INTRUSIVEMODE",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "When set to 1, register field IntrusiveMode enables trace operation\nin Intrusive flow-control mode. When set to 0, the register\nenables trace operation in Overflow flow-control mode"
          },
          {
            "name": "STATCONDDUMP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set, register field StatCondDump enables the dump of a\nstatistics frame to the range of counter values set for registers\nStatAlarmMin, StatAlarmMax, and AlarmMode. This field also\nrenders register StatAlarmStatus inoperative. When parameter\nstatisticsCounterAlarm is set to False, the StatCondDump register\nbit is reserved."
          },
          {
            "name": "RESERVED",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "STATEN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "When set to 1, register field StatEn enables statistics profiling. The\nprobe sendS statistics results to the output for signal ObsTx. All\nstatistics counters are cleared when the StatEn bit goes from 0 to 1.\nWhen set to 0, counters are disabled."
          },
          {
            "name": "PAYLOADEN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Register field PayloadEn, when set to 1, enables traces to contain\nheaders and payload. When set ot 0, only headers are reported."
          },
          {
            "name": "TRACEEN",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Register field TraceEn enables the probe to send filtered packets\n(Trace) on the ObsTx observation output."
          },
          {
            "name": "ERREN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Register field ErrEn enables the probe to send on the ObsTx output\nany packet with Error status, independently of filtering\nmechanisms, thus constituting a simple supplementary global\nfilter."
          }
        ],
        "description": "Register MainCtl contains probe global control bits."
      },
      {
        "type": "register",
        "name": "PROBE_CfgCtl",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACTIVE",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Register field Active is used to inform software that the probe is\nactive. Probe configuration is not allowed during the active state.\nThis bit is raised when bit GlobalEn is set, and is cleared a few\ncycles after setting GlobalEn to zero (probe is Idle)."
          },
          {
            "name": "GLOBALEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set register field GlobalEn to 1 enable the tracing and statistics\ncollection sub-systems of the packet probe."
          }
        ],
        "description": "Register CfgCtl contains global enable and active bits."
      },
      {
        "type": "register",
        "name": "PROBE_StatPeriod",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STATPERIOD",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Register StatPeriod is a 5-bit register that sets a period, within a\nrange of 2 cycles to 2 gigacycles, during which statistics are\ncollected before being dumped automatically. Setting the register\nimplicitly enables automatic mode operation for statistics\ncollection. The period is calculated with the formula: N_Cycle =\n2**StatPeriodWhen register StatPeriod is set to its default value 0,\nautomatic dump mode is disabled, and register StatGo is activated\nfor manual mode operation. Note: When parameter\nstatisticsCollection is set to False, StatPeriod is reserved."
          }
        ],
        "description": "Statistics  Period"
      },
      {
        "type": "register",
        "name": "PROBE_StatGo",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STATGO",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Writing a 1 to the 1-bit pulse register StatGo generates a statistics\ndump.The register is active when statistics collection operates in\nmanual mode, that is, when register StatPeriod is set to 0.NOTE\nThe written value is not stored in StatGo. A read always returns 0."
          }
        ],
        "description": "Statistics  start to dump"
      },
      {
        "type": "register",
        "name": "PROBE_Counters_0_Src",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INTEVENT",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Internal packet event\n5'h00   OFF           Counter disabled.\n5'h01   CYCLE8        Probe clock cycles.\n5'h02   IDLE          Idle cycles during which no packet data is\nobserved.\n5'h03   XFER          Transfer cycles during which packet data is\ntransferred.\n5'h04   BUSY          Busy cycles during which the packet data is\nmade available by the transmitting agent but the receiving agent is\nnot ready to receive it.\n5'h05   WAIT          Wait cycles during a packet in which the\ntransmitting agent suspends the transfer of packet data.\n5'h06   PKT           Packets.\n5'h08   BYTE          Total number of payload bytes.\n5'h09   PRESS         Clock cycles with pressure level > 0.\n5'h0A   PRESS         Clock cycles with pressure level > 1.\n5'h0B   PRESS         Clock cycles with pressure level > 2.\n5'h10   CHAIN         Carry from counter 2m to counter 2m + 1."
          }
        ],
        "description": "Register CntSrc indicates the event source."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_0_Val",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COUNTERS_0_VAL",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Register Val is a read-only register that is always present. The\nregister containsthe statistics counter value either pending\nStatAlarm output, or when statisticscollection is suspended\nsubsequent to triggers or signal statSuspend."
          }
        ],
        "description": "Registers Counters_M_Val contain the statistics counter values."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_1_Src",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INTEVENT",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Internal packet event\nEvent | source type | Event description\n5'h00   OFF           Counter disabled.\n5'h01   CYCLE8        Probe clock cycles.\n5'h02   IDLE          Idle cycles during which no packet data is\nobserved.\n5'h03   XFER          Transfer cycles during which packet data is\ntransferred.\n5'h04   BUSY          Busy cycles during which the packet data is\nmade available by the transmitting agent but the receiving agent is\nnot ready to receive it.\n5'h05   WAIT          Wait cycles during a packet in which the\ntransmitting agent suspends the transfer of packet data.\n5'h06   PKT           Packets.\n5'h08   BYTE          Total number of payload bytes.\n5'h09   PRESS         Clock cycles with pressure level > 0.\n5'h0A   PRESS         Clock cycles with pressure level > 1.\n5'h0B   PRESS         Clock cycles with pressure level > 2.\n5'h10   CHAIN         Carry from counter 2m to counter 2m + 1."
          }
        ],
        "description": "Register CntSrc indicates the event source."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_1_Val",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COUNTERS_0_VAL",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Register Val is a read-only register that is always present. The\nregister containsthe statistics counter value either pending\nStatAlarm output, or when statisticscollection is suspended\nsubsequent to triggers or signal statSuspend."
          }
        ],
        "description": "Registers Counters_M_Val contain the statistics counter values."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_2_Src",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INTEVENT",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Internal packet event\nEvent | source type | Event description\n5'h00   OFF           Counter disabled.\n5'h01   CYCLE8        Probe clock cycles.\n5'h02   IDLE          Idle cycles during which no packet data is\nobserved.\n5'h03   XFER          Transfer cycles during which packet data is\ntransferred.\n5'h04   BUSY          Busy cycles during which the packet data is\nmade available by the transmitting agent but the receiving agent is\nnot ready to receive it.\n5'h05   WAIT          Wait cycles during a packet in which the\ntransmitting agent suspends the transfer of packet data.\n5'h06   PKT           Packets.\n5'h08   BYTE          Total number of payload bytes.\n5'h09   PRESS         Clock cycles with pressure level > 0.\n5'h0A   PRESS         Clock cycles with pressure level > 1.\n5'h0B   PRESS         Clock cycles with pressure level > 2.\n5'h10   CHAIN         Carry from counter 2m to counter 2m + 1."
          }
        ],
        "description": "Register CntSrc indicates the event source."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_2_Val",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COUNTERS_0_VAL",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Register Val is a read-only register that is always present. The\nregister containsthe statistics counter value either pending\nStatAlarm output, or when statisticscollection is suspended\nsubsequent to triggers or signal statSuspend."
          }
        ],
        "description": "Registers Counters_M_Val contain the statistics counter values."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_3_Src",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INTEVENT",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Internal packet event\nEvent | source type | Event description\n5'h00   OFF           Counter disabled.\n5'h01   CYCLE8        Probe clock cycles.\n5'h02   IDLE          Idle cycles during which no packet data is\nobserved.\n5'h03   XFER          Transfer cycles during which packet data is\ntransferred.\n5'h04   BUSY          Busy cycles during which the packet data is\nmade available by the transmitting agent but the receiving agent is\nnot ready to receive it.\n5'h05   WAIT          Wait cycles during a packet in which the\ntransmitting agent suspends the transfer of packet data.\n5'h06   PKT           Packets.\n5'h08   BYTE          Total number of payload bytes.\n5'h09   PRESS         Clock cycles with pressure level > 0.\n5'h0A   PRESS         Clock cycles with pressure level > 1.\n5'h0B   PRESS         Clock cycles with pressure level > 2.\n5'h10   CHAIN         Carry from counter 2m to counter 2m + 1."
          }
        ],
        "description": "Register CntSrc indicates the event source."
      },
      {
        "type": "register",
        "name": "PROBE_Counters_3_Val",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COUNTERS_0_VAL",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Register Val is a read-only register that is always present. The\nregister contains the statistics counter value either pending\nStatAlarm output, or when statistics collection is suspended\nsubsequent to triggers or signal statSuspend."
          }
        ],
        "description": "Registers Counters_M_Val contain the statistics counter values."
      }
    ],
    "name": "PROBE",
    "summary": [
      {
        "name": "PROBE_Id_CoreId",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0d867006",
        "description": "Core ID register"
      },
      {
        "name": "PROBE_Id_RevisionId",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x0001aa00",
        "description": "Revision ID register"
      },
      {
        "name": "PROBE_MainCtl",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register MainCtl contains probe global control bits."
      },
      {
        "name": "PROBE_CfgCtl",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register CfgCtl contains global enable and active bits."
      },
      {
        "name": "PROBE_StatPeriod",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "Statistics  Period"
      },
      {
        "name": "PROBE_StatGo",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "Statistics  start to dump"
      },
      {
        "name": "PROBE_Counters_0_Src",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register CntSrc indicates the event source."
      },
      {
        "name": "PROBE_Counters_0_Val",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Registers Counters_M_Val contain the statistics counter values."
      },
      {
        "name": "PROBE_Counters_1_Src",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register CntSrc indicates the event source."
      },
      {
        "name": "PROBE_Counters_1_Val",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "Registers Counters_M_Val contain the statistics counter values."
      },
      {
        "name": "PROBE_Counters_2_Src",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register CntSrc indicates the event source."
      },
      {
        "name": "PROBE_Counters_2_Val",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "Registers Counters_M_Val contain the statistics counter values."
      },
      {
        "name": "PROBE_Counters_3_Src",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register CntSrc indicates the event source."
      },
      {
        "name": "PROBE_Counters_3_Val",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "description": "Registers Counters_M_Val contain the statistics counter values."
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "CCI500_SYS_CTRL",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DISABLE_CLOCK_GATING",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Disable regional clock gating\n0: Regional clock gating operates in the\nCCI-500\n1: Disables regional clock gating in the\nCCI-500"
          },
          {
            "name": "SNOOP_FILTER_DISABLE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Disable the snoop filter\n0: Snoop filter operation is defined by the\npower state input, PSTATE.\n1: Disable snoop filter operation"
          },
          {
            "name": "DVM_DISABLE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "DVM message disable\n0: Send speculative fetches according to the\nSpeculation Control Register\n1: Disable speculative fetches from all master\ninterfaces"
          },
          {
            "name": "SNOOP_DISABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "snoop_disable control\n0: Snoop masters according to the Snoop\nControl Registers\n1: Disable all snoops, but not DVM messages"
          }
        ],
        "description": "Control Override Register"
      },
      {
        "type": "register",
        "name": "CCI500_SECURE_CTRL",
        "offset": "0x00008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEBUG_MONITOR_SECURITY_OVERRIDE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: Enable Non-secure access to the PMU and\nInterface Monitor Registers.\n1: Disable Non-secure access to the PMU and\nInterface Monitor Registers, unless overridden\nby bit[0]"
          },
          {
            "name": "NON_SECURE_OVERRIDE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Non-secure register access override\n0: Disable Non-secure access to CCI-400\nregisters\n1: Enable Non-secure access to CCI-400\nregisters"
          }
        ],
        "description": "Secure Access Register"
      },
      {
        "type": "register",
        "name": "CCI500_STATUS",
        "offset": "0x0000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SF_RAM_STATE_CHANGE_PENDING",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Snoop filter RAM power state change pending.\nThis bit reads back the PREQ  input.\n0b0: No change pending, any previous\nrequests have been accepted or denied.\n0b1: State change is pending and might be\naccepted or denied"
          },
          {
            "name": "SF_RAM_STATE_REQUEST",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "This is the last requested power state of the\nsnoop filter RAMs Encoding as SF_RAM_state."
          },
          {
            "name": "SF_RAM_STATE",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "The snoop filter RAM power states are\n0b000: Off.\n0b001: Static snoop filter RAM retention.\n0b010: Reserved.\n0b011: Dynamic snoop filter RAM retention.\n0b100: On.\n0b101-0b111 Reserved"
          },
          {
            "name": "SF_RAM_INITIALIZATION",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates when the snoop filter RAM is\ninitialized. Shareable requests are not\nserviced during this period.\n0: Snoop filter RAM initialization is complete.\n1: Snoop filter RAM initialization is in\nprogress."
          },
          {
            "name": "CHANGE_PENDING",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates whether any changes to the Snoop\nControl Registers or the Control Override\nRegister are pending in the CCI-500:\n0: No change pending\n1: Change pending"
          }
        ],
        "description": "Status Register"
      },
      {
        "type": "register",
        "name": "CCI500_ERROR_STATUS",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IMPRECISE_ERR_SLV6",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 6\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "IMPRECISE_ERR_SLV5",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 5\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "IMPRECISE_ERR_SLV4",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 4\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "IMPRECISE_ERR_SLV3",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 3\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "IMPRECISE_ERR_SLV2",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 2\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "IMPRECISE_ERR_SLV1",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 1\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "IMPRECISE_ERR_SLV0",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for slave interface 0.\n0b0: No error from the time this bit was last\nreset.\n0b1: An error response has been received, but\nnot signaled precisely."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IMPRECISE_ERR_MST5",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for master interface 5\n0:  No error from the time this bit was last\nreset.\n1:  An error response has been received, but\nnot signalled precisely."
          },
          {
            "name": "IMPRECISE_ERR_MST4",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for master interface 4\n0:  No error from the time this bit was last\nreset.\n1:  An error response has been received, but\nnot signalled precisely."
          },
          {
            "name": "IMPRECISE_ERR_MST3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for master interface 3\n0:  No error from the time this bit was last\nreset.\n1:  An error response has been received, but\nnot signalled precisely."
          },
          {
            "name": "IMPRECISE_ERR_MST2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for master interface 2\n0:  No error from the time this bit was last\nreset.\n1:  An error response has been received, but\nnot signalled precisely."
          },
          {
            "name": "IMPRECISE_ERR_MST1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for master interface 1\n0:  No error from the time this bit was last\nreset.\n1:  An error response has been received, but\nnot signalled precisely."
          },
          {
            "name": "IMPRECISE_ERR_MST0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Imprecise error indicator for master interface 0\n0:  No error from the time this bit was last\nreset.\n1:  An error response has been received, but\nnot signalled precisely."
          }
        ],
        "description": "Imprecise Error Register"
      },
      {
        "type": "register",
        "name": "CCI500_PFMMON_CTRL",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COUNTER_NUM",
            "bit_range": "15:11",
            "attr": "RW",
            "reset": "0x00",
            "description": "Specifies the number of counters\nimplemented."
          },
          {
            "name": "RESERVED",
            "bit_range": "10:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Disables cycle counter, CCNT, if non-invasive\ndebug is prohibited:\n0b0  Count is not disabled when NIDEN input\nis LOW.\n0b1  Count is disabled when NIDEN input is\nLOW."
          },
          {
            "name": "EX",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable export of the events to the event bus,\nEVNTBUS, for an external monitoring\nblock to trace events:\n0b0  Do not export EVNTBUS.\n0b1  Export EVNTBUS."
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RST",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Performance counter reset:\n0b0  No action.\n0b1  Reset all performance counters to zero,\nnot including CCNT."
          },
          {
            "name": "CEN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable bit:\n0b0  Disable all counters, including CCNT.\n0b1  Enable all counters, including CCNT."
          }
        ],
        "description": "Performance Monitor Control Register (PMCR)"
      },
      {
        "type": "register",
        "name": "CCI500_INTERFACE_MONITOR_CTRL",
        "offset": "0x00104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENABLE_INTERFACE_MONITORS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "0b0 Interface Monitor counters and flags are\nset to 0.\n0b1 Enable all Interface Monitors."
          }
        ],
        "description": "Snoop Control Register for slave interface x"
      },
      {
        "type": "register",
        "name": "CCI500_SNOOP_CTRL_S0",
        "offset": "0x01000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SUPPORT_DVMS",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Slave interface supports DVM messages. This\nis overridden to 0x0 if you set the\nControl Override Register bit[1]"
          },
          {
            "name": "SUPPORT_SNOOPS",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Slave interface supports snoop requests. This\nis overridden to 0x0 if you set the\nControl Override Register bit[0]"
          },
          {
            "name": "RESERVED",
            "bit_range": "29:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENABLE_DVMS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable issuing of DVM message requests from\nthis slave interface.\nRAZ/WI for interfaces not supporting DVM\nmessages:\n0b0: Disable DVM message requests.\n0b1: Enable DVM message requests."
          },
          {
            "name": "ENABLE_SNOOPS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable issuing of snoop requests from this\nslave interface.\nRAZ/WI for interfaces not supporting snoops:\n0b0: Disable snoop requests.\n0b1: Enable snoop requests."
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "CCI500_SHAREABLE_OVERRIDE_S0",
        "offset": "0x01004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DOMAIN_OVERRIDE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Shareable override for slave interface:\n0b00-0b01: Do not override AxDOMAIN\ninputs.\n0b10: Override AxDOMAIN  inputs to 0b00,\nmeaning that all\ntransactions are treated as non-shareable:\nReadOnce becomes ReadNoSnoop.\nWriteUnique and WriteLineUnique become\nWriteNoSnoop.\nCleanShared, CleanInvalid, and\nMakeInvalid transactions do not generate\nsnoops.\n0b11 Override AxDOMAIN  inputs to 0b01,\nmeaning that all Normal\ntransactions are treated as shareable:\nReadNoSnoop becomes ReadOnce.\nWriteNoSnoop becomes WriteUnique.\nCleanShared, CleanInvalid, and MakeInvalid\ntransactions generate snoops"
          }
        ],
        "description": "Shareable Override Register"
      },
      {
        "type": "register",
        "name": "CCI500_RD_CHAN_QOS_OVERRIDE_S0",
        "offset": "0x01100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ARQOS_OVERRIDE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "ARQOS value override for the slave interface"
          }
        ],
        "description": "Read Channel QoS Value Override Register for slave interface x"
      },
      {
        "type": "register",
        "name": "CCI500_WR_CHAN_QOS_OVERRIDE_S0",
        "offset": "0x01104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AWQOS_OVERRIDE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "AWQOS value override for the slave interface"
          }
        ],
        "description": "Write Channel QoS Value Override slave interface x"
      },
      {
        "type": "register",
        "name": "CCI500_MAX_OT_S0",
        "offset": "0x01110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MAX_OT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "The maximum number of OTs for the\ninterface. This is a combined issuing limit. It\nrepresents the maximum number of\ntransactions that the upstream master can\nissue when the AR and AW channels are\nconsidered as one issuing source."
          }
        ],
        "description": "Maximum Outstanding Transactions Registers"
      },
      {
        "type": "register",
        "name": "CCI500_SNOOP_CTRL_S1",
        "offset": "0x02000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SUPPORT_DVMS",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Slave interface supports DVM messages. This\nis overridden to 0x0 if you set the\nControl Override Register bit[1]"
          },
          {
            "name": "SUPPORT_SNOOPS",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Slave interface supports snoop requests. This\nis overridden to 0x0 if you set the\nControl Override Register bit[0]"
          },
          {
            "name": "RESERVED",
            "bit_range": "29:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENABLE_DVMS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable issuing of DVM message requests from\nthis slave interface.\nRAZ/WI for interfaces not supporting DVM\nmessages:\n0b0: Disable DVM message requests.\n0b1: Enable DVM message requests."
          },
          {
            "name": "ENABLE_SNOOPS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable issuing of snoop requests from this\nslave interface.\nRAZ/WI for interfaces not supporting snoops:\n0b0: Disable snoop requests.\n0b1: Enable snoop requests."
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "CCI500_SHAREABLE_OVERRIDE_S1",
        "offset": "0x02004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DOMAIN_OVERRIDE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Shareable override for slave interface:\n0b00-0b01: Do not override AxDOMAIN\ninputs.\n0b10: Override AxDOMAIN  inputs to 0b00,\nmeaning that all\ntransactions are treated as non-shareable:\nReadOnce becomes ReadNoSnoop.\nWriteUnique and WriteLineUnique become\nWriteNoSnoop.\nCleanShared, CleanInvalid, and\nMakeInvalid transactions do not generate\nsnoops.\n0b11 Override AxDOMAIN  inputs to 0b01,\nmeaning that all Normal\ntransactions are treated as shareable:\nReadNoSnoop becomes ReadOnce.\nWriteNoSnoop becomes WriteUnique.\nCleanShared, CleanInvalid, and MakeInvalid\ntransactions generate snoops"
          }
        ],
        "description": "Shareable Override Register"
      },
      {
        "type": "register",
        "name": "CCI500_RD_CHAN_QOS_OVERRIDE_S1",
        "offset": "0x02100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ARQOS_OVERRIDE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "ARQOS value override for the slave interface"
          }
        ],
        "description": "Read Channel QoS Value Override Register for slave interface x"
      },
      {
        "type": "register",
        "name": "CCI500_WR_CHAN_QOS_OVERRIDE_S1",
        "offset": "0x02104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AWQOS_OVERRIDE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "AWQOS value override for the slave interface"
          }
        ],
        "description": "Write Channel QoS Value Override slave interface x"
      },
      {
        "type": "register",
        "name": "CCI500_MAX_OT_S1",
        "offset": "0x02110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MAX_OT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "The maximum number of OTs for the\ninterface. This is a combined issuing limit. It\nrepresents the maximum number of\ntransactions that the upstream master can\nissue when the AR and AW channels are\nconsidered as one issuing source."
          }
        ],
        "description": "Maximum Outstanding Transactions Registers"
      },
      {
        "type": "register",
        "name": "CCI500_SLAVE_INTERFACE_MONITOR_S0",
        "offset": "0x90000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OUTSTANDING_SNOOPS",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding snoop requests or\nDVM messages. From request handshake to\nresponse or snoop data for a hit."
          },
          {
            "name": "OUTSTANDING_WRITES",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding write transactions.\nFrom request handshake to response for ACE\nLite interfaces or WACK  for ACE interfaces."
          },
          {
            "name": "OUTSTANDING_READS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding read transactions.\nFrom request\nhandshake to response or RACK for ACE\ninterfaces."
          },
          {
            "name": "STALLED_CD_CHANNEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the CD channel.\nCDVALID  is HIGH.\nCDREADY  is LOW.\nACE slave only."
          },
          {
            "name": "STALLED_CR_CHANNEL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the CR channel.\nCRVALID  is HIGH.\nCRREADY  is LOW."
          },
          {
            "name": "STALLED_AC_CHANNEL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AC channel.\nACVALID  is HIGH.\nACREADY  is LOW."
          },
          {
            "name": "STALLED_B_CHANNEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the B channel. BVALID\nis HIGH\nBREADY  is LOW."
          },
          {
            "name": "STALLED_W_CHANNEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the W channel.\nWVALID  is HIGH.\nWREADY  is LOW."
          },
          {
            "name": "STALLED_AW_CHANNEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AW channel.\nAWVALID  is HIGH.\nAWREADY  is LOW."
          },
          {
            "name": "STALLED_R_CHANNEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the R channel.\nRVALID  is HIGH.\nRREADY  is LOW."
          },
          {
            "name": "STALLED_AR_CHANNEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AR\nchannel.ARVALID  is HIGH. ARREADY  is\nLOW."
          }
        ],
        "description": "Slave Interface Monitor Registers"
      },
      {
        "type": "register",
        "name": "CCI500_SLAVE_INTERFACE_MONITOR_S1",
        "offset": "0x90004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OUTSTANDING_SNOOPS",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding snoop requests or\nDVM messages. From request handshake to\nresponse or snoop data for a hit."
          },
          {
            "name": "OUTSTANDING_WRITES",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding write transactions.\nFrom request handshake to response for ACE\nLite interfaces or WACK  for ACE interfaces."
          },
          {
            "name": "OUTSTANDING_READS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding read transactions.\nFrom request\nhandshake to response or RACK for ACE\ninterfaces."
          },
          {
            "name": "STALLED_CD_CHANNEL",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the CD channel.\nCDVALID  is HIGH.\nCDREADY  is LOW.\nACE slave only."
          },
          {
            "name": "STALLED_CR_CHANNEL",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the CR channel.\nCRVALID  is HIGH.\nCRREADY  is LOW."
          },
          {
            "name": "STALLED_AC_CHANNEL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AC channel.\nACVALID  is HIGH.\nACREADY  is LOW."
          },
          {
            "name": "STALLED_B_CHANNEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the B channel. BVALID\nis HIGH\nBREADY  is LOW."
          },
          {
            "name": "STALLED_W_CHANNEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the W channel.\nWVALID  is HIGH.\nWREADY  is LOW."
          },
          {
            "name": "STALLED_AW_CHANNEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AW channel.\nAWVALID  is HIGH.\nAWREADY  is LOW."
          },
          {
            "name": "STALLED_R_CHANNEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the R channel.\nRVALID  is HIGH.\nRREADY  is LOW."
          },
          {
            "name": "STALLED_AR_CHANNEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AR\nchannel.ARVALID  is HIGH. ARREADY  is\nLOW."
          }
        ],
        "description": "Slave Interface Monitor Registers"
      },
      {
        "type": "register",
        "name": "CCI500_MASTER_INTERFACE_MONITOR_M0",
        "offset": "0x90100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OUTSTANDING_WRITES",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding write transactions.\nFrom request handshake to response."
          },
          {
            "name": "OUTSTANDING_READS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding read transactions.\nFrom request handshake to response."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STALLED_B_CHANNEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the B channel. BVALID\nis HIGH BREADY  is LOW."
          },
          {
            "name": "STALLED_W_CHANNEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the W channel.\nWVALID  is HIGH.\nWREADY  is LOW."
          },
          {
            "name": "STALLED_AW_CHANNEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AW channel.\nAWVALID  is HIGH.\nAWREADY  is LOW."
          },
          {
            "name": "STALLED_R_CHANNEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the R channel.\nRVALID  is HIGH.\nRREADY  is LOW."
          },
          {
            "name": "STALLED_AR_CHANNEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AR\nchannel.ARVALID  is HIGH. ARREADY  is\nLOW"
          }
        ],
        "description": "Master Interface Monitor Registers"
      },
      {
        "type": "register",
        "name": "CCI500_MASTER_INTERFACE_MONITOR_M1",
        "offset": "0x90104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OUTSTANDING_WRITES",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding write transactions.\nFrom request handshake to response."
          },
          {
            "name": "OUTSTANDING_READS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Number of outstanding read transactions.\nFrom request handshake to response."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STALLED_B_CHANNEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the B channel. BVALID\nis HIGH BREADY  is LOW."
          },
          {
            "name": "STALLED_W_CHANNEL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the W channel.\nWVALID  is HIGH.\nWREADY  is LOW."
          },
          {
            "name": "STALLED_AW_CHANNEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AW channel.\nAWVALID  is HIGH.\nAWREADY  is LOW."
          },
          {
            "name": "STALLED_R_CHANNEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the R channel.\nRVALID  is HIGH.\nRREADY  is LOW."
          },
          {
            "name": "STALLED_AR_CHANNEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "A transfer is stalled on the AR\nchannel.ARVALID  is HIGH. ARREADY  is\nLOW"
          }
        ],
        "description": "Master Interface Monitor Registers"
      }
    ],
    "name": "CCI500",
    "summary": [
      {
        "name": "CCI500_SYS_CTRL",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Control Override Register"
      },
      {
        "name": "CCI500_SECURE_CTRL",
        "offset": "0x00008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Secure Access Register"
      },
      {
        "name": "CCI500_STATUS",
        "offset": "0x0000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Status Register"
      },
      {
        "name": "CCI500_ERROR_STATUS",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Imprecise Error Register"
      },
      {
        "name": "CCI500_PFMMON_CTRL",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Performance Monitor Control Register (PMCR)"
      },
      {
        "name": "CCI500_INTERFACE_MONITOR_CTRL",
        "offset": "0x00104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Snoop Control Register for slave interface x"
      },
      {
        "name": "CCI500_SNOOP_CTRL_S0",
        "offset": "0x01000",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "CCI500_SHAREABLE_OVERRIDE_S0",
        "offset": "0x01004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Shareable Override Register"
      },
      {
        "name": "CCI500_RD_CHAN_QOS_OVERRIDE_S0",
        "offset": "0x01100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Read Channel QoS Value Override Register for slave interface x"
      },
      {
        "name": "CCI500_WR_CHAN_QOS_OVERRIDE_S0",
        "offset": "0x01104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Write Channel QoS Value Override slave interface x"
      },
      {
        "name": "CCI500_MAX_OT_S0",
        "offset": "0x01110",
        "size": "W",
        "reset": "0x00000000",
        "description": "Maximum Outstanding Transactions Registers"
      },
      {
        "name": "CCI500_SNOOP_CTRL_S1",
        "offset": "0x02000",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "CCI500_SHAREABLE_OVERRIDE_S1",
        "offset": "0x02004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Shareable Override Register"
      },
      {
        "name": "CCI500_RD_CHAN_QOS_OVERRIDE_S1",
        "offset": "0x02100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Read Channel QoS Value Override Register for slave interface x"
      },
      {
        "name": "CCI500_WR_CHAN_QOS_OVERRIDE_S1",
        "offset": "0x02104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Write Channel QoS Value Override slave interface x"
      },
      {
        "name": "CCI500_MAX_OT_S1",
        "offset": "0x02110",
        "size": "W",
        "reset": "0x00000000",
        "description": "Maximum Outstanding Transactions Registers"
      },
      {
        "name": "CCI500_SLAVE_INTERFACE_MONITOR_S0",
        "offset": "0x90000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Slave Interface Monitor Registers"
      },
      {
        "name": "CCI500_SLAVE_INTERFACE_MONITOR_S1",
        "offset": "0x90004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Slave Interface Monitor Registers"
      },
      {
        "name": "CCI500_MASTER_INTERFACE_MONITOR_M0",
        "offset": "0x90100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Master Interface Monitor Registers"
      },
      {
        "name": "CCI500_MASTER_INTERFACE_MONITOR_M1",
        "offset": "0x90104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Master Interface Monitor Registers"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "PI_REG_0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_VERSION",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Holds the PI version number."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_DRAM_CLASS",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the mode of operation of the PI.\n4'b0110: DDR3\n4'b0111: LPDDR3\n4'b1011: LPDDR4\nother value: reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_START",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Initiates command processing in the PI. Set to 1 to initiate."
          }
        ],
        "description": "DDR PHY Independent Register 0"
      },
      {
        "type": "register",
        "name": "PI_REG_1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TCMP_GAP",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM timing in DFI clock cycles. Specifies the minimum\ngap between two commands. Used for guarding the timing from the\nlast command of DDR controller and the first command of PI when\nDDR controller passes the control of the DFI bus to the PI."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_INIT_LVL_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the initial leveling sequence after PI initialization\nprocedure. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_NORMAL_LVL_SEQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the PI strategy that PI must finish all the pending leveling\nbefore it releases the DFI bus."
          }
        ],
        "description": "DDR PHY Independent Register 1"
      },
      {
        "type": "register",
        "name": "PI_REG_2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYMSTR_MAX_F0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phymstr_req following the assertion\nof dfi_phymstr_ack can be asserted. If programmed to a non-zero,\na timing violation causes an interrupt and bit0 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 2"
      },
      {
        "type": "register",
        "name": "PI_REG_3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_PHYMSTR_RESP_F0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_phymstr_req assertion and a\ndfi_phymstr_ack assertion. If programmed to a non-zero, a timing\nviolation causes an interrupt and bit1 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 3"
      },
      {
        "type": "register",
        "name": "PI_REG_4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYMSTR_MAX_F1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phymstr_req following the assertion\nof dfi_phymstr_ack can be asserted. If programmed to a non-zero,\na timing violation causes an interrupt and bit0 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 4"
      },
      {
        "type": "register",
        "name": "PI_REG_5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_PHYMSTR_RESP_F1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_phymstr_req assertion and a\ndfi_phymstr_ack assertion. If programmed to a non-zero, a timing\nviolation causes an interrupt and bit1 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 5"
      },
      {
        "type": "register",
        "name": "PI_REG_6",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYMSTR_MAX_F2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phymstr_req following the assertion\nof dfi_phymstr_ack can be asserted. If programmed to a non-zero,\na timing violation causes an interrupt and bit0 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 6"
      },
      {
        "type": "register",
        "name": "PI_REG_7",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_RESP_F0",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_phyupd_req assertion and a\ndfi_phyupd_ack assertion. If programmed to a non-zero, a timing\nviolation causes an interrupt and bit8 set in the\nPI_REG_193.pi_update_error_status parameter and bit8 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_PHYMSTR_RESP_F2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_phymstr_req assertion and a\ndfi_phymstr_ack assertion. If programmed to a non-zero, a timing\nviolation causes an interrupt and bit1 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 7"
      },
      {
        "type": "register",
        "name": "PI_REG_8",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE0_F0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit4 set in the\nPI_REG_193.pi_update_error_status parameter and bit4 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 8"
      },
      {
        "type": "register",
        "name": "PI_REG_9",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE1_F0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit5 set in the\nPI_REG_193.pi_update_error_status parameter and bit5 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 9"
      },
      {
        "type": "register",
        "name": "PI_REG_10",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE2_F0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit6 set in the\nPI_REG_193.pi_update_error_status parameter and bit6 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 10"
      },
      {
        "type": "register",
        "name": "PI_REG_11",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE3_F0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit7 set in the\nPI_REG_193.pi_update_error_status parameter and bit7 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f0 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 11"
      },
      {
        "type": "register",
        "name": "PI_REG_12",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_PHYUPD_RESP_F1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_phyupd_req assertion and a\ndfi_phyupd_ack assertion. If programmed to a non-zero, a timing\nviolation causes an interrupt and bit8 set in the\nPI_REG_193.pi_update_error_status parameter and bit8 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 12"
      },
      {
        "type": "register",
        "name": "PI_REG_13",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE0_F1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit4 set in the\nPI_REG_193.pi_update_error_status parameter and bit4 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 13"
      },
      {
        "type": "register",
        "name": "PI_REG_14",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE1_F1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit5 set in the\nPI_REG_193.pi_update_error_status parameter and bit5 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 14"
      },
      {
        "type": "register",
        "name": "PI_REG_15",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE2_F1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit6 set in the\nPI_REG_193.pi_update_error_status parameter and bit6 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 15"
      },
      {
        "type": "register",
        "name": "PI_REG_16",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE3_F1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit7 set in the\nPI_REG_193.pi_update_error_status parameter and bit7 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f1 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 16"
      },
      {
        "type": "register",
        "name": "PI_REG_17",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_PHYUPD_RESP_F2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_phyupd_req assertion and a\ndfi_phyupd_ack assertion. If programmed to a non-zero, a timing\nviolation causes an interrupt and bit8 set in the\nPI_REG_193.pi_update_error_status parameter and bit8 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 17"
      },
      {
        "type": "register",
        "name": "PI_REG_18",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE0_F2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit4 set in the\nPI_REG_193.pi_update_error_status parameter and bit4 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 18"
      },
      {
        "type": "register",
        "name": "PI_REG_19",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE1_F2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit5 set in the\nPI_REG_193.pi_update_error_status parameter and bit5 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 19"
      },
      {
        "type": "register",
        "name": "PI_REG_20",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE2_F2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit6 set in the\nPI_REG_193.pi_update_error_status parameter and bit6 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 20"
      },
      {
        "type": "register",
        "name": "PI_REG_21",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_PHYUPD_TYPE3_F2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks),\nthe maximum cycles that dfi_phyupd_req can assert after\ndfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a\nnon-zero, a timing violation causes an interrupt and bit7 set in the\nPI_REG_193.pi_update_error_status parameter and bit7 set in the\nPI_REG_22.pi_control_error_status parameter. The suffix f2 of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 21"
      },
      {
        "type": "register",
        "name": "PI_REG_22",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00010000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_EXIT_AFTER_INIT_CALVL",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x1",
            "description": "Releases the DFI bus after complete initialization CA training and\nrequests DFI bus again for the remaining initialization training. The\nDFI bus release is for the controller to issue MRW/ZQ after the PI\ncompletes initialization CA leveling, based on the JEDEC protocol\nrequirement."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CONTROL_ERROR_STATUS",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Identifies the source of any pi_control phyupd_req/\nphylvl_req_cs_n errors. Value of 1 indicates a timing violation of\nthe associated timing parameter\nBit 8: pi_control triggered phyupd_resp_error.\nBit 7: pi_control triggered phyupd_type3_error.\nBit 6: pi_control triggered phyupd_type2_error.\nBit 5: pi_control triggered phyupd_type1_error.\nBit 4: pi_control triggered phyupd_type0_error.\nBit 3: phylvl_resp_error.\nBit 2: phylvl_max_error.\nBit 1: phymstr_resp_error.\nBit 0: phymstr_max_error."
          }
        ],
        "description": "DDR PHY Independent Register 22"
      },
      {
        "type": "register",
        "name": "PI_REG_23",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_FREQ_MAP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "User indicates all the supported working frequencies. Each bit\nrepresents one supported frequency."
          }
        ],
        "description": "DDR PHY Independent Register 23"
      },
      {
        "type": "register",
        "name": "PI_REG_24",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000100",
        "bit_ranges": [
          {
            "name": "PI_POWER_ON_SEQ_END_ARRAY",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the step that is the last step of the power-on sequence."
          },
          {
            "name": "PI_POWER_ON_SEQ_BYPASS_ARRAY",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the bypassed steps of power on sequence."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_INIT_DFS_CALVL_ONLY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "Enables the initial leveling sequence loop that only CA training\nexecutes DFS."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_INIT_WORK_FREQ",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the initial work frequency after initialization and initial\nleveling sequence."
          }
        ],
        "description": "DDR PHY Independent Register 24"
      },
      {
        "type": "register",
        "name": "PI_REG_25",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ1_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 1."
          }
        ],
        "description": "DDR PHY Independent Register 25"
      },
      {
        "type": "register",
        "name": "PI_REG_26",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ1_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 1."
          }
        ],
        "description": "DDR PHY Independent Register 26"
      },
      {
        "type": "register",
        "name": "PI_REG_27",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ2_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 2."
          }
        ],
        "description": "DDR PHY Independent Register 27"
      },
      {
        "type": "register",
        "name": "PI_REG_28",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ2_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 2."
          }
        ],
        "description": "DDR PHY Independent Register 28"
      },
      {
        "type": "register",
        "name": "PI_REG_29",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ3_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 3."
          }
        ],
        "description": "DDR PHY Independent Register 29"
      },
      {
        "type": "register",
        "name": "PI_REG_30",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ3_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 3."
          }
        ],
        "description": "DDR PHY Independent Register 30"
      },
      {
        "type": "register",
        "name": "PI_REG_31",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ4_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 4."
          }
        ],
        "description": "DDR PHY Independent Register 31"
      },
      {
        "type": "register",
        "name": "PI_REG_32",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ4_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 4."
          }
        ],
        "description": "DDR PHY Independent Register 32"
      },
      {
        "type": "register",
        "name": "PI_REG_33",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ5_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 5."
          }
        ],
        "description": "DDR PHY Independent Register 33"
      },
      {
        "type": "register",
        "name": "PI_REG_34",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ5_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 5."
          }
        ],
        "description": "DDR PHY Independent Register 34"
      },
      {
        "type": "register",
        "name": "PI_REG_35",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ6_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 6."
          }
        ],
        "description": "DDR PHY Independent Register 35"
      },
      {
        "type": "register",
        "name": "PI_REG_36",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ6_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 6."
          }
        ],
        "description": "DDR PHY Independent Register 36"
      },
      {
        "type": "register",
        "name": "PI_REG_37",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ7_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 7."
          }
        ],
        "description": "DDR PHY Independent Register 37"
      },
      {
        "type": "register",
        "name": "PI_REG_38",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ7_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 7."
          }
        ],
        "description": "DDR PHY Independent Register 38"
      },
      {
        "type": "register",
        "name": "PI_REG_39",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ8_PAT",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined power-on sequence 8."
          }
        ],
        "description": "DDR PHY Independent Register 39"
      },
      {
        "type": "register",
        "name": "PI_REG_40",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQ8_PAT_MASK",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined command mask for power-on sequence 8."
          }
        ],
        "description": "DDR PHY Independent Register 40"
      },
      {
        "type": "register",
        "name": "PI_REG_41",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CS_MAP",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the chip selects that are active."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_RST_N",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "Indicates user request to reset the whole system except parameter\nDFFs. Set 0 to reset, set to 1 to release."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDT_DISABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Disables the watchdog caused by phymstr_req/phylvl_req_cs_n\nresponse error. Set 1 to disable."
          }
        ],
        "description": "DDR PHY Independent Register 41"
      },
      {
        "type": "register",
        "name": "PI_REG_42",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRR",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates DRAM TMRR value in cycles."
          },
          {
            "name": "PI_TDELAY_RDWR_2_BUS_IDLE_F2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the delay from read or write to bus idle. Recommended\nsetting is delay time from read command that issued to the last\nread data received. The suffix \"_f2\" of the parameter name is\nomitted when in non-DFS mode."
          },
          {
            "name": "PI_TDELAY_RDWR_2_BUS_IDLE_F1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the delay from read or write to bus idle. Recommended\nsetting is delay time from read command that issued to the last\nread data received. The suffix \"_f1\" of the parameter name is\nomitted when in non-DFS mode."
          },
          {
            "name": "PI_TDELAY_RDWR_2_BUS_IDLE_F0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the delay from read or write to bus idle. Recommended\nsetting is delay time from read command that issued to the last\nread data received. The suffix \"_f0\" of the parameter name is\nomitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 42"
      },
      {
        "type": "register",
        "name": "PI_REG_43",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLAT_F1",
            "bit_range": "28:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM WRLAT value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CASLAT_LIN_F0",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Sets latency from read command send to data receive from/to\ncontroller. Bit0 is half-cycle increment and the upper bits define\nmemory CAS latency for the controller. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ADDITIVE_LAT_F0",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM additive latency value in cycles. The suffix \"_f0\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLAT_F0",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM WRLAT value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 43"
      },
      {
        "type": "register",
        "name": "PI_REG_44",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ADDITIVE_LAT_F2",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM additive latency value in cycles. The suffix \"_f2\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLAT_F2",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM WRLAT value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CASLAT_LIN_F1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Sets latency from read command send to data receive from/to\ncontroller. Bit0 is half-cycle increment and the upper bits define\nmemory CAS latency for the controller. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ADDITIVE_LAT_F1",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM additive latency value in cycles. The suffix \"_f1\" of\nthe parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 44"
      },
      {
        "type": "register",
        "name": "PI_REG_45",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MCAREF_FORWARD_ONLY",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Pass mc auto refresh command to DRAM device, not generate\nauto-refresh by PI. It is recommended to set to 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_AREFRESH",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "Initiates auto-refresh at the end of the current burst boundary. Set\nto 1 to trigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_PREAMBLE_SUPPORT",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates selection of one or two-cycle preamble for read and write\nburst transfers."
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CASLAT_LIN_F2",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Sets latency from read command send to data receive from/to\ncontroller. Bit0 is half-cycle increment and the upper bits define\nmemory CAS latency for the controller. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 45"
      },
      {
        "type": "register",
        "name": "PI_REG_46",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TREF_F0",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM TREF value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TRFC_F0",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates DRAM TRFC value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 46"
      },
      {
        "type": "register",
        "name": "PI_REG_47",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TREF_F1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM TREF value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TRFC_F1",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates DRAM TRFC value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 47"
      },
      {
        "type": "register",
        "name": "PI_REG_48",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TREF_F2",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM TREF value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TRFC_F2",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates DRAM TRFC value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 48"
      },
      {
        "type": "register",
        "name": "PI_REG_49",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_LOAD",
            "bit_range": "24",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to load delays and execute software\nleveling. Set to 1 to trigger."
          },
          {
            "name": "PI_TREF_INTERVAL",
            "bit_range": "23:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the cycles between refreshes to different chip selects."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "DDR PHY Independent Register 49"
      },
      {
        "type": "register",
        "name": "PI_REG_50",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WRLVL_RESP_2",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates write leveling response for data slice 2."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WRLVL_RESP_1",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates write leveling response for data slice 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WRLVL_RESP_0",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates write leveling response for data slice 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_OP_DONE",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates signals that software leveling is currently in progress.\nValue of 1 indicates operation complete."
          }
        ],
        "description": "DDR PHY Independent Register 50"
      },
      {
        "type": "register",
        "name": "PI_REG_51",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_RDLVL_RESP_2",
            "bit_range": "25:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates read leveling response for data slice 2."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_RDLVL_RESP_1",
            "bit_range": "17:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates read leveling response for data slice 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_RDLVL_RESP_0",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates read leveling response for data slice 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WRLVL_RESP_3",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates write leveling response for data slice 3."
          }
        ],
        "description": "DDR PHY Independent Register 51"
      },
      {
        "type": "register",
        "name": "PI_REG_52",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_START",
            "bit_range": "24",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to initiate software leveling of type in the\nPI_REG_52.pi_sw_leveling_mode parameter. Set to 1 to trigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_LEVELING_MODE",
            "bit_range": "18:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the leveling operation for software leveling. Set to 3'b001\nfor write leveling, set to 3'b010 for read data eye training, set to\n3'b011 for read gate training, set to 3'b100 for ca training, set to\n3'b101 for WDQ training."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_CALVL_RESP_0",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates CA leveling response for data slice 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_RDLVL_RESP_3",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates read leveling response for data slice 3."
          }
        ],
        "description": "DDR PHY Independent Register 52"
      },
      {
        "type": "register",
        "name": "PI_REG_53",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WDQLVL_RESP_0",
            "bit_range": "25:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates WDQ leveling response for data slice 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_RD_SLICE_0",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling read command in WDQ training for data\nslice 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_WR_SLICE_0",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling write command in WDQ training for data\nslice 0."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_EXIT",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to exit software leveling. Set to 1 to exit."
          }
        ],
        "description": "DDR PHY Independent Register 53"
      },
      {
        "type": "register",
        "name": "PI_REG_54",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_WR_SLICE_2",
            "bit_range": "24",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling write command in WDQ training for data\nslice 2."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WDQLVL_RESP_1",
            "bit_range": "17:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates WDQ leveling response for data slice 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_RD_SLICE_1",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling read command in WDQ training for data\nslice 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_WR_SLICE_1",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling write command in WDQ training for data\nslice 1."
          }
        ],
        "description": "DDR PHY Independent Register 54"
      },
      {
        "type": "register",
        "name": "PI_REG_55",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_RD_SLICE_3",
            "bit_range": "24",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling read command in WDQ training for data\nslice 3."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_WR_SLICE_3",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling write command in WDQ training for data\nslice 3."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WDQLVL_RESP_2",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates WDQ leveling response for data slice 2."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_RD_SLICE_2",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling read command in WDQ training for data\nslice 2."
          }
        ],
        "description": "DDR PHY Independent Register 55"
      },
      {
        "type": "register",
        "name": "PI_REG_56",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_SM2_WR",
            "bit_range": "24",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling write command for stage 2."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_SM2_START",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling start command for stage 2."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WDQLVL_VREF",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates user-defined WDQ vref value in software leveling debug\nmode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_WDQLVL_RESP_3",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates WDQ leveling response for data slice 3."
          }
        ],
        "description": "DDR PHY Independent Register 56"
      },
      {
        "type": "register",
        "name": "PI_REG_57",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SRE_PERIOD_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the selfrefresh exit-triggered periodic leveling."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_DFS_PERIOD_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the DFS-triggered periodic leveling."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SEQUENTIAL_LVL_REQ",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to initiate the leveling sequence. Set to 1 to\ntrigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SWLVL_SM2_RD",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software leveling read command for stage 2."
          }
        ],
        "description": "DDR PHY Independent Register 57"
      },
      {
        "type": "register",
        "name": "PI_REG_58",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000100",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRL_DELAY_F1",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the\ndelay between a DFI command change and a memory command.\nThe suffix \"_f1\" of the parameter name is omitted when in non-DFS\nmode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRL_DELAY_F0",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the\ndelay between a DFI command change and a memory command.\nThe suffix \"_f0\" of the parameter name is omitted when in non-DFS\nmode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_16BIT_DRAM_CONNECT",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x1",
            "description": "Enables 16/32bit DRAM configuration.\n1'b1: 16-bit DRAM\n1'b0: 32-bit DRAM"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_DFI40_POLARITY",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Control polarity of dfi_wrdata_cs_n/dfi_rddata_cs_n generated by\nPI. It need match with that of controller's polarity. If controller's\ndfi_wrdata_cs_n/ dfi_rddata_cs_n is high active, pi_dfi40_polarity\nshould be 1, otherwise, it should be 0. If LPDDR4 connected, it is\nrecommended to set to 1 to match with latest DFI 4.0 protocol."
          }
        ],
        "description": "DDR PHY Independent Register 58"
      },
      {
        "type": "register",
        "name": "PI_REG_59",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WLDQSEN",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates delay from the issuing MRS to the first DQS strobe for\nwrite leveling."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_CS",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the target chip select for the write leveling operation that\nis initiated through the PI_REG_59.pi_wrlvl_req parameter."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_REQ",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to initiate write leveling. Set to 1 to trigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRL_DELAY_F2",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the\ndelay between a DFI command change and a memory command.\nThe suffix \"_f2\" of the parameter name is omitted when in non-DFS\nmode."
          }
        ],
        "description": "DDR PHY Independent Register 59"
      },
      {
        "type": "register",
        "name": "PI_REG_60",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_WRLVL_INTERVAL",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates the number of long count sequences that are counted\nbetween automatic write leveling commands."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_EN",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the PI write leveling module.\nBit1 represents the support when non-initialization.\nBit0 represents the support when initialization.\nSet to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WLMRD",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates delay from the issuing MRS to the first write leveling\nstrobe."
          }
        ],
        "description": "DDR PHY Independent Register 60"
      },
      {
        "type": "register",
        "name": "PI_REG_61",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_ROTATE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables rotational chip select for interval write leveling. Set to 1 for\nrotating chip select."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_RESP_MASK",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates mask for the dfi_wrlvl_resp signal during write leveling."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_ON_SREF_EXIT",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables automatic write leveling on a self-refresh exit. Set to 1 to\nenable."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_PERIODIC",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the use of the dfi_lvl_periodic signal during write leveling.\nSet to 1 to enable."
          }
        ],
        "description": "DDR PHY Independent Register 61"
      },
      {
        "type": "register",
        "name": "PI_REG_62",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_WRLVL_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tWRLVL_EN timing parameter (in DFI clocks), the\nminimum cycles from a dfi_wrlvl_en assertion to the first\ndfi_wrlvl_strobe assertion."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_ERROR_STATUS",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Holds the error that is associated with the write level error\ninterrupt. Bit0 set indicates a PI_REG_65.pi_tdfi_wrlvl_max\nparameter violation and bit1 set indicates a\nPI_REG_64.pi_tdfi_wrlvl_resp parameter violation."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_CS_MAP",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the chip select map for write leveling operations.\nBit0 controls cs0, bit1 controls cs1. Set each bit to 1 to enable chip\nfor write leveling."
          }
        ],
        "description": "DDR PHY Independent Register 62"
      },
      {
        "type": "register",
        "name": "PI_REG_63",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_WRLVL_WW",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tWRLVL_WW timing parameter (in DFI clocks), the\nminimum cycles between dfi_wrlvl_strobe assertions."
          }
        ],
        "description": "DDR PHY Independent Register 63"
      },
      {
        "type": "register",
        "name": "PI_REG_64",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_WRLVL_RESP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tWRLVL_RESP timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_wrlvl_req assertion and a\ndfi_wrlvl_en assertion."
          }
        ],
        "description": "DDR PHY Independent Register 64"
      },
      {
        "type": "register",
        "name": "PI_REG_65",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_WRLVL_MAX",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tWRLVL_MAX timing parameter (in DFI clocks), the\nmaximum cycles between a dfi_wrlvl_en assertion and a valid\ndfi_wrlvl_resp."
          }
        ],
        "description": "DDR PHY Independent Register 65"
      },
      {
        "type": "register",
        "name": "PI_REG_66",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TODTL_2CMD_F0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM delay from an ODT de-assertion to the next\nnon-write, non-read command. The suffix \"_f0\" of the parameter\nname is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WRLVL_STROBE_NUM",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the write leveling strobe number in LPDDR4."
          }
        ],
        "description": "DDR PHY Independent Register 66"
      },
      {
        "type": "register",
        "name": "PI_REG_67",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TODTL_2CMD_F2",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DRAM delay from an ODT de-assertion to the next\nnon-write, non-read command. The suffix \"_f2\" of the parameter\nname is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x00",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_EN_F1",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables support of DRAM ODT. When enabled, PI asserts and\nde-asserts ODT output to DRAM as needed. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TODTL_2CMD_F1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM delay from an ODT de-assertion to the next\nnon-write, non-read command. The suffix \"_f1\" of the parameter\nname is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_EN_F0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables support of DRAM ODT. When enabled, PI asserts and\nde-asserts ODT output to DRAM as needed. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 67"
      },
      {
        "type": "register",
        "name": "PI_REG_68",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_RD_MAP_CS0",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Determines the chip(s) that have termination when a read occurs\non chip select 0. Set bit X to enable termination on csX when cs0 is\nperforming a read."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TODTH_RD",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DRAM minimum ODT high time after an ODT assertion\nfor a read command."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TODTH_WR",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DRAM minimum ODT high time after an ODT assertion\nfor a write command."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_EN_F2",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables support of DRAM ODT. When enabled, PI asserts and\nde-asserts ODT output to DRAM as needed. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 68"
      },
      {
        "type": "register",
        "name": "PI_REG_69",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_WR_MAP_CS1",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Determines the chip(s) that have termination when a write occurs\non chip select 1. Set bit X to enable termination on csX when cs1 is\nperforming a write."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_RD_MAP_CS1",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Determines the chip(s) that have termination when a read occurs\non chip select 1. Set bit X to enable termination on csX when cs1 is\nperforming a read."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODT_WR_MAP_CS0",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Determines the chip(s) that have termination when a write occurs\non chip select 0. Set bit X to enable termination on csX when cs0 is\nperforming a write."
          }
        ],
        "description": "DDR PHY Independent Register 69"
      },
      {
        "type": "register",
        "name": "PI_REG_70",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_EN_ODT_ASSERT_EXCEPT_RD",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables controller to assert ODT at all times except during reads.\nAssumes a single ODT pin is connected. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "DDR PHY Independent Register 70"
      },
      {
        "type": "register",
        "name": "PI_REG_71",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TODTON_MIN_F1",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the point in time when the device termination circuit leaves\nHigh-Z and ODT resistance begins to turn on. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODTLON_F1",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the latency from a CAS-2 command to the tODTon\nreference. The suffix \"_f1\" of the parameter name is omitted when\nin non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TODTON_MIN_F0",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the point in time when the device termination circuit leaves\nHigh-Z and ODT resistance begins to turn on. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODTLON_F0",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the latency from a CAS-2 command to the tODTon\nreference. The suffix \"_f0\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 71"
      },
      {
        "type": "register",
        "name": "PI_REG_72",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WR_TO_ODTH_F1",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM Write command to ODT set in cycles. The suffix\n\"_f1\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WR_TO_ODTH_F0",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM Write command to ODT set in cycles. The suffix\n\"_f0\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TODTON_MIN_F2",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the point in time when the device termination circuit leaves\nHigh-Z and ODT resistance begins to turn on. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ODTLON_F2",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the latency from a CAS-2 command to the tODTon\nreference. The suffix \"_f2\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 72"
      },
      {
        "type": "register",
        "name": "PI_REG_73",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RD_TO_ODTH_F2",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM Read command to ODT set in cycles. The suffix\n\"_f2\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RD_TO_ODTH_F1",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM Read command to ODT set in cycles. The suffix\n\"_f1\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RD_TO_ODTH_F0",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM Read command to ODT set in cycles. The suffix\n\"_f0\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WR_TO_ODTH_F2",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DRAM Write command to ODT set in cycles. The suffix\n\"_f2\" of the parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 73"
      },
      {
        "type": "register",
        "name": "PI_REG_74",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_CS",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the target chip select for the data eye training operation\nthat is initiated through the PI_REG_74.pi_rdlvl_req parameter or\nthe gate training operation that is initiated through the\nPI_REG_74.pi_rdlvl_gate_req parameter."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_REQ",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to initiate gate training. Set to 1 to trigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_REQ",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to initiate data eye training. Set to 1 to\ntrigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ADDRESS_MIRRORING",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the chip selects that support address mirroring. Bit0\ncontrols cs0, bit1 controls cs1. Set each bit to 1 to enable."
          }
        ],
        "description": "DDR PHY Independent Register 74"
      },
      {
        "type": "register",
        "name": "PI_REG_75",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_ON_SREF_EXIT",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables automatic data eye training on a self-refresh exit. Set to 1\nto enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_PERIODIC",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the use of the dfi_lvl_periodic signal during data eye\ntraining. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_SEQ_EN",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the pattern, format and MPR for gate training."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_SEQ_EN",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the pattern, format, and MPR for data eye training."
          }
        ],
        "description": "DDR PHY Independent Register 75"
      },
      {
        "type": "register",
        "name": "PI_REG_76",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_ROTATE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables rotational chip select for interval data eye training. Set to 1\nfor rotating CS."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_ON_SREF_EXIT",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables automatic gate training on a self-refresh exit. Set to 1 to\nenable."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_PERIODIC",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the use of the dfi_lvl_periodic signal during gate training.\nSet to 1 to enable."
          }
        ],
        "description": "DDR PHY Independent Register 76"
      },
      {
        "type": "register",
        "name": "PI_REG_77",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_CS_MAP",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the chip select map for gate training operations. Bit0\ncontrols cs0, bit1 controls cs1. Set each bit to 1 to enable chip for\ngate training."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_CS_MAP",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the chip select map for data eye training operations. Bit0\ncontrols cs0, bit1 controls cs1. Set each bit to 1 to enable chip for\ndata eye training."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_ROTATE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables rotational chip select for interval gate training. Set to 1 for\nrotating CS."
          }
        ],
        "description": "DDR PHY Independent Register 77"
      },
      {
        "type": "register",
        "name": "PI_REG_78",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_RDLVL_RR",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tRDLVL_RR timing parameter (in DFI clocks), the\nminimum cycles between read commands."
          }
        ],
        "description": "DDR PHY Independent Register 78"
      },
      {
        "type": "register",
        "name": "PI_REG_79",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_RDLVL_RESP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tRDLVL_RESP timing parameter (in DFI clocks), the\nmaximum cycles between a dfi_rdlvl_req or dfi_rdlvl_gate_req\nassertion and a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion."
          }
        ],
        "description": "DDR PHY Independent Register 79"
      },
      {
        "type": "register",
        "name": "PI_REG_80",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_EN",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the PI gate training module. Bit1 represents the support\nwhen non-initialization. Bit0 represents the support when\ninitialization. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_EN",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the PI data eye training module. Bit1 represents the\nsupport when non-initialization. Bit0 represents the support when\ninitialization. Set to 1 to enable."
          },
          {
            "name": "PI_TDFI_RDLVL_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tRDLVL_EN timing parameter (in DFI clocks), the\nminimum cycles from a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion\nto the first read or MRR."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_RESP_MASK",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates mask for the dfi_rdlvl_resp signal during data eye\ntraining."
          }
        ],
        "description": "DDR PHY Independent Register 80"
      },
      {
        "type": "register",
        "name": "PI_REG_81",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_RDLVL_MAX",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tRDLVL_MAX timing parameter (in DFI clocks), the\nmaximum cycles between a dfi_rdlvl_en or dfi_rdlvl_gate_en\nassertion and a valid dfi_rdlvl_resp."
          }
        ],
        "description": "DDR PHY Independent Register 81"
      },
      {
        "type": "register",
        "name": "PI_REG_82",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_INTERVAL",
            "bit_range": "23:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates the number of long count sequences that are counted\nbetween automatic data eye training commands."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_ERROR_STATUS",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Holds the error that is associated with the data eye training error or\ngate training error interrupt. The uppermost bit set indicates a\nPI_REG_79.pi_tdfi_rdlvl_resp parameter violation. The next\nuppermost bit set indicates a PI_REG_81.pi_tdfi_rdlvl_max\nparameter violation. Lower bits are reserved."
          }
        ],
        "description": "DDR PHY Independent Register 82"
      },
      {
        "type": "register",
        "name": "PI_REG_83",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_PATTERN_NUM",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the number of patterns that are supported in read leveling."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_PATTERN_START",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the start pattern in read leveling."
          },
          {
            "name": "PI_RDLVL_GATE_INTERVAL",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "The number of long count sequences that are counted between\nautomatic gate training commands."
          }
        ],
        "description": "DDR PHY Independent Register 83"
      },
      {
        "type": "register",
        "name": "PI_REG_84",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_GATE_STROBE_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the number of back-to-back MPC command in one read\nprocess in read gate training."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RDLVL_STROBE_NUM",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the number of back to back MPC command in one read\nprocess in read eye training."
          }
        ],
        "description": "DDR PHY Independent Register 84"
      },
      {
        "type": "register",
        "name": "PI_REG_85",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_LPDDR4_RDLVL_PATTERN_8",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined LPDDR4 read data pattern 8."
          }
        ],
        "description": "DDR PHY Independent Register 85"
      },
      {
        "type": "register",
        "name": "PI_REG_86",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_LPDDR4_RDLVL_PATTERN_9",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined LPDDR4 read data pattern 9."
          }
        ],
        "description": "DDR PHY Independent Register 86"
      },
      {
        "type": "register",
        "name": "PI_REG_87",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_LPDDR4_RDLVL_PATTERN_10",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined LPDDR4 read data pattern 10."
          }
        ],
        "description": "DDR PHY Independent Register 87"
      },
      {
        "type": "register",
        "name": "PI_REG_88",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_LPDDR4_RDLVL_PATTERN_11",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates user-defined LPDDR4 read data pattern 11."
          }
        ],
        "description": "DDR PHY Independent Register 88"
      },
      {
        "type": "register",
        "name": "PI_REG_89",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_RDLVL_ADJ_F1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the adjustment value for PHY read timing. The suffix \"_f1\"\nof the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_RDLVL_ADJ_F0",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the adjustment value for PHY read timing. The suffix \"_f0\"\nof the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_REG_DIMM_ENABLE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables registered DIMM operation. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_RD_PREAMBLE_TRAINING_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables read preamble training during data eye training. Set to 1 to\nenable."
          }
        ],
        "description": "DDR PHY Independent Register 89"
      },
      {
        "type": "register",
        "name": "PI_REG_90",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_WRLAT_ADJ_F1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the adjustment value for PHY write timing. The suffix\n\"_f1\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_WRLAT_ADJ_F0",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the adjustment value for PHY write timing. The suffix\n\"_f0\" of the parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_RDDATA_EN",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "Holds the calculated DFI tRDDATA_EN timing parameter (in DFI\nPHY clocks), the maximum cycles between a read command and a\ndfi_rddata_en assertion."
          },
          {
            "name": "PI_RDLVL_ADJ_F2",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the adjustment value for PHY read timing. The suffix \"_f2\"\nof the parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 90"
      },
      {
        "type": "register",
        "name": "PI_REG_91",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_WRCSLAT_F1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY\nclocks), the maximum cycles between a write command and a\ndfi_wrdata_cs_n assertion. The suffix \"_f1\" of the parameter name\nis omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_WRCSLAT_F0",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY\nclocks), the maximum cycles between a write command and a\ndfi_wrdata_cs_n assertion. The suffix \"_f0\" of the parameter name\nis omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_PHY_WRLAT",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "Holds the calculated DFI tPHY_WRLAT timing parameter (in DFI\nPHY clocks), the maximum cycles between a write command and a\ndfi_wrdata_en assertion."
          },
          {
            "name": "PI_WRLAT_ADJ_F2",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the adjustment value for PHY write timing. The suffix\n\"_f2\" of the parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 91"
      },
      {
        "type": "register",
        "name": "PI_REG_92",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_CS",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the target chip select for the CA training operation that is\ninitiated through the PI_REG_92.pi_calvl_req parameter."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_REQ",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates user request to initiate CA training. Set to 1 to trigger."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_PHY_WRDATA",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY\nclocks), the maximum cycles between a dfi_wrdata_en assertion\nand a dfi_wrdata signal."
          },
          {
            "name": "PI_TDFI_WRCSLAT_F2",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY\nclocks), the maximum cycles between a write command and a\ndfi_wrdata_cs_n assertion. The suffix \"_f2\" of the parameter name\nis omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 92"
      },
      {
        "type": "register",
        "name": "PI_REG_93",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_PERIODIC",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the use of the dfi_lvl_periodic signal during CA training. Set\nto 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_SEQ_EN",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the CA training patterns that are to be used. Set to 0 for\npattern 0 only, set to 1 for patterns 0 and 1, set to 2 for patterns 0,\n1, and 2, or set to 3 for all patterns."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "DDR PHY Independent Register 93"
      },
      {
        "type": "register",
        "name": "PI_REG_94",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_CALVL_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tCALVL_EN timing parameter (in DFI clocks), the\nminimum cycles between a dfi_calvl_en assertion and a dfi_cke\nde-assertion."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_CS_MAP",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Defines the chip select map for CA training operations. Bit0 controls\ncs0, bit1 controls cs1. Set each bit to 1 to enable chip for CA\ntraining."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_ROTATE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables rotational chip select for interval CA training. Set to 1 for\nrotating CS."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_ON_SREF_EXIT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables automatic CA training on a self-refresh exit. Set to 1 to\nenable."
          }
        ],
        "description": "DDR PHY Independent Register 94"
      },
      {
        "type": "register",
        "name": "PI_REG_95",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_CAPTURE_F0",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tCALVL_CAPTURE timing parameter (in DFI\nclocks), the minimum cycles between a calibration command and a\ndfi_calvl_capture pulse. The suffix \"_f0\" of the parameter name is\nomitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_CC_F0",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the\nminimum cycles between calibration commands. The suffix \"_f0\" of\nthe parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 95"
      },
      {
        "type": "register",
        "name": "PI_REG_96",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_CAPTURE_F1",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tCALVL_CAPTURE timing parameter (in DFI\nclocks), the minimum cycles between a calibration command and a\ndfi_calvl_capture pulse. The suffix \"_f1\" of the parameter name is\nomitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_CC_F1",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the\nminimum cycles between calibration commands. The suffix \"_f1\" of\nthe parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 96"
      },
      {
        "type": "register",
        "name": "PI_REG_97",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_CAPTURE_F2",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tCALVL_CAPTURE timing parameter (in DFI\nclocks), the minimum cycles between a calibration command and a\ndfi_calvl_capture pulse. The suffix \"_f2\" of the parameter name is\nomitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_CC_F2",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the\nminimum cycles between calibration commands. The suffix \"_f2\" of\nthe parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 97"
      },
      {
        "type": "register",
        "name": "PI_REG_98",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_CALVL_RESP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tCALVL_RESP timing parameter (in DFI clocks), the\nmaximum cycles between a dfi_calvl_req assertion and a\ndfi_calvl_en assertion."
          }
        ],
        "description": "DDR PHY Independent Register 98"
      },
      {
        "type": "register",
        "name": "PI_REG_99",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_CALVL_MAX",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tCALVL_MAX timing parameter (in DFI clocks), the\nmaximum cycles between a dfi_calvl_en assertion and a valid\ndfi_calvl_resp."
          }
        ],
        "description": "DDR PHY Independent Register 99"
      },
      {
        "type": "register",
        "name": "PI_REG_100",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_ERROR_STATUS",
            "bit_range": "17:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Holds the error that is associated with the CA training error\ninterrupt. Bit0 set indicates a PI_REG_98.pi_tdfi_calvl_resp\nparameter violation and bit1 set indicates a\nPI_REG_99.pi_tdfi_calvl_max parameter violation."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_EN",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables the PI CA training module. Bit1 represents the support\nwhen non-initialization. Bit0 represents the support when\ninitialization. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_RESP_MASK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates mask for the dfi_calvl_resp signal during CA training."
          }
        ],
        "description": "DDR PHY Independent Register 100"
      },
      {
        "type": "register",
        "name": "PI_REG_101",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCAMRD",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TCAMRD value in cycles."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCACKEL",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TCACKEL value in cycles."
          },
          {
            "name": "PI_CALVL_INTERVAL",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates the number of long count sequences that is counted\nbetween automatic CA training commands."
          }
        ],
        "description": "DDR PHY Independent Register 101"
      },
      {
        "type": "register",
        "name": "PI_REG_102",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCAENT_F0",
            "bit_range": "29:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM TCAENT value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRZ_F0",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRZ value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCACKEH",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TCACKEH value in cycles."
          }
        ],
        "description": "DDR PHY Independent Register 102"
      },
      {
        "type": "register",
        "name": "PI_REG_103",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRZ_F2",
            "bit_range": "28:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRZ value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCAENT_F1",
            "bit_range": "21:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM TCAENT value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRZ_F1",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRZ value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 103"
      },
      {
        "type": "register",
        "name": "PI_REG_104",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CA_TRAIN_VREF_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates whether to do VREF training during non-power-on-initial\nCA training or not. Set to 1 to go through the VREF from start-point\nfor non-power-on-initial CA training. Set to 0 to not update VREF\nfor non-power-on-initial CA training."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCAEXT",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TCAEXT value in cycles."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCAENT_F2",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates DRAM TCAENT value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 104"
      },
      {
        "type": "register",
        "name": "PI_REG_105",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TVREF_SHORT_F0",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates delay from dfi_calvl_strobe to next CMD (only\nparam_calvl_vref_stepsize change of the VREF). The suffix \"_f0\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CASEL_F0",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI tcalvl_ca_sel timing parameter. The suffix \"_f0\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CACSCA_F0",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI tcalvl_cs_ca timing parameter. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 105"
      },
      {
        "type": "register",
        "name": "PI_REG_106",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CASEL_F1",
            "bit_range": "28:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI tcalvl_ca_sel timing parameter. The suffix \"_f1\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CACSCA_F1",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI tcalvl_cs_ca timing parameter. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TVREF_LONG_F0",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates delay from dfi_calvl_strobe to next CMD (more than one\nparam_calvl_vref_stepsize Vref change). The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 106"
      },
      {
        "type": "register",
        "name": "PI_REG_107",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TVREF_LONG_F1",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates delay from dfi_calvl_strobe to next CMD (more than one\nparam_calvl_vref_stepsize Vref change). The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TVREF_SHORT_F1",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates delay from dfi_calvl_strobe to next CMD (only\nparam_calvl_vref_stepsize change of the VREF). The suffix \"_f1\" of\nthe parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 107"
      },
      {
        "type": "register",
        "name": "PI_REG_108",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TVREF_SHORT_F2",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates delay from dfi_calvl_strobe to next CMD (only\nparam_calvl_vref_stepsize change of the VREF). The suffix \"_f2\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CASEL_F2",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI tcalvl_ca_sel timing parameter. The suffix \"_f2\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CACSCA_F2",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI tcalvl_cs_ca timing parameter. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 108"
      },
      {
        "type": "register",
        "name": "PI_REG_109",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_VREF_INITIAL_STOP_POINT",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the end point of VREF for the Vref(ca) training\nvrefca_range, vref_ca_setting[5:0]"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_VREF_INITIAL_START_POINT",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the start point of VREF for the Vref (ca) training\nvrefca_range, vref_ca_setting[5:0]."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TVREF_LONG_F2",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates delay from dfi_calvl_strobe to next CMD (more than one\nparam_calvl_vref_stepsize Vref change). The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 109"
      },
      {
        "type": "register",
        "name": "PI_REG_110",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_INIT_START_MIN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the minimum number of DFI clocks before dfi_init_start\ncan be driven after a previous command or training event."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_VREF_DELTA",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the CA VREF adjustment for non-initial CA training."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_VREF_NORMAL_STEPSIZE",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the adjust step for the Vref(ca) training."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_VREF_INITIAL_STEPSIZE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the adjust step for the Vref(ca) training."
          }
        ],
        "description": "DDR PHY Independent Register 110"
      },
      {
        "type": "register",
        "name": "PI_REG_111",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_STROBE_F2",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates data setup for VREF training mode. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_STROBE_F1",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates data setup for VREF training mode. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CALVL_STROBE_F0",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates data setup for VREF training mode. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_INIT_COMPLETE_MIN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the minimum number of DFI clocks from\ndfi_init_complete to a command or training event."
          }
        ],
        "description": "DDR PHY Independent Register 111"
      },
      {
        "type": "register",
        "name": "PI_REG_112",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_INIT_START_F0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tINIT_START timing parameter (in DFI clocks), the\nmaximum number or cycles between a dfi_init_start assertion and\na dfi_init_complete de-assertion from the PHY. The suffix \"_f0\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_SW_CA_TRAIN_VREF",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the VREF value, which is set for software step-by-step CA\ntraining."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CALVL_STROBE_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the consecutive dfi_calvl_strobe number when updating\nthe CA VREF data."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCKCKEH",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates clock and command are valid before CKE HIGH."
          }
        ],
        "description": "DDR PHY Independent Register 112"
      },
      {
        "type": "register",
        "name": "PI_REG_113",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_INIT_START_F1",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tINIT_START timing parameter (in DFI clocks), the\nmaximum number or cycles between a dfi_init_start assertion and\na dfi_init_complete de-assertion from the PHY. The suffix \"_f1\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_INIT_COMPLETE_F0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_init_start de-assertion and a\ndfi_init_complete assertion from the PHY. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode"
          }
        ],
        "description": "DDR PHY Independent Register 113"
      },
      {
        "type": "register",
        "name": "PI_REG_114",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_INIT_START_F2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the DFI tINIT_START timing parameter (in DFI clocks), the\nmaximum number or cycles between a dfi_init_start assertion and\na dfi_init_complete de-assertion from the PHY. The suffix \"_f2\" of\nthe parameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TDFI_INIT_COMPLETE_F1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_init_start de-assertion and a\ndfi_init_complete assertion from the PHY. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode"
          }
        ],
        "description": "DDR PHY Independent Register 114"
      },
      {
        "type": "register",
        "name": "PI_REG_115",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_INIT_STARTORCOMPLETE_2_CLKDISABLE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the delay from deasserting of dfi_init_start or asserting of\ndfi_init_complete to deasserting of dfi_dram_clk_disable in DFI\nclock."
          },
          {
            "name": "PI_CLKDISABLE_2_INIT_START",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Defines the delay from the asserting of dfi_dram_clk_disable to the\nasserting of dfi_init_start in DFI clock."
          },
          {
            "name": "PI_TDFI_INIT_COMPLETE_F2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks),\nthe maximum cycles between a dfi_init_start de-assertion and a\ndfi_init_complete assertion from the PHY. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode"
          }
        ],
        "description": "DDR PHY Independent Register 115"
      },
      {
        "type": "register",
        "name": "PI_REG_116",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCKEHDQS_F1",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the DRAM timing TCKEHDQS, minimum delay from CKE\nhigh to strobe high impedance. The suffix \"_f1\" of the parameter\nname is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCKEHDQS_F0",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the DRAM timing TCKEHDQS, minimum delay from CKE\nhigh to strobe high impedance. The suffix \"_f0\" of the parameter\nname is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_REFRESH_BETWEEN_SEGMENT_DISABLE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Disables the refresh between CA first and second segment training.\nDefaut is set to 1."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_DRAM_CLK_DISABLE_DEASSERT_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates dfi_dram_clk_disable deassert following dfi_init_start\ndeassert or dfi_init_complete assert.\n1'b0: dfi_dram_clk_disable deassert following dfi_init_start\ndeassert.\n1'b1: dfi_dram_clk_disable deassert following dfi_init_complete\nassert."
          }
        ],
        "description": "DDR PHY Independent Register 116"
      },
      {
        "type": "register",
        "name": "PI_REG_117",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_BST_NUM",
            "bit_range": "18:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates burst number for MPC, the maximum FIFO for LPDDR4 is\n5."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_VREF_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates whether to do VREF training for non-initial WDQ leveling"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCKEHDQS_F2",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates the DRAM timing TCKEHDQS, minimum delay from CKE\nhigh to strobe high impedance. The suffix \"_f2\" of the parameter\nname is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 117"
      },
      {
        "type": "register",
        "name": "PI_REG_118",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_WDQLVL_RW",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Switches time from read to write."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_WDQLVL_WR",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Switches time from write to read."
          }
        ],
        "description": "DDR PHY Independent Register 118"
      },
      {
        "type": "register",
        "name": "PI_REG_119",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_VREF_INITIAL_START_POINT",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates write DQ training VREF start value."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_CS_MAP",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates map of chip selects that are included in write DQ training\nsequence."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_ROTATE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables write DQ training rotate for periodic training."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_RESP_MASK",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates write DQ training response mask."
          }
        ],
        "description": "DDR PHY Independent Register 119"
      },
      {
        "type": "register",
        "name": "PI_REG_120",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_VREF_DELTA",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the WDQ VREF adjustment for non-initial WDQ training."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_VERF_NORMAL_STEPSIZE",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates write DQ training VREF step size."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_VREF_INITIAL_STEPSIZE",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates write DQ training VREF step size."
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_VREF_INITIAL_STOP_POINT",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates write DQ training VREF stop value."
          }
        ],
        "description": "DDR PHY Independent Register 120"
      },
      {
        "type": "register",
        "name": "PI_REG_121",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_WDQLVL_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DFI timing param - enable to FIFO write."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_CS",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates write DQ training target chip select."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_REQ",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "Indicates software write DQ training request."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_PERIODIC",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables write DQ training periodic."
          }
        ],
        "description": "DDR PHY Independent Register 121"
      },
      {
        "type": "register",
        "name": "PI_REG_122",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_WDQLVL_RESP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates DFI timing param - req to enable."
          }
        ],
        "description": "DDR PHY Independent Register 122"
      },
      {
        "type": "register",
        "name": "PI_REG_123",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_WDQLVL_MAX",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Indicates DFI timing param - max enable to resp (PHY eval)."
          }
        ],
        "description": "DDR PHY Independent Register 123"
      },
      {
        "type": "register",
        "name": "PI_REG_124",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_ON_SREF_EXIT",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Issues a write DQ training command on self-refresh exit."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_EN",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates if write DQ leveling is enabled. Bit1 represents the\nsupport when non-initialization. Bit0 represents the support when\ninitialization."
          },
          {
            "name": "PI_WDQLVL_INTERVAL",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates write DQ train interval counter program value."
          }
        ],
        "description": "DDR PHY Independent Register 124"
      },
      {
        "type": "register",
        "name": "PI_REG_125",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MR1_DATA_F0_0",
            "bit_range": "23:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 1 for chip\nselect 0. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_WDQLVL_ERROR_STATUS",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Holds the error associated with the write DQ level error interrupt.\nBit0 set indicates a PI_REG_123.pi_tdfi_wdqlvl_max parameter\nviolation and bit1 set indicates a PI_REG_122.pi_tdfi_wdqlvl_resp\nparameter violation."
          }
        ],
        "description": "DDR PHY Independent Register 125"
      },
      {
        "type": "register",
        "name": "PI_REG_126",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR3_DATA_F0_0",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 3 for chip\nselect 0. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR2_DATA_F0_0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 2 for chip\nselect 0. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 126"
      },
      {
        "type": "register",
        "name": "PI_REG_127",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MR14_DATA_F0_0",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 14 for chip\nselect 0. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR12_DATA_F0_0",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 12 for chip\nselect 0. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR11_DATA_F0_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 11 for chip\nselect 0. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 127"
      },
      {
        "type": "register",
        "name": "PI_REG_128",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR2_DATA_F1_0",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 2 for chip\nselect 0. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR1_DATA_F1_0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 1 for chip\nselect 0. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 128"
      },
      {
        "type": "register",
        "name": "PI_REG_129",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR12_DATA_F1_0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 12 for chip\nselect 0. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR11_DATA_F1_0",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 11 for chip\nselect 0. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR3_DATA_F1_0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 3 for chip\nselect 0. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 129"
      },
      {
        "type": "register",
        "name": "PI_REG_130",
        "offset": "0x0208",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MR1_DATA_F2_0",
            "bit_range": "23:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 1 for chip\nselect 0. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR14_DATA_F1_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 14 for chip\nselect 0. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 130"
      },
      {
        "type": "register",
        "name": "PI_REG_131",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR3_DATA_F2_0",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 3 for chip\nselect 0. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR2_DATA_F2_0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 2 for chip\nselect 0. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 131"
      },
      {
        "type": "register",
        "name": "PI_REG_132",
        "offset": "0x0210",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR13_DATA_0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 13 for chip\nselect 0."
          },
          {
            "name": "PI_MR14_DATA_F2_0",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 14 for chip\nselect 0. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR12_DATA_F2_0",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 12 for chip\nselect 0. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR11_DATA_F2_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 11 for chip\nselect 0. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 132"
      },
      {
        "type": "register",
        "name": "PI_REG_133",
        "offset": "0x0214",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR2_DATA_F0_1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 2 for chip\nselect 1. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR1_DATA_F0_1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 1 for chip\nselect 1. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 133"
      },
      {
        "type": "register",
        "name": "PI_REG_134",
        "offset": "0x0218",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR12_DATA_F0_1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 12 for chip\nselect 1. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR11_DATA_F0_1",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 11 for chip\nselect 1. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR3_DATA_F0_1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 3 for chip\nselect 1. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 134"
      },
      {
        "type": "register",
        "name": "PI_REG_135",
        "offset": "0x021c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MR1_DATA_F1_1",
            "bit_range": "23:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 1 for chip\nselect 1. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR14_DATA_F0_1",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 14 for chip\nselect 1. The suffix \"_f0\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 135"
      },
      {
        "type": "register",
        "name": "PI_REG_136",
        "offset": "0x0220",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR3_DATA_F1_1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 3 for chip\nselect 1. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR2_DATA_F1_1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 2 for chip\nselect 1. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 136"
      },
      {
        "type": "register",
        "name": "PI_REG_137",
        "offset": "0x0224",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MR14_DATA_F1_1",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 14 for chip\nselect 1. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR12_DATA_F1_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 12 for chip\nselect 1. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR11_DATA_F1_1",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 11 for chip\nselect 1. The suffix \"_f1\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 137"
      },
      {
        "type": "register",
        "name": "PI_REG_138",
        "offset": "0x0228",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR2_DATA_F2_1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 2 for chip\nselect 1. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR1_DATA_F2_1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 1 for chip\nselect 1. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 138"
      },
      {
        "type": "register",
        "name": "PI_REG_139",
        "offset": "0x022c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_MR12_DATA_F2_1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 12 for chip\nselect 1. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR11_DATA_F2_1",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 11 for chip\nselect 1. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          },
          {
            "name": "PI_MR3_DATA_F2_1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Indicates data to program into memory mode register 3 for chip\nselect 1. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 139"
      },
      {
        "type": "register",
        "name": "PI_REG_140",
        "offset": "0x0230",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_MR13_DATA_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 13 for chip\nselect 0."
          },
          {
            "name": "PI_MR14_DATA_F2_1",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates data to program into memory mode register 14 for chip\nselect 1. The suffix \"_f2\" of the parameter name is omitted when in\nnon-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 140"
      },
      {
        "type": "register",
        "name": "PI_REG_155",
        "offset": "0x026c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_ROW_DIFF",
            "bit_range": "26:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the difference between the number of address pins\navailable and the number being used."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_BANK_DIFF",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates encoded number of banks on the DRAM(s)."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "DDR PHY Independent Register 155"
      },
      {
        "type": "register",
        "name": "PI_REG_156",
        "offset": "0x0270",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TFC_F1",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates the delay in PHY clock cycles from setting MR13.OP7 to\nany valid command. The suffix \"_f1\" of the parameter name is\nomitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TFC_F0",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates the delay in PHY clock cycles from setting MR13.OP7 to\nany valid command. The suffix \"_f0\" of the parameter name is\nomitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 156"
      },
      {
        "type": "register",
        "name": "PI_REG_157",
        "offset": "0x0274",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TRTP_F0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRTP value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCCD",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM CAS-to-CAS value in cycles."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TFC_F2",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Indicates the delay in PHY clock cycles from setting MR13.OP7 to\nany valid command. The suffix \"_f2\" of the parameter name is\nomitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 157"
      },
      {
        "type": "register",
        "name": "PI_REG_158",
        "offset": "0x0278",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TWR_F0",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TWR value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TWTR_F0",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TWTR value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TRCD_F0",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRCD value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TRP_F0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRP value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 158"
      },
      {
        "type": "register",
        "name": "PI_REG_159",
        "offset": "0x027c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TRAS_MIN_F0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRAS_MIN value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TRAS_MAX_F0",
            "bit_range": "16:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "Indicates DRAM TRAS_MAX value in cycles. The suffix \"_f0\" of\nparameter name will be omitted when non DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 159"
      },
      {
        "type": "register",
        "name": "PI_REG_160",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TMRW_F0",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRW value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRD_F0",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRD value in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCCDMW_F0",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates LPDDR4 DRAM TCCDMW in cycles. The suffix \"_f0\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDQSCK_MAX_F0",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates additional delay that is needed for tDQSCK. The suffix\n\"_f0\" of the parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 160"
      },
      {
        "type": "register",
        "name": "PI_REG_161",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TRCD_F1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRCD value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TRP_F1",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRP value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TRTP_F1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRTP value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TMOD_F0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates TMOD value in cycles. The suffix \"_f0\" of the parameter\nname is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 161"
      },
      {
        "type": "register",
        "name": "PI_REG_162",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TWR_F1",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TWR value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TWTR_F1",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TWTR value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 162"
      },
      {
        "type": "register",
        "name": "PI_REG_163",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TRAS_MIN_F1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRAS_MIN value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TRAS_MAX_F1",
            "bit_range": "16:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "Indicates DRAM TRAS_MAX value in cycles. The suffix \"_f1\" of\nparameter name will be omitted when non DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 163"
      },
      {
        "type": "register",
        "name": "PI_REG_164",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TMRW_F1",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRW value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRD_F1",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRD value in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCCDMW_F1",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates LPDDR4 DRAM TCCDMW in cycles. The suffix \"_f1\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDQSCK_MAX_F1",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates additional delay that is needed for tDQSCK. The suffix\n\"_f1\" of the parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 164"
      },
      {
        "type": "register",
        "name": "PI_REG_165",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TRCD_F2",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRCD value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TRP_F2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRP value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TRTP_F2",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRTP value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "PI_TMOD_F1",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates TMOD value in cycles. The suffix \"_f1\" of the parameter\nname is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 165"
      },
      {
        "type": "register",
        "name": "PI_REG_166",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TWR_F2",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TWR value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TWTR_F2",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TWTR value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 166"
      },
      {
        "type": "register",
        "name": "PI_REG_167",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TRAS_MIN_F2",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TRAS_MIN value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TRAS_MAX_F2",
            "bit_range": "16:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "Indicates DRAM TRAS_MAX value in cycles. The suffix \"_f2\" of\nparameter name will be omitted when non DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 167"
      },
      {
        "type": "register",
        "name": "PI_REG_168",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TMRW_F2",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRW value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMRD_F2",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates DRAM TMRD value in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TCCDMW_F2",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates LPDDR4 DRAM TCCDMW in cycles. The suffix \"_f2\" of the\nparameter name is omitted when in non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDQSCK_MAX_F2",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates additional delay that is needed for tDQSCK. The suffix\n\"_f2\" of the parameter name is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 168"
      },
      {
        "type": "register",
        "name": "PI_REG_169",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TMOD_F2",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates TMOD value in cycles. The suffix \"_f2\" of the parameter\nname is omitted when in non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 169"
      },
      {
        "type": "register",
        "name": "PI_REG_174",
        "offset": "0x02b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_INT_STATUS",
            "bit_range": "25:8",
            "attr": "RO",
            "reset": "0x00000",
            "description": "Indicates status of interrupt features in the PI."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "DDR PHY Independent Register 174"
      },
      {
        "type": "register",
        "name": "PI_REG_175",
        "offset": "0x02bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_INT_ACK",
            "bit_range": "17:0",
            "attr": "WO",
            "reset": "0x00000",
            "description": "Clears the corresponding interrupt bit of the\nPI_REG_174.pi_int_status parameter."
          }
        ],
        "description": "DDR PHY Independent Register 175"
      },
      {
        "type": "register",
        "name": "PI_REG_176",
        "offset": "0x02c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_INT_MASK",
            "bit_range": "17:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "Indicates mask for PI interrupt signals from the\nPI_REG_174.pi_int_status parameter."
          }
        ],
        "description": "DDR PHY Independent Register 176"
      },
      {
        "type": "register",
        "name": "PI_REG_186",
        "offset": "0x02e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_CTRLUPD_REQ_PER_AREF_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enables an automatic PI-initiated update (dfi_ctrlupd_req) after\nevery refresh. Set to 1 to enable."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_LONG_COUNT_MASK",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Reduces the length of the long counter from 1024 cycles. The only\nsupported values are 0x00 (1024 cycles), 0x10 (512 clocks), 0x18\n(256 clocks), 0x1C (128 clocks), 0x1E (64 clocks), and 0x1F (32\nclocks)."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_BSTLEN",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Indicates encoded burst length that is sent to DRAMs during\ninitialization. Set to 1 for BL2, set to 2 for BL4, or set to 3 for BL8."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "DDR PHY Independent Register 186"
      },
      {
        "type": "register",
        "name": "PI_REG_187",
        "offset": "0x02ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRLUPD_MAX_F0",
            "bit_range": "23:8",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks),\nthe maximum cycles that dfi_ctrlupd_req can be asserted. If\nprogrammed to a non-zero, a timing violation causes an interrupt\nand bit (1) set in the PI_REG_193.pi_update_error_status\nparameter. The suffix \"_f0\" of the parameter name is omitted when\nin non-DFS mode."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRLUPD_MIN",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Reports the DFI tCTRLUPD_MIN timing parameter (in DFI clocks),\nthe minimum cycles that dfi_ctrlupd_req must be asserted."
          }
        ],
        "description": "DDR PHY Independent Register 187"
      },
      {
        "type": "register",
        "name": "PI_REG_188",
        "offset": "0x02f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_CTRLUPD_INTERVAL_F0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI\nclocks), the maximum cycles between dfi_ctrlupd_req assertions.\nIf programmed to a non-zero, a timing violation causes an interrupt\nand bit0 set in the PI_REG_193.pi_update_error_status\nparameter. The suffix \"_f0\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 188"
      },
      {
        "type": "register",
        "name": "PI_REG_189",
        "offset": "0x02f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRLUPD_MAX_F1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks),\nthe maximum cycles that dfi_ctrlupd_req can be asserted. If\nprogrammed to a non-zero, a timing violation causes an interrupt\nand bit (1) set in the PI_REG_193.pi_update_error_status\nparameter. The suffix \"_f1\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 189"
      },
      {
        "type": "register",
        "name": "PI_REG_190",
        "offset": "0x02f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_CTRLUPD_INTERVAL_F1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI\nclocks), the maximum cycles between dfi_ctrlupd_req assertions.\nIf programmed to a non-zero, a timing violation causes an interrupt\nand bit0 set in the PI_REG_193.pi_update_error_status\nparameter. The suffix \"_f1\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 190"
      },
      {
        "type": "register",
        "name": "PI_REG_191",
        "offset": "0x02fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_TDFI_CTRLUPD_MAX_F2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks),\nthe maximum cycles that dfi_ctrlupd_req can be asserted. If\nprogrammed to a non-zero, a timing violation causes an interrupt\nand bit (1) set in the PI_REG_193.pi_update_error_status\nparameter. The suffix \"_f2\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 191"
      },
      {
        "type": "register",
        "name": "PI_REG_192",
        "offset": "0x0300",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PI_TDFI_CTRLUPD_INTERVAL_F2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI\nclocks), the maximum cycles between dfi_ctrlupd_req assertions.\nIf programmed to a non-zero, a timing violation causes an interrupt\nand bit0 set in the PI_REG_193.pi_update_error_status\nparameter. The suffix \"_f2\" of the parameter name is omitted when\nin non-DFS mode."
          }
        ],
        "description": "DDR PHY Independent Register 192"
      },
      {
        "type": "register",
        "name": "PI_REG_193",
        "offset": "0x0304",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_UPDATE_ERROR_STATUS",
            "bit_range": "6:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "Identifies the source of any DFI PI-initiated or PHY-initiated update\nerrors. A value of 1 indicates a timing violation of the associated\ntiming parameter.\nBit 5-0:\nphyupd_resp_error,\nphyupd_type3_error,\nphyupd_type2_error,\nphyupd_type1_error,\nctrlupd_max_error,\nctrlupd_interval_error."
          }
        ],
        "description": "DDR PHY Independent Register 193"
      },
      {
        "type": "register",
        "name": "PI_REG_199",
        "offset": "0x031c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PI_COL_DIFF",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates the difference between the number of column pins\navailable and the number being used."
          }
        ],
        "description": "DDR PHY Independent Register 199"
      }
    ],
    "name": "DDR_PI",
    "summary": [
      {
        "name": "PI_REG_0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 0"
      },
      {
        "name": "PI_REG_1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 1"
      },
      {
        "name": "PI_REG_2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 2"
      },
      {
        "name": "PI_REG_3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 3"
      },
      {
        "name": "PI_REG_4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 4"
      },
      {
        "name": "PI_REG_5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 5"
      },
      {
        "name": "PI_REG_6",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 6"
      },
      {
        "name": "PI_REG_7",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 7"
      },
      {
        "name": "PI_REG_8",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 8"
      },
      {
        "name": "PI_REG_9",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 9"
      },
      {
        "name": "PI_REG_10",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 10"
      },
      {
        "name": "PI_REG_11",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 11"
      },
      {
        "name": "PI_REG_12",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 12"
      },
      {
        "name": "PI_REG_13",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 13"
      },
      {
        "name": "PI_REG_14",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 14"
      },
      {
        "name": "PI_REG_15",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 15"
      },
      {
        "name": "PI_REG_16",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 16"
      },
      {
        "name": "PI_REG_17",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 17"
      },
      {
        "name": "PI_REG_18",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 18"
      },
      {
        "name": "PI_REG_19",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 19"
      },
      {
        "name": "PI_REG_20",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 20"
      },
      {
        "name": "PI_REG_21",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 21"
      },
      {
        "name": "PI_REG_22",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00010000",
        "description": "DDR PHY Independent Register 22"
      },
      {
        "name": "PI_REG_23",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 23"
      },
      {
        "name": "PI_REG_24",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000100",
        "description": "DDR PHY Independent Register 24"
      },
      {
        "name": "PI_REG_25",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 25"
      },
      {
        "name": "PI_REG_26",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 26"
      },
      {
        "name": "PI_REG_27",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 27"
      },
      {
        "name": "PI_REG_28",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 28"
      },
      {
        "name": "PI_REG_29",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 29"
      },
      {
        "name": "PI_REG_30",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 30"
      },
      {
        "name": "PI_REG_31",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 31"
      },
      {
        "name": "PI_REG_32",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 32"
      },
      {
        "name": "PI_REG_33",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 33"
      },
      {
        "name": "PI_REG_34",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 34"
      },
      {
        "name": "PI_REG_35",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 35"
      },
      {
        "name": "PI_REG_36",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 36"
      },
      {
        "name": "PI_REG_37",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 37"
      },
      {
        "name": "PI_REG_38",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 38"
      },
      {
        "name": "PI_REG_39",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 39"
      },
      {
        "name": "PI_REG_40",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 40"
      },
      {
        "name": "PI_REG_41",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000101",
        "description": "DDR PHY Independent Register 41"
      },
      {
        "name": "PI_REG_42",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 42"
      },
      {
        "name": "PI_REG_43",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 43"
      },
      {
        "name": "PI_REG_44",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 44"
      },
      {
        "name": "PI_REG_45",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 45"
      },
      {
        "name": "PI_REG_46",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 46"
      },
      {
        "name": "PI_REG_47",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 47"
      },
      {
        "name": "PI_REG_48",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 48"
      },
      {
        "name": "PI_REG_49",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 49"
      },
      {
        "name": "PI_REG_50",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 50"
      },
      {
        "name": "PI_REG_51",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 51"
      },
      {
        "name": "PI_REG_52",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 52"
      },
      {
        "name": "PI_REG_53",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 53"
      },
      {
        "name": "PI_REG_54",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 54"
      },
      {
        "name": "PI_REG_55",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 55"
      },
      {
        "name": "PI_REG_56",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 56"
      },
      {
        "name": "PI_REG_57",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 57"
      },
      {
        "name": "PI_REG_58",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000100",
        "description": "DDR PHY Independent Register 58"
      },
      {
        "name": "PI_REG_59",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 59"
      },
      {
        "name": "PI_REG_60",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 60"
      },
      {
        "name": "PI_REG_61",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 61"
      },
      {
        "name": "PI_REG_62",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 62"
      },
      {
        "name": "PI_REG_63",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 63"
      },
      {
        "name": "PI_REG_64",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 64"
      },
      {
        "name": "PI_REG_65",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 65"
      },
      {
        "name": "PI_REG_66",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 66"
      },
      {
        "name": "PI_REG_67",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 67"
      },
      {
        "name": "PI_REG_68",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 68"
      },
      {
        "name": "PI_REG_69",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 69"
      },
      {
        "name": "PI_REG_70",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 70"
      },
      {
        "name": "PI_REG_71",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 71"
      },
      {
        "name": "PI_REG_72",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 72"
      },
      {
        "name": "PI_REG_73",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 73"
      },
      {
        "name": "PI_REG_74",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 74"
      },
      {
        "name": "PI_REG_75",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 75"
      },
      {
        "name": "PI_REG_76",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 76"
      },
      {
        "name": "PI_REG_77",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 77"
      },
      {
        "name": "PI_REG_78",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 78"
      },
      {
        "name": "PI_REG_79",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 79"
      },
      {
        "name": "PI_REG_80",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 80"
      },
      {
        "name": "PI_REG_81",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 81"
      },
      {
        "name": "PI_REG_82",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 82"
      },
      {
        "name": "PI_REG_83",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 83"
      },
      {
        "name": "PI_REG_84",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 84"
      },
      {
        "name": "PI_REG_85",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 85"
      },
      {
        "name": "PI_REG_86",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 86"
      },
      {
        "name": "PI_REG_87",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 87"
      },
      {
        "name": "PI_REG_88",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 88"
      },
      {
        "name": "PI_REG_89",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 89"
      },
      {
        "name": "PI_REG_90",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 90"
      },
      {
        "name": "PI_REG_91",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 91"
      },
      {
        "name": "PI_REG_92",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 92"
      },
      {
        "name": "PI_REG_93",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 93"
      },
      {
        "name": "PI_REG_94",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 94"
      },
      {
        "name": "PI_REG_95",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 95"
      },
      {
        "name": "PI_REG_96",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 96"
      },
      {
        "name": "PI_REG_97",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 97"
      },
      {
        "name": "PI_REG_98",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 98"
      },
      {
        "name": "PI_REG_99",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 99"
      },
      {
        "name": "PI_REG_100",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 100"
      },
      {
        "name": "PI_REG_101",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 101"
      },
      {
        "name": "PI_REG_102",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 102"
      },
      {
        "name": "PI_REG_103",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 103"
      },
      {
        "name": "PI_REG_104",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 104"
      },
      {
        "name": "PI_REG_105",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 105"
      },
      {
        "name": "PI_REG_106",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 106"
      },
      {
        "name": "PI_REG_107",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 107"
      },
      {
        "name": "PI_REG_108",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 108"
      },
      {
        "name": "PI_REG_109",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 109"
      },
      {
        "name": "PI_REG_110",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 110"
      },
      {
        "name": "PI_REG_111",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 111"
      },
      {
        "name": "PI_REG_112",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 112"
      },
      {
        "name": "PI_REG_113",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 113"
      },
      {
        "name": "PI_REG_114",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 114"
      },
      {
        "name": "PI_REG_115",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 115"
      },
      {
        "name": "PI_REG_116",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 116"
      },
      {
        "name": "PI_REG_117",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 117"
      },
      {
        "name": "PI_REG_118",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 118"
      },
      {
        "name": "PI_REG_119",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 119"
      },
      {
        "name": "PI_REG_120",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 120"
      },
      {
        "name": "PI_REG_121",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 121"
      },
      {
        "name": "PI_REG_122",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 122"
      },
      {
        "name": "PI_REG_123",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 123"
      },
      {
        "name": "PI_REG_124",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 124"
      },
      {
        "name": "PI_REG_125",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 125"
      },
      {
        "name": "PI_REG_126",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 126"
      },
      {
        "name": "PI_REG_127",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 127"
      },
      {
        "name": "PI_REG_128",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 128"
      },
      {
        "name": "PI_REG_129",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 129"
      },
      {
        "name": "PI_REG_130",
        "offset": "0x0208",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 130"
      },
      {
        "name": "PI_REG_131",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 131"
      },
      {
        "name": "PI_REG_132",
        "offset": "0x0210",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 132"
      },
      {
        "name": "PI_REG_133",
        "offset": "0x0214",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 133"
      },
      {
        "name": "PI_REG_134",
        "offset": "0x0218",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 134"
      },
      {
        "name": "PI_REG_135",
        "offset": "0x021c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 135"
      },
      {
        "name": "PI_REG_136",
        "offset": "0x0220",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 136"
      },
      {
        "name": "PI_REG_137",
        "offset": "0x0224",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 137"
      },
      {
        "name": "PI_REG_138",
        "offset": "0x0228",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 138"
      },
      {
        "name": "PI_REG_139",
        "offset": "0x022c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 139"
      },
      {
        "name": "PI_REG_140",
        "offset": "0x0230",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 140"
      },
      {
        "name": "PI_REG_155",
        "offset": "0x026c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 155"
      },
      {
        "name": "PI_REG_156",
        "offset": "0x0270",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 156"
      },
      {
        "name": "PI_REG_157",
        "offset": "0x0274",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 157"
      },
      {
        "name": "PI_REG_158",
        "offset": "0x0278",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 158"
      },
      {
        "name": "PI_REG_159",
        "offset": "0x027c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 159"
      },
      {
        "name": "PI_REG_160",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 160"
      },
      {
        "name": "PI_REG_161",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 161"
      },
      {
        "name": "PI_REG_162",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 162"
      },
      {
        "name": "PI_REG_163",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 163"
      },
      {
        "name": "PI_REG_164",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 164"
      },
      {
        "name": "PI_REG_165",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 165"
      },
      {
        "name": "PI_REG_166",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 166"
      },
      {
        "name": "PI_REG_167",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 167"
      },
      {
        "name": "PI_REG_168",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 168"
      },
      {
        "name": "PI_REG_169",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 169"
      },
      {
        "name": "PI_REG_174",
        "offset": "0x02b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 174"
      },
      {
        "name": "PI_REG_175",
        "offset": "0x02bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 175"
      },
      {
        "name": "PI_REG_176",
        "offset": "0x02c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 176"
      },
      {
        "name": "PI_REG_186",
        "offset": "0x02e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 186"
      },
      {
        "name": "PI_REG_187",
        "offset": "0x02ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 187"
      },
      {
        "name": "PI_REG_188",
        "offset": "0x02f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 188"
      },
      {
        "name": "PI_REG_189",
        "offset": "0x02f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 189"
      },
      {
        "name": "PI_REG_190",
        "offset": "0x02f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 190"
      },
      {
        "name": "PI_REG_191",
        "offset": "0x02fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 191"
      },
      {
        "name": "PI_REG_192",
        "offset": "0x0300",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 192"
      },
      {
        "name": "PI_REG_193",
        "offset": "0x0304",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 193"
      },
      {
        "name": "PI_REG_199",
        "offset": "0x031c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR PHY Independent Register 199"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "CIC_CTRL0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by software.\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR1_CNTRL_FREQ_CHANGE_ACK",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 DDR controller frequency change acknowledge"
          },
          {
            "name": "DDR0_CNTRL_FREQ_CHANGE_ACK",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 DDR controller frequency change acknowledge"
          },
          {
            "name": "DDR1_FREQ_CHANGE_ACK",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 DDR PHY frequency change acknowledge"
          },
          {
            "name": "DDR0_FREQ_CHANGE_ACK",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 DDR PHY frequency change acknowledge"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CHG_FC_REG_COPY",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Select the copy of timing parameters that will be used after\nfrequency change."
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FAIL_CONT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "When frequency change fail, whether continue to enable change."
          },
          {
            "name": "CHG_FREQ_FINISH",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frequency change finish\n1'b0: not finish\n1'b1: finish"
          },
          {
            "name": "CHG_REQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frequency change request\n1'b0: not request\n1'b1: request"
          }
        ],
        "description": "DDR Controller LP Interface Control Register 0"
      },
      {
        "type": "register",
        "name": "CIC_CTRL1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by software.\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SREF_MEMCG_CH1",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 memory clock gating in self-refresh\n1'b0: memory is not clock gated in external self-refresh\n1'b1: memory is clock gated in external self-refresh"
          },
          {
            "name": "SREF_MEMCG_CH0",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 memory clock gating in self-refresh\n1'b0: memory is not clock gated in external self-refresh\n1'b1: memory is clock gated in external self-refresh"
          },
          {
            "name": "LP_CMD_PRIO_CH1",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 LP command priority in external self-refresh mode\n1'b0: don't issue priority request when enter external self-refresh\n1'b1: issue priority request when enter external self-refresh"
          },
          {
            "name": "LP_CMD_PRIO_CH0",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 LP command priority in external self-refresh mode\n1'b0: don't issue priority request when enter external self-refresh\n1'b1: issue priority request when enter external self-refresh"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STDBY_CMD_PRIO_CH1",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 LP command priority in standby mode\n1'b0: don't issue priority request when enter standby mode\n1'b1: issue priority request when enter standby mode"
          },
          {
            "name": "STDBY_CMD_PRIO_CH0",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 LP command priority in standby mode\n1'b0: don't issue priority request when enter standby mode\n1'b1: issue priority request when enter standby mode"
          },
          {
            "name": "STDBY_MEMCG_CH1",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 memory clock gating in standby mode\n1'b0: memory is not clock gated when in standby mode\n1'b1: memory is clock gated when in standby mode"
          },
          {
            "name": "STDBY_MEMCG_CH0",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 memory clock gating in standby mode\n1'b0: memory is not clock gated when in standby mode\n1'b1: memory is clock gated when in standby mode"
          },
          {
            "name": "STDBY_EN_CH1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 1 standby mode enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "STDBY_EN_CH0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Channel 0 standby mode enable\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "DDR Controller LP Interface Control Register 1"
      },
      {
        "type": "register",
        "name": "CIC_IDLE_TH",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDLE_TH",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Idle counter threshold in standby mode"
          }
        ],
        "description": "DDR Controller LP Interface Idle Threshold  in standby mode"
      },
      {
        "type": "register",
        "name": "CIC_CG_WAIT_TH",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CG_EXIT_TH",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Clock gating exit counter threshold in standby mode"
          },
          {
            "name": "CG_WAIT_TH",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Clock gating wait counter threshold in standby mode"
          }
        ],
        "description": "DDR Controller LP Interface CG Wait Threshold in standby mode"
      },
      {
        "type": "register",
        "name": "CIC_STATUS0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STATE_FC",
            "bit_range": "13:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "Frequency change state machine"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SREF_DONE_EXT_CH1",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 1 external self-refresh done"
          },
          {
            "name": "SREF_REQ_EXT_CH1",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 1 external self-refresh request"
          },
          {
            "name": "SREF_DONE_EXT_CH0",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 0 external self-refresh done"
          },
          {
            "name": "SREF_REQ_EXT_CH0",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 0 external self-refresh request"
          },
          {
            "name": "CHG_FREQ_WAIT",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frequency change wait"
          },
          {
            "name": "CHG_FAIL",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frequency change fail"
          },
          {
            "name": "CHG_DONE",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frequency change done"
          }
        ],
        "description": "DDR Controller LP Interface Status Register 0"
      },
      {
        "type": "register",
        "name": "CIC_STATUS1",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STATE_CH1",
            "bit_range": "28:16",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Channel 1 external self-refresh and standby mode state machine"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STATE_CH0",
            "bit_range": "12:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "Channel 0 external self-refresh and standby mode state machine"
          }
        ],
        "description": "DDR Controller LP Interface Status Register 1"
      },
      {
        "type": "register",
        "name": "CIC_CTRL2",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000a0a",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by software.\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "LP_CMD_CFG_CH1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x0a",
            "description": "Channel 1 external self-refresh enter command"
          },
          {
            "name": "LP_CMD_CFG_CH0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x0a",
            "description": "Channel 0 external self-refresh enter command"
          }
        ],
        "description": "DDR Controller LP Interface Control Register 2"
      },
      {
        "type": "register",
        "name": "CIC_CTRL3",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000101",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by software.\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "LP_CMD_EXIT_CFG_CH1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "Channel 1 external self-refresh exit command"
          },
          {
            "name": "LP_CMD_EXIT_CFG_CH0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "Channel 0 external self-refresh exit command"
          }
        ],
        "description": "DDR Controller LP Interface Control Register 3"
      },
      {
        "type": "register",
        "name": "CIC_CTRL4",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00008a8a",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by software.\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "LP_CMD_FCHG_CFG_CH1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x8a",
            "description": "Channel 1 frequency change enter command"
          },
          {
            "name": "LP_CMD_FCHG_CFG_CH0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x8a",
            "description": "Channel 0 frequency change enter command"
          }
        ],
        "description": "DDR Controller LP Interface Control Register 4"
      },
      {
        "type": "register",
        "name": "CIC_STATUS2",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR1_CNTRL_FREQ_CHANGE_REQ",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 1 DDR controller frequency change request"
          },
          {
            "name": "DDR1_CNTRL_FREQ_CHANGE_REQ_TYPE",
            "bit_range": "16:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 1 DDR controller frequency change request type"
          },
          {
            "name": "DDR1_FREQ_CHANGE_REQ",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 1 DDR PHY frequency change request"
          },
          {
            "name": "DDR1_FREQ_CHANGE_REQ_TYPE",
            "bit_range": "13:9",
            "attr": "RO",
            "reset": "0x00",
            "description": "Channel 1 DDR PHY frequency change request type"
          },
          {
            "name": "DDR0_CNTRL_FREQ_CHANGE_REQ",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 0 DDR controller frequency change request"
          },
          {
            "name": "DDR0_CNTRL_FREQ_CHANGE_REQ_TYPE",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 0 DDR controller frequency change request type"
          },
          {
            "name": "DDR0_FREQ_CHANGE_REQ",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Channel 0 DDR PHY frequency change request"
          },
          {
            "name": "DDR0_FREQ_CHANGE_REQ_TYPE",
            "bit_range": "4:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "Channel 0 DDR PHY frequency change request type"
          }
        ],
        "description": "DDR Controller LP Interface Status Register 2"
      }
    ],
    "name": "DDR_CIC",
    "summary": [
      {
        "name": "CIC_CTRL0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface Control Register 0"
      },
      {
        "name": "CIC_CTRL1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface Control Register 1"
      },
      {
        "name": "CIC_IDLE_TH",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface Idle Threshold  in standby mode"
      },
      {
        "name": "CIC_CG_WAIT_TH",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface CG Wait Threshold in standby mode"
      },
      {
        "name": "CIC_STATUS0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface Status Register 0"
      },
      {
        "name": "CIC_STATUS1",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface Status Register 1"
      },
      {
        "name": "CIC_CTRL2",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000a0a",
        "description": "DDR Controller LP Interface Control Register 2"
      },
      {
        "name": "CIC_CTRL3",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000101",
        "description": "DDR Controller LP Interface Control Register 3"
      },
      {
        "name": "CIC_CTRL4",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00008a8a",
        "description": "DDR Controller LP Interface Control Register 4"
      },
      {
        "name": "CIC_STATUS2",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Controller LP Interface Status Register 2"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "DDRMON_IP_VERSION",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IP_VERSION",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x20",
            "description": "DDR monitor IP version"
          }
        ],
        "description": "DDR Monitor IP Version"
      },
      {
        "type": "register",
        "name": "DDRMON_CTRL",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by softwar .\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LPDDR4_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "LPDDR4 Mode Enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "HARDWARE_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "Hardware Mode Enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "LPDDR3_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "LPDDR3 Mode Monitor Enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "SOFTWARE_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Software Mode Enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "TIMER_CNT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "DFI Timer Count Enable\n1'b1: enable\n1'b0: disable"
          }
        ],
        "description": "DDR Monitor Control Register"
      },
      {
        "type": "register",
        "name": "DDRMON_INT_STATUS",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CH1_RD_ADDR_HIT",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of channel 1 read address hit the setting\nrange"
          },
          {
            "name": "CH1_WR_ADDR_HIT",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of channel 1 write address hit the setting\nrange"
          },
          {
            "name": "CH0_RD_ADDR_HIT",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of channel 0 read address hit the setting\nrange"
          },
          {
            "name": "CH0_WR_ADDR_HIT",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of channel 0 write address hit the setting\nrange"
          },
          {
            "name": "RESERVED",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CH1_OVER_INT",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of DDR read and write burst number\nmore than high threshold in channel 0"
          },
          {
            "name": "CH1_BELOW_INT",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of DDR read and write burst number less\nthan low threshold in channel 0"
          },
          {
            "name": "CH0_OVER_INT",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of DDR read and write burst number\nmore than high threshold in channel 0"
          },
          {
            "name": "CH0_BELOW_INT",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "This is the interrupt status of DDR read and write burst number less\nthan low threshold in channel 0"
          }
        ],
        "description": "Interrupt Status"
      },
      {
        "type": "register",
        "name": "DDRMON_INT_MASK",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_MASK",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Interrupt mask control, when bit set to 1'b1, the corresponding\ninterrupt will disable"
          }
        ],
        "description": "Interrupt mask control"
      },
      {
        "type": "register",
        "name": "DDRMON_TIMER_COUNT",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TIMER_COUNT",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "The DFI timer threshold, the statistics of DDR access only be done\nwhen timer counter is less then this threshold in hardware mode"
          }
        ],
        "description": "The DFI Timer Threshold"
      },
      {
        "type": "register",
        "name": "DDRMON_FLOOR_NUMBER",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "FLOOR_NUMBER",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "The low threshold in the comparison of DDR access"
          }
        ],
        "description": "The Low Threshold in the Comparison of DDR Access"
      },
      {
        "type": "register",
        "name": "DDRMON_TOP_NUMBER",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TOP_NUMBER",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "The high threshold in the comparison of DDR access"
          }
        ],
        "description": "The High Threshold in the Comparison of DDR Access"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DFI_ACT_NUM",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DFI_ACT_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI active command number in the statistics range of the channel 0"
          }
        ],
        "description": "Channel 0 DFI Active Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DFI_WR_NUM",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DFI_WR_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI write command number in the statistics range of the channel 0"
          }
        ],
        "description": "Channel 0 DFI write Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DFI_RD_NUM",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DFI_RD_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI read command number in the statistics range of the channel 0"
          }
        ],
        "description": "Channel 0 DFI read Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_COUNT_NUM",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DFI_COUNT_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Timer count number in the statistics range of the channel 0, the\nvalue should be divided by 2 as actual timer count."
          }
        ],
        "description": "Channel 0 Timer Count Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DFI_ACCESS_NUM",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DFI_ACCESS_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI read and write command number in the statistics range of the\nchannel 0"
          }
        ],
        "description": "Channel 0 DFI Read and Write Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DFI_ACT_NUM",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DFI_ACT_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI active command number in the statistics range of the channel 1"
          }
        ],
        "description": "Channel 1 DFI Active Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DFI_WR_NUM",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DFI_WR_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI write command number in the statistics range of the channel 1"
          }
        ],
        "description": "Channel 1 DFI write Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DFI_RD_NUM",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DFI_RD_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI read command number in the statistics range of the channel 1"
          }
        ],
        "description": "Channel 1 DFI read Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_COUNT_NUM",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DFI_COUNT_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Timer count number in the statistics range of the channel 1, the\nvalue should be divided by 2 as actual timer count."
          }
        ],
        "description": "Channel 1 Timer Count Number"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DFI_ACCESS_NUM",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DFI_ACCESS_NUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "DFI read and write command number in the statistics range of the\nchannel 1"
          }
        ],
        "description": "Channel 1 DFI Read and Write Command Number"
      },
      {
        "type": "register",
        "name": "DDRMON_DDR_IF_CTRL",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bit0~15 write enable\nWhen bit 16=1, bit 0 can be written by software.\nWhen bit 16=0, bit 0 cannot be written by software;\nWhen bit 17=1, bit 1 can be written by software.\nWhen bit 17=0, bit 1 cannot be written by software;\n......\nWhen bit 31=1, bit 15 can be written by software.\nWhen bit 31=0, bit 15 cannot be written by software;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IF_MON_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "DDR interface and DFI monitor enable\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "CH1_DIRECTION",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Write or read monitor in channel 1 for command statistics\n1'b1: read\n1'b0: write"
          },
          {
            "name": "CH0_DIRECTION",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Write or read monitor in channel 0 for command statistics\n1'b1: read\n1'b0: write"
          }
        ],
        "description": "DDR interface Control Register"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_WR_START_ADDR",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_WR_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 0 write start address for address comparison"
          }
        ],
        "description": "Channel 0 Write Start Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_WR_END_ADDR",
        "offset": "0x0210",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_WR_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 0 write end address for address comparison"
          }
        ],
        "description": "Channel 0 Write End Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_RD_START_ADDR",
        "offset": "0x0214",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_RD_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 0 read start address for address comparison"
          }
        ],
        "description": "Channel 0 Read Start Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_RD_END_ADDR",
        "offset": "0x0218",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_RD_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 0 read end address for address comparison"
          }
        ],
        "description": "Channel 0 Read End Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_WR_START_ADDR",
        "offset": "0x0224",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_WR_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 1 write start address for address comparison"
          }
        ],
        "description": "Channel 1 Write Start Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_WR_END_ADDR",
        "offset": "0x0228",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_WR_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 1 write end address for address comparison"
          }
        ],
        "description": "Channel 1 Write End Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_RD_START_ADDR",
        "offset": "0x022c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_RD_START_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 1 read start address for address comparison"
          }
        ],
        "description": "Channel 1 Read Start Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_RD_END_ADDR",
        "offset": "0x0230",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_RD_END_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Channel 1 read end address for address comparison"
          }
        ],
        "description": "Channel 1 Read End Address"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DDR_FIFO0_ADDR",
        "offset": "0x0240",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DDR_FIFO0_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 0 DDR controller interface address FIFO0"
          }
        ],
        "description": "DDR Channel 0 Controller Interface Address FIFO0"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DDR_FIFO1_ADDR",
        "offset": "0x0248",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DDR_FIFO1_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 0 DDR controller interface address FIFO1"
          }
        ],
        "description": "DDR Channel 0 Controller Interface Address FIFO1"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DDR_FIFO2_ADDR",
        "offset": "0x0250",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DDR_FIFO2_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 0 DDR controller interface address FIFO2"
          }
        ],
        "description": "DDR Channel 0 Controller Interface Address FIFO2"
      },
      {
        "type": "register",
        "name": "DDRMON_CH0_DDR_FIFO3_ADDR",
        "offset": "0x0258",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH0_DDR_FIFO3_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 0 DDR controller interface address FIFO3"
          }
        ],
        "description": "DDR Channel 0 Controller Interface Address FIFO3"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DDR_FIFO0_ADDR",
        "offset": "0x0260",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DDR_FIFO0_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 1 DDR controller interface address FIFO0"
          }
        ],
        "description": "DDR Channel 1 Controller Interface Address FIFO0"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DDR_FIFO1_ADDR",
        "offset": "0x0268",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DDR_FIFO1_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 1 DDR controller interface address FIFO1"
          }
        ],
        "description": "DDR Channel 1 Controller Interface Address FIFO1"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DDR_FIFO2_ADDR",
        "offset": "0x0270",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DDR_FIFO2_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 1 DDR controller interface address FIFO2"
          }
        ],
        "description": "DDR Channel 1 Controller Interface Address FIFO2"
      },
      {
        "type": "register",
        "name": "DDRMON_CH1_DDR_FIFO3_ADDR",
        "offset": "0x0278",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CH1_DDR_FIFO3_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Channel 1 DDR controller interface address FIFO3"
          }
        ],
        "description": "DDR Channel 1 Controller Interface Address FIFO3"
      }
    ],
    "name": "DDR_MON",
    "summary": [
      {
        "name": "DDRMON_IP_VERSION",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Monitor IP Version"
      },
      {
        "name": "DDRMON_CTRL",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000008",
        "description": "DDR Monitor Control Register"
      },
      {
        "name": "DDRMON_INT_STATUS",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Status"
      },
      {
        "name": "DDRMON_INT_MASK",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt mask control"
      },
      {
        "name": "DDRMON_TIMER_COUNT",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "The DFI Timer Threshold"
      },
      {
        "name": "DDRMON_FLOOR_NUMBER",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "The Low Threshold in the Comparison of DDR Access"
      },
      {
        "name": "DDRMON_TOP_NUMBER",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "The High Threshold in the Comparison of DDR Access"
      },
      {
        "name": "DDRMON_CH0_DFI_ACT_NUM",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 DFI Active Command Number"
      },
      {
        "name": "DDRMON_CH0_DFI_WR_NUM",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 DFI write Command Number"
      },
      {
        "name": "DDRMON_CH0_DFI_RD_NUM",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 DFI read Command Number"
      },
      {
        "name": "DDRMON_CH0_COUNT_NUM",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 Timer Count Number"
      },
      {
        "name": "DDRMON_CH0_DFI_ACCESS_NUM",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 DFI Read and Write Command Number"
      },
      {
        "name": "DDRMON_CH1_DFI_ACT_NUM",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 DFI Active Command Number"
      },
      {
        "name": "DDRMON_CH1_DFI_WR_NUM",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 DFI write Command Number"
      },
      {
        "name": "DDRMON_CH1_DFI_RD_NUM",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 DFI read Command Number"
      },
      {
        "name": "DDRMON_CH1_COUNT_NUM",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 Timer Count Number"
      },
      {
        "name": "DDRMON_CH1_DFI_ACCESS_NUM",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 DFI Read and Write Command Number"
      },
      {
        "name": "DDRMON_DDR_IF_CTRL",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR interface Control Register"
      },
      {
        "name": "DDRMON_CH0_WR_START_ADDR",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 Write Start Address"
      },
      {
        "name": "DDRMON_CH0_WR_END_ADDR",
        "offset": "0x0210",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 Write End Address"
      },
      {
        "name": "DDRMON_CH0_RD_START_ADDR",
        "offset": "0x0214",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 Read Start Address"
      },
      {
        "name": "DDRMON_CH0_RD_END_ADDR",
        "offset": "0x0218",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 0 Read End Address"
      },
      {
        "name": "DDRMON_CH1_WR_START_ADDR",
        "offset": "0x0224",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 Write Start Address"
      },
      {
        "name": "DDRMON_CH1_WR_END_ADDR",
        "offset": "0x0228",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 Write End Address"
      },
      {
        "name": "DDRMON_CH1_RD_START_ADDR",
        "offset": "0x022c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 Read Start Address"
      },
      {
        "name": "DDRMON_CH1_RD_END_ADDR",
        "offset": "0x0230",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel 1 Read End Address"
      },
      {
        "name": "DDRMON_CH0_DDR_FIFO0_ADDR",
        "offset": "0x0240",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 0 Controller Interface Address FIFO0"
      },
      {
        "name": "DDRMON_CH0_DDR_FIFO1_ADDR",
        "offset": "0x0248",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 0 Controller Interface Address FIFO1"
      },
      {
        "name": "DDRMON_CH0_DDR_FIFO2_ADDR",
        "offset": "0x0250",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 0 Controller Interface Address FIFO2"
      },
      {
        "name": "DDRMON_CH0_DDR_FIFO3_ADDR",
        "offset": "0x0258",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 0 Controller Interface Address FIFO3"
      },
      {
        "name": "DDRMON_CH1_DDR_FIFO0_ADDR",
        "offset": "0x0260",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 1 Controller Interface Address FIFO0"
      },
      {
        "name": "DDRMON_CH1_DDR_FIFO1_ADDR",
        "offset": "0x0268",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 1 Controller Interface Address FIFO1"
      },
      {
        "name": "DDRMON_CH1_DDR_FIFO2_ADDR",
        "offset": "0x0270",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 1 Controller Interface Address FIFO2"
      },
      {
        "name": "DDRMON_CH1_DDR_FIFO3_ADDR",
        "offset": "0x0278",
        "size": "W",
        "reset": "0x00000000",
        "description": "DDR Channel 1 Controller Interface Address FIFO3"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "PMU_WAKEUP_CFG0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO0D_POSEDGE_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0d posedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0C_POSEDGE_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0c posedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0B_POSEDGE_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0b posedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0A_POSEDGE_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0a posedge pulse wakeup enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu wakeup configure register 0"
      },
      {
        "type": "register",
        "name": "PMU_WAKEUP_CFG1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO0D_NEGEDGE_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0d negedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0C_NEGEDGE_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0c negedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0B_NEGEDGE_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0b negedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0A_NEGEDGE_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0a negedge pulse wakeup enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu wakeup configure register 1"
      },
      {
        "type": "register",
        "name": "PMU_WAKEUP_CFG2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO1D_POSEDGE_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1d posedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1C_POSEDGE_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1c posedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1B_POSEDGE_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1b posedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1A_POSEDGE_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1a posedge pulse wakeup enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu wakeup configure register 2"
      },
      {
        "type": "register",
        "name": "PMU_WAKEUP_CFG3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO1D_NEGEDGE_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1d negedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1C_NEGEDGE_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1c negedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1B_NEGEDGE_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1b negedge pulse wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1A_NEGEDGE_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1a negedge pulse wakeup enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu wakeup configure register 3"
      },
      {
        "type": "register",
        "name": "PMU_WAKEUP_CFG4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PCIE_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie interrupt wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PWM_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pwm interrupt wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "TIMEOUT_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu time out wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "WDT_M0_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "m3 watch dog wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "SFT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "software wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "USBDEV_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "usb device detect wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "TIMER_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SDMMC_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc detect wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "SDIO_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdio detect wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO_INT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio interrupt wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "INT_CLUSTER_B_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cluster_b interrupt wakeup enable\n0: disable\n1: enable"
          },
          {
            "name": "INT_CLUSTER_L_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cluster_l interrupt wakeup enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu wakeup configure register 4"
      },
      {
        "type": "register",
        "name": "PMU_PWRDN_CON",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PD_SDIOAUDIO_PWRDWN_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_sdioaudio power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_SD_PWRDWN_EN",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_sd power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_GIC_PWRDWN_EN",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gic power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_EDP_PWRDWN_EN",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_edp power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_USB3_PWRDWN_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_usb3 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_EMMC_PWRDWN_EN",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_emmc power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_GMAC_PWRDWN_EN",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gmac power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_HDCP_PWRDWN_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_hdcp power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_ISP1_PWRDWN_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_isp1 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_ISP0_PWRDWN_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_isp0 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PD_VO_PWRDWN_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vo power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_IEP_PWRDWN_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perihp power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_RGA_PWRDWN_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_rga power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_VDU_PWRDWN_EN",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vdu power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_VCODEC_PWRDWN_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perihp power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_GPU_PWRDWN_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gpu power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_VIO_PWRDWN_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vio power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_CENTER_PWRDWN_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_center power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_PERIHP_PWRDWN_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perihp power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_PERILP_PWRDWN_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perilp power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_CCI_PWRDWN_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_cci power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_TCPD1_PWRDWN_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_tcpd1 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_TCPD0_PWRDWN_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_tcpd0 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_SCU_B_PWRDWN_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_scu_b power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_SCU_L_PWRDWN_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_scu_l power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A72_B1_PWRDWN_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a72_b0 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A72_B0_PWRDWN_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a72_b0 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L3_PWRDWN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l3 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L2_PWRDWN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l2 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L1_PWRDWN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l1 power down enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L0_PWRDWN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l0 power down enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu power down configure register"
      },
      {
        "type": "register",
        "name": "PMU_PWRDN_ST",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PD_SDIOAUDIO_PWR_STAT",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_sdioaudio power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_SD_PWR_STAT",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_sd power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_GIC_PWR_STAT",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gic power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_EDP_PWR_STAT",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_edp power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_USB3_PWR_STAT",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_usb3 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_EMMC_PWR_STAT",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_emmc power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_GMAC_PWR_STAT",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gmac power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_HDCP_PWR_STAT",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_hdcp power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_ISP1_PWR_STAT",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_isp1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_ISP0_PWR_STAT",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_isp0 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "RESERVED",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PD_VO_PWR_STAT",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vo power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_IEP_PWR_STAT",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_iep power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_RGA_PWR_STAT",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_rga power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_VDU_PWR_STAT",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vdu power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_VCODEC_PWR_STAT",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vcodec power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_GPU_PWR_STAT",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gpu power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_VIO_PWR_STAT",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vio power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_CENTER_PWR_STAT",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_center power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_PERIHP_PWR_STAT",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_peri power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_PERILP_PWR_STAT",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_bus power stat\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_CCI_PWR_STAT",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_core power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_TCPD1_PWR_STAT",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_tcpd1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_TCPD0_PWR_STAT",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_tcpd0 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_SCU_B_PWR_STAT",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_scu_b power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_SCU_L_PWR_STAT",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_scu_l power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A72_B1_PWR_STAT",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_a72_b1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A72_B0_PWR_STAT",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_a72_b0 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L3_PWR_STAT",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_a53_l3 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L2_PWR_STAT",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_a53_l2 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L1_PWR_STAT",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_a53_l1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L0_PWR_STAT",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "pd_a53_l0 power state\n0: powered up\n1: powered down"
          }
        ],
        "description": "pmu power down status register"
      },
      {
        "type": "register",
        "name": "PMU_PLL_CON",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SFT_PLL_PD",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "pll power down configured by sftware."
          },
          {
            "name": "PLL_PD_CFG",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "pll power down configured by hardware"
          }
        ],
        "description": "PLL low power control register"
      },
      {
        "type": "register",
        "name": "PMU_PWRMODE_CON",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MAIN_CLUSTER",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "use core big for main cluster.\n0: core_l ;\n1: core_b."
          },
          {
            "name": "SLEEP_OUTPUT_CFG",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "output pmu_sleep instead of ap_pwroff to IO."
          },
          {
            "name": "DDRIO_RET_HW_DE_REQ",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware ddrio retention de-assert request"
          },
          {
            "name": "CLK_CORE_SRC_GATE_EN",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu clock gate enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "CLK_PERILP_SRC_GATE_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perilp clock gate enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "CLK_CENTER_SRC_GATE_EN",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_center clock gate enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "25:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDRIO1_RET_DE_REQ",
            "bit_range": "23",
            "attr": "W1C",
            "reset": "0x0",
            "description": "ddrio1 retention de-assert request\nwrite one clear"
          },
          {
            "name": "DDRIO1_RET_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddrio1 retention enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "DDRC1_GATING_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr1 controller auto gating when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "SREF1_ENTER_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr1 self_refresh by hardware when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "DDRIO0_RET_DE_REQ",
            "bit_range": "19",
            "attr": "W1C",
            "reset": "0x0",
            "description": "ddrio0 retention de-assert request\nwrite one clear"
          },
          {
            "name": "DDRIO0_RET_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddrio0 retention enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "DDRC0_GATING_EN",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr0 controller auto gating when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "SREF0_ENTER_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr0 self_refresh by hardware when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "CENTER_PD_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "power down pd_center when power mode\n0: disable\n1: enable"
          },
          {
            "name": "PERILP_PD_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "power down pd_perilp when power mode\n0: disable\n1: enable"
          },
          {
            "name": "CCI_PD_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "power down pd_cci when power mode\n0: disable\n1: enable"
          },
          {
            "name": "SCU_PD_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "power down main cluster scu when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "L2_IDLE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "wait l2 idle when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "L2_FLUSH_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "flush l2 by hardware when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "CPU0_PD_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "power down core0 of cluster_l in power mode\n0: disable\n1: enable"
          },
          {
            "name": "PLL_PD_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "power down pll when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "CHIP_PD_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "chip power down enable\n0: disable\n1: enable"
          },
          {
            "name": "POWER_OFF_REQ_CFG",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "send power off request to PMIC when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "PMU_USE_LF",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pmu low frequency mode enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "ALIVE_USE_LF",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "alive low frequency mode when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "OSC_DISABLE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "osc disable when in power mode\n1: disable\n0: enable"
          },
          {
            "name": "INPUT_CLAMP_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "clamp vd_logic when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "WAKEUP_RESET_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "wakeup reset enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "POWER_MODE_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "enter power mode enable, will auto self-clear when in power mode\n0: disable\n1: enable"
          }
        ],
        "description": "pmu power mode configure register of common resource"
      },
      {
        "type": "register",
        "name": "PMU_SFT_CON",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "ACINACTM_CLUSTER_B_CFG",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "acinactm indicate to cluster_b\n0: acinactm to cluster_b is 0\n1: acinactm to cluster_b is 1"
          },
          {
            "name": "L2FLUSHREQ_CLUSTER_B",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "send l2 flush request to cluster_l by software\n0: disable\n1: enable"
          },
          {
            "name": "CLUSTER_B_CLK_SRC_GATING_CFG",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "cluster_b clock source gating configure\n0: disable\n1: enable"
          },
          {
            "name": "DBGPWRUPREQ_B_EN",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbg powered up request function of cluster_b enable\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "27:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DBGNOPWRDWN_B_ENABLE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbgnopowerdown function of cluster_b enable\n0: disable\n1: enable"
          },
          {
            "name": "ACINACTM_CLUSTER_L_CFG",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "acinactm indicate to cluster_l\n0: acinactm to cluster_l is 0\n1: acinactm to cluster_l is 1"
          },
          {
            "name": "L2FLUSHREQ_CLUSTER_L",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "send l2 flush request to cluster_l by software\n0: disable\n1: enable"
          },
          {
            "name": "CLUSTER_L_CLK_SRC_GATING_CFG",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "cluster_l clock source gating configure\n0: disable\n1: enable"
          },
          {
            "name": "DBGPWRUPREQ_L_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbg powered up request function of cluster_l enable\n0: disable\n1: enable"
          },
          {
            "name": "DBGNOPWRDWN_L_ENABLE",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbgnopowerdown function of cluster_l enable\n0: disable\n1: enable"
          },
          {
            "name": "DBGPWRDUP_B0_CFG",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbg powered up of pd_a72_b0 enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR1_IO_RET_CFG",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr1 io retention configure by software\n0: disable\n1: enable"
          },
          {
            "name": "DDRCTL1_C_SYSREQ_CFG",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddrctl1 idle request configure\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDR0_IO_RET_CFG",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr0 io retention configure by software\n0: disable\n1: enable"
          },
          {
            "name": "DDRCTL0_C_SYSREQ_CFG",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddrctl idle request configure\n0: disable\n1: enable"
          },
          {
            "name": "WAKEUP_SFT_M0",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "m0 configure this bit to wakeup PMU state machine."
          },
          {
            "name": "DBGPWRDUP_L0_CFG",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dbg powered up of pd_a53_l0 enable when in power mode\n0: disable\n1: enable"
          },
          {
            "name": "PMU_24M_ENA_CFG",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "configure PD_PMU use 24M clock"
          },
          {
            "name": "ALIVE_LF_ENA_CFG",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_alive low frequency mode configure by software\n0: disable\n1: enable"
          },
          {
            "name": "PMU_LF_ENA_CFG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_pmu low frequency mode configure by software\n0: disable\n1: enable"
          },
          {
            "name": "OSC_DISABLE_CFG",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "osc disable configure by software\n1: disable osc\n0: enable psc"
          },
          {
            "name": "INPUT_CLAMP_CFG",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "software control of input clamp signal"
          },
          {
            "name": "WAKEUP_SFT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "software wakeup request bit\nA 0 to 1 pulse posedge will wakeup pmu when in low power mode"
          }
        ],
        "description": "pmu software configure register"
      },
      {
        "type": "register",
        "name": "PMU_INT_CON",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WAKEUP_GPIO1_POS_INT_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio1 posedge wakeup interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "WAKEUP_GPIO1_NEG_INT_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio1 negedge wakeup interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "WAKEUP_GPIO0_POS_INT_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio posedge wakeup interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "WAKEUP_GPIO0_NEG_INT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio0 negedge wakeup interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PWRMODE_WAKEUP_INT_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "power mode wakeup interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PMU_INT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "global interrupt enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu interrupt configure register"
      },
      {
        "type": "register",
        "name": "PMU_INT_ST",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WAKEUP_GPIO1_NEG_STATUS",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio1 negedge pulse wakeup status\n0: not wakeup by gpio1 negedge pulse\n1: wakeup by gpio1 negedge pulse"
          },
          {
            "name": "WAKEUP_GPIO1_POS_STATUS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio1 posedge pulse wakeup status\n0: not wakeup by gpio1 posedge pulse\n1: wakeup by gpio1 posedge pulse"
          },
          {
            "name": "WAKEUP_GPIO0_POS_STATUS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio0 posedge pulse wakeup status\n0: not wakeup by gpio0 posedge pulse\n1: wakeup by gpio0 posedge pulse"
          },
          {
            "name": "WAKEUP_GPIO0_NEG_STATUS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio0 negedge pulse wakeup status\n0: not wakeup by gpio negedge pulse\n1: wakeup by gpio negedge pulse"
          },
          {
            "name": "PWRMODE_WAKEUP_STATUS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "power mode wakeup status\n0: not wakeup from power mode\n1: wakeup from power mode"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "pmu interrupt status register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO0_POS_INT_CON",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO0D_POS_INT_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0d posedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0C_POS_INT_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0c posedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0B_POS_INT_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0b posedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0A_POS_INT_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0a posedge pulse interrupt enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu gpio0 posedge interrupt configure register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO0_NEG_INT_CON",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO0D_NEG_INT_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0d negedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0C_NEG_INT_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0c negedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0B_NEG_INT_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0b negedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO0A_NEG_INT_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0a negedge pulse interrupt enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu gpio0 negedge interrupt configure register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO1_POS_INT_CON",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO1D_POS_INT_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1d posedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1C_POS_INT_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1c posedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1B_POS_INT_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1b posedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1A_POS_INT_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1a posedge pulse interrupt enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu gpio1 posedge interrupt configure register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO1_NEG_INT_CON",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO1D_NEG_INT_EN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1d negedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1C_NEG_INT_EN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1c negedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1B_NEG_INT_EN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1b negedge pulse interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "GPIO1A_NEG_INT_EN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1a negedge pulse interrupt enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu gpio1 negedge interrupt configure register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO0_POS_INT_ST",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO0D_POS_INT_STATUS",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0d posedge pulse interrupt status\n0: not wakeup by gpio0d posedge pulse\n1: wakeup by gpio0d posedge pulse"
          },
          {
            "name": "GPIO0C_POS_INT_STATUS",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0c posedge pulse interrupt status\n0: not wakeup by gpio0c posedge pulse\n1: wakeup by gpio0c posedge pulse"
          },
          {
            "name": "GPIO0B_POS_INT_STATUS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0b posedge pulse interrupt status\n0: not wakeup by gpio0b posedge pulse\n1: wakeup by gpio0b posedge pulse"
          },
          {
            "name": "GPIO0A_POS_INT_STATUS",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0a posedge pulse interrupt status\n0: not wakeup by gpio0a posedge pulse\n1: wakeup by gpio0a posedge pulse"
          }
        ],
        "description": "pmu gpio0 posedge interrupt status register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO0_NEG_INT_ST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO0D_NEG_INT_STATUS",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0d negedge pulse interrupt status\n0: not wakeup by gpio0d negedge pulse\n1: wakeup by gpio0d negedge pulse"
          },
          {
            "name": "GPIO0C_NEG_INT_STATUS",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0c negedge pulse interrupt status\n0: not wakeup by gpio0c negedge pulse\n1: wakeup by gpio0c negedge pulse"
          },
          {
            "name": "GPIO0B_NEG_INT_STATUS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0b negedge pulse interrupt status\n0: not wakeup by gpio0b negedge pulse\n1: wakeup by gpio0b negedge pulse"
          },
          {
            "name": "GPIO0A_NEG_INT_STATUS",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio0a negedge pulse interrupt status\n0: not wakeup by gpio0a negedge pulse\n1: wakeup by gpio0a negedge pulse"
          }
        ],
        "description": "pmu gpio0 negedge interrupt status register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO1_POS_INT_ST",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO1D_POS_INT_STATUS",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1d posedge pulse interrupt status\n0: not wakeup by gpio1d posedge pulse\n1: wakeup by gpio1d posedge pulse"
          },
          {
            "name": "GPIO1C_POS_INT_STATUS",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1c posedge pulse interrupt status\n0: not wakeup by gpio1c posedge pulse\n1: wakeup by gpio1c posedge pulse"
          },
          {
            "name": "GPIO1B_POS_INT_STATUS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1b posedge pulse interrupt status\n0: not wakeup by gpio1b posedge pulse\n1: wakeup by gpio1b posedge pulse"
          },
          {
            "name": "GPIO1A_POS_INT_STATUS",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1a posedge pulse interrupt status\n0: not wakeup by gpio1a posedge pulse\n1: wakeup by gpio1a posedge pulse"
          }
        ],
        "description": "pmu gpio1 posedge interrupt status register"
      },
      {
        "type": "register",
        "name": "PMU_GPIO1_NEG_INT_ST",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GPIO1D_NEG_INT_STATUS",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1d negedge pulse interrupt status\n0: not wakeup by gpio1d negedge pulse\n1: wakeup by gpio1d negedge pulse"
          },
          {
            "name": "GPIO1C_NEG_INT_STATUS",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1c negedge pulse interrupt status\n0: not wakeup by gpio1c negedge pulse\n1: wakeup by gpio1c negedge pulse"
          },
          {
            "name": "GPIO1B_NEG_INT_STATUS",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1b negedge pulse interrupt status\n0: not wakeup by gpio1b negedge pulse\n1: wakeup by gpio1b negedge pulse"
          },
          {
            "name": "GPIO1A_NEG_INT_STATUS",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gpio1a negedge pulse interrupt status\n0: not wakeup by gpio1a negedge pulse\n1: wakeup by gpio1a negedge pulse"
          }
        ],
        "description": "pmu gpio1 negedge interrupt status register"
      },
      {
        "type": "register",
        "name": "PMU_PWRDN_INTEN",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PD_SDIOAUDIO_PWR_SWITCH_INT_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_sdioaudio power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_SD_PWR_SWITCH_INT_EN",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_sd power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_GIC_PWR_SWITCH_INT_EN",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gic power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_EDP_PWR_SWITCH_INT_EN",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_edp power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_USB3_PWR_SWITCH_INTERRUPT_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_usb3 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_EMMC_PWR_SWITCH_INTERRUPT_EN",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_emmc power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_GMAC_PWR_SWITCH_INT_EN",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gmac power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_HDCP_PWR_SWITCH_INT_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_hdcp power  switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_ISP1_PWR_SWITCH_INT_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_isp1 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_ISP0_PWR_SWITCH_INT_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_isp0 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PD_VO_PWR_SWITCH_INT_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vo power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_IEP_PWR_SWITCH_INT_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perihp power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_RGA_PWR_SWITCH_INT_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_rga power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_VDU_PWR_SWITCH_INT_EN",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vdu power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_VCODEC_PWR_SWITCH_INTEN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perihp power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_GPU_PWR_SWITCH_INT_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_gpu power interrupt  enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_VIO_PWR_SWITCH_INT_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_vio power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_CENTER_PWR_SWITCH_INT_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_center power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_PERIHP_PWR_SWITCH_INT_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perihp power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_PERILP_PWR_SWITCH_INT_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_perilp power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_CCI_PWR_SWITCH_INT_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_cci power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_TCPD1_PWR_SWITCH_INT_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_tcpd1 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_TCPD0_PWR_SWITCH_INT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_tcpd0 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_SCU_B_PWR_SWITCH_INT_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_scu_b power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_SCU_L_PWR_SWITCH_INT_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_scu_l power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A72_B1_PWR_SWITCH_INT_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a72_b1 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A72_B0_PWR_SWITCH_INT_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a72_b0 power  enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L3_PWR_SWITCH_INT_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l3 power switch int enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L2_PWR_SWITCH_INT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l2 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L1_PWR_SWITCH_INT_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l1 power switch interrupt enable\n0: disable\n1: enable"
          },
          {
            "name": "PD_A53_L0_PWR_SWITCH_INT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "pd_a53_l0 power switch interrupt enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu power down interrupt enable register"
      },
      {
        "type": "register",
        "name": "PMU_PWRDN_STATUS",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PD_SDIOAUDIO_PWR_STAT",
            "bit_range": "31",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_sdioaudio power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_SD_PWR_STAT",
            "bit_range": "30",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_sd power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_GIC_PWR_STAT",
            "bit_range": "29",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_gic power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_EDP_PWR_STAT",
            "bit_range": "28",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_edp power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_USB3_PWR_STAT",
            "bit_range": "27",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_usb3 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_EMMC_PWR_STAT",
            "bit_range": "26",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_emmc power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_GMAC_PWR_STAT",
            "bit_range": "25",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_gmac power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_HDCP_PWR_STAT",
            "bit_range": "24",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_hdcp power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_ISP1_PWR_STAT",
            "bit_range": "23",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_isp1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_ISP0_PWR_STAT",
            "bit_range": "22",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_isp0 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "RESERVED",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PD_VO_PWR_STAT",
            "bit_range": "20",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_vo power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_IEP_PWR_STAT",
            "bit_range": "19",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_iep power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_RGA_PWR_STAT",
            "bit_range": "18",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_rga power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_VDU_PWR_STAT",
            "bit_range": "17",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_vdu power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_VCODEC_PWR_STAT",
            "bit_range": "16",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_vcodec power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_GPU_PWR_STAT",
            "bit_range": "15",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_gpu power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_VIO_PWR_STAT",
            "bit_range": "14",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_vio power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_CENTER_PWR_STAT",
            "bit_range": "13",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_center power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_PERIHP_PWR_STAT",
            "bit_range": "12",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_perihp power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_PERILP_PWR_STAT",
            "bit_range": "11",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_perilp power stat\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_CCI_PWR_STAT",
            "bit_range": "10",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_core power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_TCPD1_PWR_STAT",
            "bit_range": "9",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_tcpd1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_TCPD0_PWR_STAT",
            "bit_range": "8",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_tcpd0 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_SCU_B_PWR_STAT",
            "bit_range": "7",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_scu_b power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_SCU_L_PWR_STAT",
            "bit_range": "6",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_scu_l power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A72_B1_PWR_STAT",
            "bit_range": "5",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_a72_b1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A72_B0_PWR_STAT",
            "bit_range": "4",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_a72_b0 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L3_PWR_STAT",
            "bit_range": "3",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_a53_l3 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L2_PWR_STAT",
            "bit_range": "2",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_a53_l2 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L1_PWR_STAT",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_a53_l1 power state\n0: powered up\n1: powered down"
          },
          {
            "name": "PD_A53_L0_PWR_STAT",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "pd_a53_l0 power state\n0: powered up\n1: powered down"
          }
        ],
        "description": "pmu power down interrupt status register"
      },
      {
        "type": "register",
        "name": "PMU_WAKEUP_STATUS",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WAKEUP_PCIE_STATUS",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "pcie wakeup status\n0: not wakeup by pcie\n1: wakeup by pcie"
          },
          {
            "name": "RESERVED",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WAKEUP_PWM_STATUS",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "pwm wakeup status\n0: not wakeup by pwm\n1: wakeup by pwm"
          },
          {
            "name": "WAKEUP_TIMEOUT_STATUS",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "timeout wakeup status\n0: not wakeup by timeout\n1: wakeup by timeout"
          },
          {
            "name": "WAKEUP_WDT_M0_STATUS",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "m0 wdt interrupt wakeup status\n0: not wakeup by m0 wdt interrupt\n1: wakeup by m0 wdt interrupt"
          },
          {
            "name": "WAKEUP_SFT_M0_STATUS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "m0 software control wakeup status\n0: not wakeup by software\n1: wakeup by software"
          },
          {
            "name": "WAKEUP_USBDEV_STATUS",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "usbdev detect wakeup status\n0: not wakeup by usbdev detect\n1: wakeup by usbdev detect"
          },
          {
            "name": "WAKEUP_TIMER_STATUS",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "timer wakeup status\n0: not wakeup by timer\n1: wakeup by timer"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WAKEUP_SDMMC_STATUS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdmmc wakeup status\n0: not wakeup by sdmmc detect\n1: wakeup by sdmmc detect"
          },
          {
            "name": "WAKEUP_SDIO_STATUS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sdio wakeup status\n0: not wakeup by sdio detect\n1: wakeup by sdio detect"
          },
          {
            "name": "WAKEUP_GPIO_INT_STATUS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "gpio interrupt wakeup status\n0: not wakeup by gpio int\n1: wakeup by gpio int"
          },
          {
            "name": "WAKEUP_INT_CLUSTER_B_STATUS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cluster_b interrupt wakeup status\n0: not wakeup by interrupt cluster_b\n1: wakeup by interrupt cluster_b"
          },
          {
            "name": "WAKEUP_INT_CLUSTER_L_STATUS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cluster_l interrupt wakeup status\n0: not wakeup by interrupt cluster_l\n1: wakeup by interrupt cluster_l"
          }
        ],
        "description": "pmu interrupt wakeup status register"
      },
      {
        "type": "register",
        "name": "PMU_BUS_CLR",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLR_SDIOAUDIO",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to sdioaudio low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_SD",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to sd low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_GIC",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to gic low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_PMUM0",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to pmu m0 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CENTER1",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to center1 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_EMMC",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to emmc low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_GMAC",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to gmac low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_EDP",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to edp low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_PMU",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to pmu low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_ALIVE",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to alive low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_MSCH1",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to msch1 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_MSCH0",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to msch0 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_VIO",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vio low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CCIM0",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to ccim0 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CCIM1",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to ccim1 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CENTER",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to center niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_PERILPM0",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to perilp m0 niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_USB3",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to usb3 niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_HDCP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to hdcp niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_ISP1",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to isp1 niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_ISP0",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to isp0 niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_VOPL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vopl niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_VOPB",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vopb niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_IEP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to iep niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_RGA",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to rga niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_VDU",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vdu niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_VCODEC",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vcodec niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_PERIHP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to perihp niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_PERILP",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to perilp niu\n0: disable\n1: enable"
          },
          {
            "name": "CLR_GPU",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to gpu niu\n0: disable\n1: enable"
          }
        ],
        "description": "pmu bus clear register"
      },
      {
        "type": "register",
        "name": "PMU_BUS_IDLE_REQ",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDLE_REQ_SDIOAUDIO",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to sdioaudio low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_SD",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to sd low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_GIC",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to gic low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_PMUM0",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to pmu m0 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_CENTER1",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to center1 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_EMMC",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to emmc low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_GMAC",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to gmac low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_EDP",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to edp low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_PMU",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to pmu low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_ALIVE",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to alive low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_MSCH1",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to msch1 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_MSCH0",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to msch0 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_VIO",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vio low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_CCIM1",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to ccim1 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_CCIM0",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to ccim0 low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_CENTER",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to center niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_PERILPM0",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to perilp m0 niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_USB3",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to usb3 niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_HDCP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to hdcp niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_ISP1",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to isp1 niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_ISP0",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to isp0 niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_VOPL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vopl niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_VOPB",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vopb niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_IEP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to iep niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_RGA",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to rga niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_VDU",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vdu niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_VCODEC",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to vcodec niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_PERIHP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to perihp niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_PERILP",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to perilp niu\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_REQ_GPU",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to gpu niu\n0: disable\n1: enable"
          }
        ],
        "description": "pmu bus idle request register"
      },
      {
        "type": "register",
        "name": "PMU_BUS_IDLE_ST",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDLE_SDIOAUDIO",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x0",
            "description": "send idle request to sdioaudio low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_SD",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x0",
            "description": "send idle request to sd low power interface\n0: disable\n1: enable"
          },
          {
            "name": "IDLE_GIC",
            "bit_range": "27",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of gic niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_PMUM0",
            "bit_range": "26",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of pmu m0 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_CENTER1",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of center1 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_EMMC",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of emmc niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_GMAC",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of gmac niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_EDP",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of edp niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_PMU",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of pmu niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_ALIVE",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of alive niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_MSCH1",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of msch1 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_MSCH0",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of msch0 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_VIO",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of vio niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_CCIM1",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of ccim1 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_CCIM0",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of ccim0 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_CENTER",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of center niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_PERILPM0",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of perilpm0 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_USB3",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of usb3 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_HDCP",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of hdcp niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_ISP1",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of isp1 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_ISP0",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of isp0 niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_VOPL",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of vopl niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_VOPB",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of vopb niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_IEP",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of iep niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_RGA",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of rga niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_VDU",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of vdu niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_VCODEC",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of vcodec niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_PERIHP",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of perihp niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_PERILP",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of perilp niu\n0: idle status of niu is 0\n1: idle status of niu is 1"
          },
          {
            "name": "IDLE_GPU",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle status of gpu niu\n0: idle status of gpu_niu is 0\n1: idle status of gpu_niu is 1"
          }
        ],
        "description": "pmu bus idle status register"
      },
      {
        "type": "register",
        "name": "PMU_BUS_IDLE_ACK",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDLE_ACK_SDIOAUDIO",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from sdioaudio niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_SD",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from sd niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_GIC",
            "bit_range": "27",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from gic niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_PMUM0",
            "bit_range": "26",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from pmu m0 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_CENTER1",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from center1 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_EMMC",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from emmc niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_GMAC",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from gmac niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_EDP",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from edp niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_PMU",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from pmu niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_ALIVE",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from alive niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_MSCH1",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from msch1 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_MSCH0",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from msch0 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_VIO",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from vio niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_CCIM1",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from ccim1 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_CCIM0",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from ccim0 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_CENTER",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from center niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_PERILPM0",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from perilp m0 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_USB3",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from usb3 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_HDCP",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from hdcp niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_ISP1",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from isp1 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_ISP0",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from isp0 niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_VOPL",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from vopl niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_VOPB",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from vopb niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_IEP",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from iep niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_RGA",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from rga niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_VDU",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from vdu niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_VCODEC",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from vcodec niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_PERIHP",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from perihp niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_PERILP",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from perilp niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          },
          {
            "name": "IDLE_ACK_GPU",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from gpu niu\n0: idle acknowledge status of niu is 0\n1: idle acknowledge status of niu is 1"
          }
        ],
        "description": "pmu bus idle ack status register"
      },
      {
        "type": "register",
        "name": "PMU_CCI500_CON",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When bit 16=1, bit 0  can be written by software .\nWhen bit 16=0, bit 0  cannot be written by software;\nWhen bit 17=1, bit 1  can be written by software .\nWhen bit 17=0, bit 1  cannot be written by software;\n......\nWhen bit 31=1, bit 15  can be written by software .\nWhen bit 31=0, bit 15  cannot be written by software;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "QGATING_CCI500_CFG",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "CCI-500 Q-channel clock gating enable."
          },
          {
            "name": "CLR_QREQ_CCI500",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "CCI-500 Q-channel request sent by hardware."
          },
          {
            "name": "QREQ_CCI500_CFG",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "CCI-500 Q-channel request sent by software."
          },
          {
            "name": "PSTATE_CCI500",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "CCI-500 P-channel pstate ."
          },
          {
            "name": "CLR_PREQ_CCI500",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "CCI-500 P-channel request sent by hardware ."
          },
          {
            "name": "PREQ_CCI500_CFG",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "CCI-500 P-channel request sent by software"
          }
        ],
        "description": "CCI-500 low power control register"
      },
      {
        "type": "register",
        "name": "PMU_ADB400_CON",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_ENABLE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When bit 16=1, bit 0  can be written by software .\nWhen bit 16=0, bit 0  cannot be written by software;\nWhen bit 17=1, bit 1  can be written by software .\nWhen bit 17=0, bit 1  cannot be written by software;\n......\nWhen bit 31=1, bit 15  can be written by software .\nWhen bit 31=0, bit 15  cannot be written by software;"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLR_GIC2_CORE_B",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware send idle request to path from gic to core_b low power\ninterface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CORE_B_2GIC",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware send idle request to path from core_b to gic  low power\ninterface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CORE_B",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware send idle request from core_b to cci low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_GIC2_CORE_L",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware send idle request to path from gic to core_l low power\ninterface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CORE_L_2GIC",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware send idle request to path from core_l to gic  low power\ninterface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CORE_L",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "software send idle request from core_l to cci low power interface\n0: disable\n1: enable"
          },
          {
            "name": "CLR_CXCS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hardware send idle request to cxcs low power interface\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PWRDWN_REQ_GIC2_CORE_B",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to path from gic to core_b low power interface\n0: disable\n1: enable"
          },
          {
            "name": "PWRDWN_REQ_CORE_B_2GIC",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "software send idle request to path from core_b to gic  low power\ninterface\n0: disable\n1: enable"
          },
          {
            "name": "PWRDWN_REQ_CORE_B",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "software send idle request from core_b to cci low power interface\n0: disable\n1: enable"
          },
          {
            "name": "PWRDWN_REQ_GIC2_CORE_L",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "send idle request to path from gic to core_l low power interface\n0: disable\n1: enable"
          },
          {
            "name": "PWRDWN_REQ_CORE_L_2GIC",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "software send idle request to path from core_l to gic  low power\ninterface\n0: disable\n1: enable"
          },
          {
            "name": "PWRDWN_REQ_CORE_L",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "software send idle request from core_l to cci low power interface\n0: disable\n1: enable"
          },
          {
            "name": "PWRDWN_REQ_CXCS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "software send idle request to cxcs low power interface\n0: disable\n1: enable"
          }
        ],
        "description": "adb-400 low power control register"
      },
      {
        "type": "register",
        "name": "PMU_ADB400_ST",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDLE_GIC2_CORE_B",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "IDLE_CORE_B_2GIC",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "IDLE_CORE_B",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "IDLE_GIC2_CORE_L",
            "bit_range": "11",
            "attr": "WO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "IDLE_CORE_L_2GIC",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "IDLE_CORE_L",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "ACTIVE_CXCS",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "active status of cxcs low power interface\n0: active status  is 0 (inactive)\n1: active status  is 1 (active)"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PWRDWN_ACK_GIC2_CORE_B",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          },
          {
            "name": "PWRDWN_ACK_CORE_B_2GIC",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          },
          {
            "name": "PWRDWN_ACK_CORE_B",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          },
          {
            "name": "PWRDWN_ACK_GIC2_CORE_L",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          },
          {
            "name": "PWRDWN_ACK_CORE_L_2GIC",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          },
          {
            "name": "PWRDWN_ACK_CORE_L",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          },
          {
            "name": "PWRDWN_ACK_CXCS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "idle acknowledge status from cxcs\n0: idle acknowledge status of adb is 0\n1: idle acknowledge status of adb is 1"
          }
        ],
        "description": "adb-400 low power status register"
      },
      {
        "type": "register",
        "name": "PMU_POWER_ST",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POWER_STATE",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "power state of pmu FSM"
          }
        ],
        "description": "pmu power status register"
      },
      {
        "type": "register",
        "name": "PMU_CORE_PWR_ST",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "QACCEPTN_CCI500",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x0",
            "description": "CCI-500 Q-channel accept signal, active low"
          },
          {
            "name": "QDENY_CCI500",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x0",
            "description": "CCI-500 Q-channel deny signal, active high"
          },
          {
            "name": "QACTIVE_CCI500",
            "bit_range": "27",
            "attr": "RO",
            "reset": "0x0",
            "description": "CCI-500 Q-channel active signal, active high"
          },
          {
            "name": "PACCEPT_CCI500",
            "bit_range": "26",
            "attr": "RO",
            "reset": "0x0",
            "description": "CCI-500 P-channel accept signal, active high"
          },
          {
            "name": "PDENY_CCI500",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "CCI-500 P-channel deny signal, active high"
          },
          {
            "name": "PACTIVE_CCI500",
            "bit_range": "24:20",
            "attr": "RO",
            "reset": "0x00",
            "description": "CCI-500 P-channel active signal, active high"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STANDBYWFI_CLUSTER_B",
            "bit_range": "17:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "standbywfi status of cluster_b\n0: cluster_b standbywfi status is 0\n1: cluster_b standbywfi status is 1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STANDBYWFE_CLUSTER_B",
            "bit_range": "13:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "standbywfe status of cluster_b\n0: cluster_b standbywfe status is 0\n1: cluster_b standbywfe status is 1"
          },
          {
            "name": "STANDBYWFIL2_CLUSTER_B",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "standbywfil2 status of cluster_b\n0: cluster_b standbywfil2 status is 0\n1: cluster_b standbywfil2 status is 1"
          },
          {
            "name": "L2FLUSHDONE_CLUSTER_B",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "l2flushdone status of cluster_b\n0: cluster_b l2flushdone status is 0\n1: cluster_b l2flushdone status is 1"
          },
          {
            "name": "STANDBYWFI_CLUSTER_L",
            "bit_range": "9:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "standbywfi status of cluster_l\n0: cluster_l standbywfi status is 0\n1: cluster_l standbywfi status is 1"
          },
          {
            "name": "STANDBYWFE_CLUSTER_L",
            "bit_range": "5:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "standbywfe status of cluster_l\n0: cluster_l standbywfe status is 0\n1: cluster_l standbywfe status is 1"
          },
          {
            "name": "STANDBYWFIL2_CLUSTER_L",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "standbywfil2 status of cluster_l\n0: cluster_l standbywfil2 status is 0\n1: cluster_l standbywfil2 status is 1"
          },
          {
            "name": "L2FLUSHDONE_CLUSTER_L",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "l2flushdone status of cluster_l\n0: cluster_l l2flushdone status is 0\n1: cluster_l l2flushdone status is 1"
          }
        ],
        "description": "pmu core power status register"
      },
      {
        "type": "register",
        "name": "PMU_OSC_CNT",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_OSC_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "pmu osc stable counter value"
          }
        ],
        "description": "pmu osc count register"
      },
      {
        "type": "register",
        "name": "PMU_PLLLOCK_CNT",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_PLLLOCK_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "pmu pll lock counter value"
          }
        ],
        "description": "pmu pll lock count register"
      },
      {
        "type": "register",
        "name": "PMU_PLLRST_CNT",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_PLLRST_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "pmu pll reset counter value"
          }
        ],
        "description": "pmu pll reset count register"
      },
      {
        "type": "register",
        "name": "PMU_STABLE_CNT",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_STABLE_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "pmu PMIC stable counter value"
          }
        ],
        "description": "pmu power stable count register"
      },
      {
        "type": "register",
        "name": "PMU_DDRIO_PWRON_CNT",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_DDRIO_PWRON_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "pmu ddrio power on counter value"
          }
        ],
        "description": "pmu ddrio power on count register"
      },
      {
        "type": "register",
        "name": "PMU_WAKEUP_RST_CLR_CNT",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_WAKEUP_RST_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "pmu  wakeup reset counter value"
          }
        ],
        "description": "pmu wakeup reset clear count register"
      },
      {
        "type": "register",
        "name": "PMU_DDR_SREF_ST",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDRC1_SREF_DONE_EXT",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr controller 1 self re-fresh done, active high"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDRC0_SREF_DONE_EXT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "ddr controller 0 self re-fresh done, active high"
          }
        ],
        "description": "pmu ddr self refresh status register"
      },
      {
        "type": "register",
        "name": "PMU_SCU_L_PWRDN_CNT",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_SCU_L_PWRDN_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu scu_l power down counter value"
          }
        ],
        "description": "pmu scu_l power down count register"
      },
      {
        "type": "register",
        "name": "PMU_SCU_L_PWRUP_CNT",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_SCU_L_PWRUP_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu scu_l power up counter value"
          }
        ],
        "description": "pmu scu_l power up count register"
      },
      {
        "type": "register",
        "name": "PMU_SCU_B_PWRDN_CNT",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_SCU_B_PWRDN_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu scu_b power down counter value"
          }
        ],
        "description": "pmu scu_b power down count register"
      },
      {
        "type": "register",
        "name": "PMU_SCU_B_PWRUP_CNT",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_SCU_B_PWRUP_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu scu_b power up counter value"
          }
        ],
        "description": "pmu scu_b power up count register"
      },
      {
        "type": "register",
        "name": "PMU_GPU_PWRDN_CNT",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_GPU_PWRDN_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu gpu power down counter value"
          }
        ],
        "description": "pmu gpu power down count register"
      },
      {
        "type": "register",
        "name": "PMU_GPU_PWRUP_CNT",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_GPU_PWRUP_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu gpu power up counter value"
          }
        ],
        "description": "pmu gpu power up count register"
      },
      {
        "type": "register",
        "name": "PMU_CENTER_PWRDN_CNT",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_CENTER_PWRDN_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu center power down counter value"
          }
        ],
        "description": "pmu center power down count register"
      },
      {
        "type": "register",
        "name": "PMU_CENTER_PWRUP_CNT",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00005dc0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PMU_CENTER_PWRUP_CNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x05dc0",
            "description": "pmu center power up counter value"
          }
        ],
        "description": "pmu center power up count register"
      },
      {
        "type": "register",
        "name": "PMU_TIMEOUT_CNT",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TIMEOUT_COUNT",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "timeout wakeup counter value"
          }
        ],
        "description": "pmu timeout count register"
      },
      {
        "type": "register",
        "name": "PMU_CPU0APM_CON",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L0_SFT_WAKEUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l0 software wakeup source.\n1: wakeup ;\n0: nothing ;"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L0_INT_WAKEUP_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l0 interrupt wake enable.\n0: disable ;\n1: enable  ;"
          },
          {
            "name": "CPU_L0_WFI_PWRDN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu_l0 wfi power down enable.\n0: disable ;\n1: enable  ;"
          }
        ],
        "description": "pmu cpu0 auto power down control register"
      },
      {
        "type": "register",
        "name": "PMU_CPU1APM_CON",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L1_SFT_WAKEUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l1 software wakeup source.\n1: wakeup ;\n0: nothing ;"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L1_INT_WAKEUP_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l1 interrupt wake enable.\n0: disable ;\n1: enable  ;"
          },
          {
            "name": "CPU_L1_WFI_PWRDN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu_l1 wfi power down enable.\n0: disable ;\n1: enable  ;"
          }
        ],
        "description": "pmu cpu1 auto power down control register"
      },
      {
        "type": "register",
        "name": "PMU_CPU2APM_CON",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L2_SFT_WAKEUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l2 software wakeup source.\n1: wakeup ;\n0: nothing ;"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L2_INT_WAKEUP_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l2 interrupt wake enable.\n0: disable ;\n1: enable  ;"
          },
          {
            "name": "CPU_L2_WFI_PWRDN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu_l2 wfi power down enable.\n0: disable ;\n1: enable  ;"
          }
        ],
        "description": "pmu cpu2 auto power down control register"
      },
      {
        "type": "register",
        "name": "PMU_CPU3APM_CON",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L3_SFT_WAKEUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l3 software wakeup source.\n1: wakeup ;\n0: nothing ;"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_L3_INT_WAKEUP_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu l3 interrupt wake enable.\n0: disable ;\n1: enable  ;"
          },
          {
            "name": "CPU_L3_WFI_PWRDN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu_l3 wfi power down enable.\n0: disable ;\n1: enable  ;"
          }
        ],
        "description": "pmu cpu3 auto power down control register"
      },
      {
        "type": "register",
        "name": "PMU_CPU0BPM_CON",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_B0_SFT_WAKEUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu b0 software wakeup source.\n1: wakeup ;\n0: nothing ;"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_B0_INT_WAKEUP_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu b0 interrupt wake enable.\n0: disable ;\n1: enable  ;"
          },
          {
            "name": "CPU_B0_WFI_PWRDN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu_b0 wfi power down enable.\n0: disable ;\n1: enable  ;"
          }
        ],
        "description": "pmu cluster_b cpu0 auto power down control register"
      },
      {
        "type": "register",
        "name": "PMU_CPU1BPM_CON",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_B0_SFT_WAKEUP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu b0 software wakeup source.\n1: wakeup ;\n0: nothing ;"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CPU_B0_INT_WAKEUP_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu b0 interrupt wake enable.\n0: disable ;\n1: enable  ;"
          },
          {
            "name": "CPU_B0_WFI_PWRDN_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cpu_b0 wfi power down enable.\n0: disable ;\n1: enable  ;"
          }
        ],
        "description": "pmu cluster_b cpu0 auto power down control register"
      },
      {
        "type": "register",
        "name": "PMU_NOC_AUTO_ENA",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SDIOAUDIO_GATING_DISABLE",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing\n1: clock gating disable."
          },
          {
            "name": "SD_GATING_DISABLE",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing\n1: clock gating disable."
          },
          {
            "name": "GIC_GATING_DISABLE",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "GPU_GATING_DISABLE",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "PERILP_GATING_DISABLE",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "PERIHP_GATING_DISABLE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "VCODEC_GATING_DISABLE",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing\n1: clock gating disable."
          },
          {
            "name": "VDU_GATING_DISABLE",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "RGA_GATING_DISABLE",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "IEP_GATING_DISABLE",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "VOPB_GATING_DISABLE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "VOPL_GATING_DISABLE",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "ISP0_GATING_DISABLE",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "ISP1_GATING_DISABLE",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "HDCP_GATING_DISABLE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "USB3_GATING_DISABLE",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing\n1: clock gating disable."
          },
          {
            "name": "PERILPM0_GATING_DISABLE",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "CENTER_GATING_DISABLE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: noting\n1: clock gating disable."
          },
          {
            "name": "CCIM0_GATING_DISABLE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "CCIM1_GATING_DISABLE",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "VIO_GATING_DISABLE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "MSCH0_GATING_DISABLE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "MSCH1_GATING_DISABLE",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "ALIVE_GATING_DISABLE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "PMU_GATING_DISABLE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "EDP_GATING_DISABLE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "GMAC_GATING_DISABLE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: gmac clock gating disable."
          },
          {
            "name": "EMMC_GATING_DISABLE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing ;\n1: clock gating disable."
          },
          {
            "name": "CENTER1_GATING_DISABLE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: nothing\n1: clock gating disable."
          },
          {
            "name": "PMUM0_GATING_DISABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: noting ;\n1: clock gating disable."
          }
        ],
        "description": "NOC auto domain clock gating disable enable register"
      },
      {
        "type": "register",
        "name": "PMU_PWRDN_CON1",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VD_CENTER_PWRDWN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "vd_center power down enable\n0: disable\n1: enable"
          },
          {
            "name": "VD_SCU_B_PWRDWN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "vd_scu_b power down enable\n0: disable\n1: enable"
          },
          {
            "name": "VD_SCU_L_ENABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "vd_scu_l power down enable\n0: disable\n1: enable"
          }
        ],
        "description": "pmu power down configure register1"
      },
      {
        "type": "register",
        "name": "PMU_SYS_REG0",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PMU_SYS_REG0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "system register 0"
          }
        ],
        "description": "pmu system register 0"
      },
      {
        "type": "register",
        "name": "PMU_SYS_REG1",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PMU_SYS_REG1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "system register 1"
          }
        ],
        "description": "pmu system register 1"
      },
      {
        "type": "register",
        "name": "PMU_SYS_REG2",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PMU_SYS_REG2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "system register 2"
          }
        ],
        "description": "pmu system register 2"
      },
      {
        "type": "register",
        "name": "PMU_SYS_REG3",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PMU_SYS_REG3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "system register 3"
          }
        ],
        "description": "pmu system register 3"
      }
    ],
    "name": "PMU",
    "summary": [
      {
        "name": "PMU_WAKEUP_CFG0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu wakeup configure register 0"
      },
      {
        "name": "PMU_WAKEUP_CFG1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu wakeup configure register 1"
      },
      {
        "name": "PMU_WAKEUP_CFG2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu wakeup configure register 2"
      },
      {
        "name": "PMU_WAKEUP_CFG3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu wakeup configure register 3"
      },
      {
        "name": "PMU_WAKEUP_CFG4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu wakeup configure register 4"
      },
      {
        "name": "PMU_PWRDN_CON",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power down configure register"
      },
      {
        "name": "PMU_PWRDN_ST",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power down status register"
      },
      {
        "name": "PMU_PLL_CON",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "PLL low power control register"
      },
      {
        "name": "PMU_PWRMODE_CON",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power mode configure register of common resource"
      },
      {
        "name": "PMU_SFT_CON",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu software configure register"
      },
      {
        "name": "PMU_INT_CON",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu interrupt configure register"
      },
      {
        "name": "PMU_INT_ST",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu interrupt status register"
      },
      {
        "name": "PMU_GPIO0_POS_INT_CON",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio0 posedge interrupt configure register"
      },
      {
        "name": "PMU_GPIO0_NEG_INT_CON",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio0 negedge interrupt configure register"
      },
      {
        "name": "PMU_GPIO1_POS_INT_CON",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio1 posedge interrupt configure register"
      },
      {
        "name": "PMU_GPIO1_NEG_INT_CON",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio1 negedge interrupt configure register"
      },
      {
        "name": "PMU_GPIO0_POS_INT_ST",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio0 posedge interrupt status register"
      },
      {
        "name": "PMU_GPIO0_NEG_INT_ST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio0 negedge interrupt status register"
      },
      {
        "name": "PMU_GPIO1_POS_INT_ST",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio1 posedge interrupt status register"
      },
      {
        "name": "PMU_GPIO1_NEG_INT_ST",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu gpio1 negedge interrupt status register"
      },
      {
        "name": "PMU_PWRDN_INTEN",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power down interrupt enable register"
      },
      {
        "name": "PMU_PWRDN_STATUS",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power down interrupt status register"
      },
      {
        "name": "PMU_WAKEUP_STATUS",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu interrupt wakeup status register"
      },
      {
        "name": "PMU_BUS_CLR",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu bus clear register"
      },
      {
        "name": "PMU_BUS_IDLE_REQ",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu bus idle request register"
      },
      {
        "name": "PMU_BUS_IDLE_ST",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu bus idle status register"
      },
      {
        "name": "PMU_BUS_IDLE_ACK",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu bus idle ack status register"
      },
      {
        "name": "PMU_CCI500_CON",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "CCI-500 low power control register"
      },
      {
        "name": "PMU_ADB400_CON",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "adb-400 low power control register"
      },
      {
        "name": "PMU_ADB400_ST",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "adb-400 low power status register"
      },
      {
        "name": "PMU_POWER_ST",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power status register"
      },
      {
        "name": "PMU_CORE_PWR_ST",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu core power status register"
      },
      {
        "name": "PMU_OSC_CNT",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu osc count register"
      },
      {
        "name": "PMU_PLLLOCK_CNT",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu pll lock count register"
      },
      {
        "name": "PMU_PLLRST_CNT",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu pll reset count register"
      },
      {
        "name": "PMU_STABLE_CNT",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power stable count register"
      },
      {
        "name": "PMU_DDRIO_PWRON_CNT",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu ddrio power on count register"
      },
      {
        "name": "PMU_WAKEUP_RST_CLR_CNT",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu wakeup reset clear count register"
      },
      {
        "name": "PMU_DDR_SREF_ST",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu ddr self refresh status register"
      },
      {
        "name": "PMU_SCU_L_PWRDN_CNT",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu scu_l power down count register"
      },
      {
        "name": "PMU_SCU_L_PWRUP_CNT",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu scu_l power up count register"
      },
      {
        "name": "PMU_SCU_B_PWRDN_CNT",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu scu_b power down count register"
      },
      {
        "name": "PMU_SCU_B_PWRUP_CNT",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu scu_b power up count register"
      },
      {
        "name": "PMU_GPU_PWRDN_CNT",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu gpu power down count register"
      },
      {
        "name": "PMU_GPU_PWRUP_CNT",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu gpu power up count register"
      },
      {
        "name": "PMU_CENTER_PWRDN_CNT",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu center power down count register"
      },
      {
        "name": "PMU_CENTER_PWRUP_CNT",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00005dc0",
        "description": "pmu center power up count register"
      },
      {
        "name": "PMU_TIMEOUT_CNT",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu timeout count register"
      },
      {
        "name": "PMU_CPU0APM_CON",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu cpu0 auto power down control register"
      },
      {
        "name": "PMU_CPU1APM_CON",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu cpu1 auto power down control register"
      },
      {
        "name": "PMU_CPU2APM_CON",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu cpu2 auto power down control register"
      },
      {
        "name": "PMU_CPU3APM_CON",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu cpu3 auto power down control register"
      },
      {
        "name": "PMU_CPU0BPM_CON",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu cluster_b cpu0 auto power down control register"
      },
      {
        "name": "PMU_CPU1BPM_CON",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu cluster_b cpu0 auto power down control register"
      },
      {
        "name": "PMU_NOC_AUTO_ENA",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "NOC auto domain clock gating disable enable register"
      },
      {
        "name": "PMU_PWRDN_CON1",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu power down configure register1"
      },
      {
        "name": "PMU_SYS_REG0",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu system register 0"
      },
      {
        "name": "PMU_SYS_REG1",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu system register 1"
      },
      {
        "name": "PMU_SYS_REG2",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu system register 2"
      },
      {
        "name": "PMU_SYS_REG3",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "pmu system register 3"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "MMU_DTE_ADDR",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MMU_DTE_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "page table address"
          }
        ],
        "description": "MMU current page table address"
      },
      {
        "type": "register",
        "name": "MMU_STATUS",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000018",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MMU_PAGE_FAULT_BUS_ID",
            "bit_range": "10:6",
            "attr": "RO",
            "reset": "0x00",
            "description": "Index of master responsible for the last page\nfault"
          },
          {
            "name": "MMU_PAGE_FAULT_IS_WRITE",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "The direction of access for last page fault:\n0: read\n1:write"
          },
          {
            "name": "MMU_REPLAY_BUFFER_EMPTY",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x1",
            "description": "1:The MMU replay buffer is empty."
          },
          {
            "name": "MMU_IDLE",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x1",
            "description": "the MMu is idle when accesses are being\ntranslated and there are no unfinished\ntranslated access. The MMU_IDLE signal only\nreports idle when the MMU processor is idle\nand accesses are active on the external bus.\nNote: the MMU can be idle in page fault mode.\n1: MMU is idle"
          },
          {
            "name": "MMU_STALL_ACTIVE",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "MMU stall mode currently enabled. The mode\nis enabled by command.\n1: MMU is in stall active status"
          },
          {
            "name": "MMU_PAGE_FAULT_ACTIVE",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "MMU page fault mode currently enabled.The\nmode is enabled by command\n1: page fault is active"
          },
          {
            "name": "MMU_PAGING_ENABLED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "0: paging is disabled\n1: Paging is enabled"
          }
        ],
        "description": "MMU status register"
      },
      {
        "type": "register",
        "name": "MMU_CMD",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MMU_CMD",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: MMU_ENABLE_PAGING. enable paging.\n1: MMU_DISABLE_PAGING. disable paging.\n2: MMU_ENABLE_STALL. turn on stall mode.\n3: MMU_DISABLE_STALL. turn off stall mode.\n4: MMU_ZAP_CACHE.  zap the entire page\ntable cache.\n5: MMU_PAGE_FAULT_DONE. leave page fault\nmode.\n6: MMU_FORCE_RESET. reset the mmu.\nThe MMU_ENABLE_STALL command can\nalways be issued. Other commands are\nignored unless the MMU is idle or stalled."
          }
        ],
        "description": "MMU command register"
      },
      {
        "type": "register",
        "name": "MMU_PAGE_FAULT_ADDR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MMU_PAGE_FAULT_ADDR",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "address of last page fault"
          }
        ],
        "description": "MMU logic address of last page fault register"
      },
      {
        "type": "register",
        "name": "MMU_ZAP_ONE_LINE",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MMU_ZAP_ONE_LINE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "address to be invalidated from the page table\ncache."
          }
        ],
        "description": "MMU zap cache line register"
      },
      {
        "type": "register",
        "name": "MMU_INT_RAWSTAT",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "READ_BUS_ERROR",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "read bus error"
          },
          {
            "name": "PAGE_FAULT",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "page fault"
          }
        ],
        "description": "MMU raw interrupt status register"
      },
      {
        "type": "register",
        "name": "MMU_INT_CLEAR",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "READ_BUS_ERROR_CLEAR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "read bus error interrupt clear. write 1 to this\nregister can clear read bus error interrupt."
          },
          {
            "name": "PAGE_FAULT_CLEAR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "page fault interrupt clear, write 1 to this\nregister can clear page fault interrupt."
          }
        ],
        "description": "MMU interrupt clear register"
      },
      {
        "type": "register",
        "name": "MMU_INT_MASK",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "READ_BUS_ERROR_INT_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "read bus error interrupt enable"
          },
          {
            "name": "PAGE_FAULT_INT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "page fault interrupt enable"
          }
        ],
        "description": "MMU interrupt mask register"
      },
      {
        "type": "register",
        "name": "MMU_INT_STATUS",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "READ_BUS_ERROR",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "read bus error interrupt"
          },
          {
            "name": "PAGE_FAULT",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "page fault interrupt"
          }
        ],
        "description": "MMU interrupt status register"
      },
      {
        "type": "register",
        "name": "MMU_AUTO_GATING",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MMU_ATUO_GATING",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu clock auto gating\nwhen it is 1, the mmu will auto gating itself"
          }
        ],
        "description": "clock atuo gating register"
      }
    ],
    "name": "MMU",
    "summary": [
      {
        "name": "MMU_DTE_ADDR",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU current page table address"
      },
      {
        "name": "MMU_STATUS",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000018",
        "description": "MMU status register"
      },
      {
        "name": "MMU_CMD",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU command register"
      },
      {
        "name": "MMU_PAGE_FAULT_ADDR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU logic address of last page fault register"
      },
      {
        "name": "MMU_ZAP_ONE_LINE",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU zap cache line register"
      },
      {
        "name": "MMU_INT_RAWSTAT",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU raw interrupt status register"
      },
      {
        "name": "MMU_INT_CLEAR",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU interrupt clear register"
      },
      {
        "name": "MMU_INT_MASK",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU interrupt mask register"
      },
      {
        "name": "MMU_INT_STATUS",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "MMU interrupt status register"
      },
      {
        "name": "MMU_AUTO_GATING",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "clock atuo gating register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "TIMER_n_LOAD_COUNT0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LOAD_COUNT_LOW_BITS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Low 32 bits value to be loaded into Timer n."
          }
        ],
        "description": "Timer n higher Load Count Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_LOAD_COUNT1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LOAD_COUNT_HIGH_BITS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "High 32 bits value to be loaded into Timer n."
          }
        ],
        "description": "Timer n higher Load Count Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_CURRENT_VALUE0",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CURRENT_CNT_LOW_BITS",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Low 32 bits of current value of timer n."
          }
        ],
        "description": "Timer n Current Value Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_CURRENT_VALUE1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CURRENT_CNT_HIGH_BITS",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "High 32 bits of current value of timer n."
          }
        ],
        "description": "Timer n Current Value Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_LOAD_COUNT2",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LOAD_COUNT_LOW_BITS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Low 32 bits value to be loaded into Timer n."
          }
        ],
        "description": "Timer n lower Load Count Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_LOAD_COUNT3",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LOAD_COUNT_HIGH_BITS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "High 32 bits value to be loaded into Timer n."
          }
        ],
        "description": "Timer n lower Load Count Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_INTSTATUS",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_PD",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "This register contains the interrupt status for timer n.\nWrite 1 to this register will clear the interrupt."
          }
        ],
        "description": "Timer Interrupt Stauts Register"
      },
      {
        "type": "register",
        "name": "TIMER_n_CONTROLREG",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Timer interrupt mask\n0: mask\n1: not mask"
          },
          {
            "name": "TIMER_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Timer mode.\n0: free-running mode\n1: user-defined count mode"
          },
          {
            "name": "TIMER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Timer enable.\n0: disable\n1: enable"
          }
        ],
        "description": "Timer n Control Register"
      }
    ],
    "name": "TIMER",
    "summary": [
      {
        "name": "TIMER_n_LOAD_COUNT0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n higher Load Count Register"
      },
      {
        "name": "TIMER_n_LOAD_COUNT1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n higher Load Count Register"
      },
      {
        "name": "TIMER_n_CURRENT_VALUE0",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n Current Value Register"
      },
      {
        "name": "TIMER_n_CURRENT_VALUE1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n Current Value Register"
      },
      {
        "name": "TIMER_n_LOAD_COUNT2",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n lower Load Count Register"
      },
      {
        "name": "TIMER_n_LOAD_COUNT3",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n lower Load Count Register"
      },
      {
        "name": "TIMER_n_INTSTATUS",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer Interrupt Stauts Register"
      },
      {
        "name": "TIMER_n_CONTROLREG",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timer n Control Register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "DMAC_DSR",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "Provides the security status of the DMA manager thread:\n0 = DMA manager operates in the Secure state\n1 = DMA manager operates in the Non-secure state."
          },
          {
            "name": "",
            "bit_range": "8:4",
            "attr": "RO",
            "reset": "0x00",
            "description": "When the DMA manager thread executes a DMAWFE instruction, it\nwaits for the following event to occur:\nb00000 = event[0]\nb00001 = event[1]\nb00010 = event[2]\n...\nb11111 = event[31]."
          },
          {
            "name": "",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "The operating state of the DMA manager:\nb0000 = Stopped\nb0001 = Executing\nb0010 = Cache miss\nb0011 = Updating PC\nb0100 = Waiting for event\nb0101-b1110 = reserved\nb1111 = Faulting."
          }
        ],
        "description": "DMA Manager Status Register"
      },
      {
        "type": "register",
        "name": "DMAC_DPC",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Program counter for the DMA manager thread"
          }
        ],
        "description": "DMA Program Counter Register"
      },
      {
        "type": "register",
        "name": "DMAC_INTEN",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Program the appropriate bit to control how the DMAC responds\nwhen it executes DMASEV:\nBit [N] = 0 If the DMAC executes DMASEV for the event-interrupt\nresource N then the DMAC signals event N to all of the threads. Set\nbit [N] to 0 if your system design does not use irq[N] to\nsignal an interrupt request.\nBit [N] = 1 If the DMAC executes DMASEV for the event-interrupt\nresource N then the DMAC sets irq[N] HIGH. Set bit [N] to 1 if your\nsystem designer requires irq[N] to signal an interruptrequest."
          }
        ],
        "description": "Interrupt Enable Register"
      },
      {
        "type": "register",
        "name": "DMAC_EVENT_RIS",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Returns the status of the event-interrupt resources:\nBit [N] = 0 Event N is inactive or irq[N] is LOW.\nBit [N] = 1 Event N is active or irq[N] is HIGH."
          }
        ],
        "description": "Event-Interrupt Raw Status Register"
      },
      {
        "type": "register",
        "name": "DMAC_INTMIS",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Provides the status of the interrupts that are active in the DMAC:\nBit [N] = 0 Interrupt N is inactive and therefore irq[N] is LOW.\nBit [N] = 1 Interrupt N is active and therefore irq[N] is HIGH"
          }
        ],
        "description": "Interrupt Status Register"
      },
      {
        "type": "register",
        "name": "DMAC_INTCLR",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "WO",
            "reset": "0x00000000",
            "description": "Controls the clearing of the irq outputs:\nBit [N] = 0 The status of irq[N] does not change.\nBit [N] = 1 The DMAC sets irq[N] LOW if the INTEN Register\nprograms the DMAC to signal an interrupt.\nOtherwise, the status of irq[N] does not change."
          }
        ],
        "description": "Interrupt Clear Register"
      },
      {
        "type": "register",
        "name": "DMAC_FSRD",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Provides the fault status of the DMA manager. Read as:\n0 = the DMA manager thread is not in the Faulting state\n1 = the DMA manager thread is in the Faulting state."
          }
        ],
        "description": "Fault Status DMA Manager Register"
      },
      {
        "type": "register",
        "name": "DMAC_FSRC",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Each bit provides the fault status of the corresponding channel.\nRead as:\nBit [N] = 0 No fault is present on DMA channel N.\nBit [N] = 1 DMA channel N is in the Faulting or Faulting completing\nstate."
          }
        ],
        "description": "Fault Status DMA Channel Register"
      },
      {
        "type": "register",
        "name": "DMAC_FTRD",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "If the DMA manager aborts, this bit indicates if the erroneous\ninstruction was read from the system\nmemory or from the debug interface:\n0 = instruction that generated an abort was read from system\nmemory\n1 = instruction that generated an abort was read from the debug\ninterface."
          },
          {
            "name": "RESERVED",
            "bit_range": "29:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates the AXI response that the DMAC receives on the RRESP\nbus, after the DMA manager\nperforms an instruction fetch:\n0 = OKAY response\n1 = EXOKAY, SLVERR, or DECERR response"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA manager was attempting to execute DMAWFE\nor DMASEV with inappropriate security permissions:\n0 = DMA manager has appropriate security to execute DMAWFE or\nDMASEV\n1 = a DMA manager thread in the Non-secure state attempted to\nexecute either:\nDMAWFE to wait for a secure event\nDMASEV to create a secure event or secure interrupt"
          },
          {
            "name": "",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA manager was attempting to execute DMAGO\nwith inappropriate security permissions:\n0 = DMA manager has appropriate security to execute DMAGO\n1 = DMA manager thread in the Non-secure state attempted to\nexecute DMAGO to create a DMA channel operating in the Secure\nstate."
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA manager was attempting to execute an\ninstruction operand that was not valid for\nthe configuration of the DMAC:\n0 = valid operand\n1 = invalid operand."
          },
          {
            "name": "",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Indicates if the DMA manager was attempting to execute an\nundefined instruction:\n0 = defined instruction\n1 = undefined instruction."
          }
        ],
        "description": "Fault Type DMA Manager Register"
      },
      {
        "type": "register",
        "name": "DMAC_FTR0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA channel has locked-up because of resource\nstarvation:\n0 = DMA channel has adequate resources\n1 = DMA channel has locked-up because of insufficient resources.\nThis fault is an imprecise abort"
          },
          {
            "name": "",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "If the DMA channel aborts, this bit indicates if the erroneous\ninstruction was read from the system\nmemory or from the debug interface:\n0 = instruction that generated an abort was read from system\nmemory\n1 = instruction that generated an abort was read from the debug\ninterface.\nThis fault is an imprecise abort but the bit is only valid when a\nprecise abort occurs."
          },
          {
            "name": "RESERVED",
            "bit_range": "29:19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates the AXI response that the DMAC receives on the RRESP\nbus, after the DMA channel\nthread performs a data read:\n0 = OKAY response\n1 = EXOKAY, SLVERR, or DECERR response.\nThis fault is an imprecise abort"
          },
          {
            "name": "",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates the AXI response that the DMAC receives on the BRESP\nbus, after the DMA channel\nthread performs a data write:\n0 = OKAY response\n1 = EXOKAY, SLVERR, or DECERR response.\nThis fault is an imprecise abort."
          },
          {
            "name": "",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates the AXI response that the DMAC receives on the RRESP\nbus, after the DMA channel\nthread performs an instruction fetch:\n0 = OKAY response\n1 = EXOKAY, SLVERR, or DECERR response.\nThis fault is a precise abort."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the MFIFO did not contain the data to enable the DMAC\nto perform the DMAST:\n0 = MFIFO contains all the data to enable the DMAST to complete\n1 = previous DMALDs have not put enough data in the MFIFO to\nenable the DMAST to complete.\nThis fault is a precise abort."
          },
          {
            "name": "",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the MFIFO prevented the DMA channel thread from\nexecuting DMALD or DMAST. Depending on the instruction:\nDMALD  0 = MFIFO contains sufficient space\n1 = MFIFO is too small to hold the data that DMALD requires.\nDMAST  0 = MFIFO contains sufficient data\n1 = MFIFO is too small to store the data to enable DMAST to\ncomplete.\nThis fault is an imprecise abort"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if a DMA channel thread, in the Non-secure state,\nattempts to program the CCRn Register\nto perform a secure read or secure write:\n0 = a DMA channel thread in the Non-secure state is not violating\nthe security permissions\n1 = a DMA channel thread in the Non-secure state attempted to\nperform a secure read or secure write.\nThis fault is a precise abort"
          },
          {
            "name": "",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if a DMA channel thread, in the Non-secure state,\nattempts to execute DMAWFP, DMALDP,\nDMASTP, or DMAFLUSHP with inappropriate security permissions:\n0 = a DMA channel thread in the Non-secure state is not violating\nthe security permissions\n1 = a DMA channel thread in the Non-secure state attempted to\nexecute either:\no DMAWFP to wait for a secure peripheral\no DMALDP or DMASTP to notify a secure peripheral\no DMAFLUSHP to flush a secure peripheral.\nThis fault is a precise abort."
          },
          {
            "name": "",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA channel thread attempts to execute DMAWFE\nor DMASEV with inappropriate security permissions:\n0 = a DMA channel thread in the Non-secure state is not violating\nthe security permissions\n1 = a DMA channel thread in the Non-secure state attempted to\nexecute either:\nDMAWFE to wait for a secure event\nDMASEV to create a secure event or secure interrupt.\nThis fault is a precise abort."
          },
          {
            "name": "RESERVED",
            "bit_range": "4:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA channel thread was attempting to execute an\ninstruction operand that was not\nvalid for the configuration of the DMAC:\n0 = valid operand\n1 = invalid operand.\nThis fault is a precise abort."
          },
          {
            "name": "",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates if the DMA channel thread was attempting to execute an\nundefined instruction:\n0 = defined instruction\n1 = undefined instruction.\nThis fault is a precise abort"
          }
        ],
        "description": "Fault Type DMA Channel Register"
      },
      {
        "type": "register",
        "name": "DMAC_CSR0~DMAC_CSR7",
        "offset": "0x100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "The channel non-secure bit provides the security of the DMA\nchannel:\n0 = DMA channel operates in the Secure state\n1 = DMA channel operates in the Non-secure state"
          },
          {
            "name": "RESERVED",
            "bit_range": "20:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "When the DMA channel thread executes DMAWFP this bit indicates\nif the periph operand was set:\n0 = DMAWFP executed with the periph operand not set\n1 = DMAWFP executed with the periph operand set"
          },
          {
            "name": "",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "When the DMA channel thread executes DMAWFP this bit indicates\nif the burst or single operand were set:\n0 = DMAWFP executed with the single operand set\n1 = DMAWFP executed with the burst operand set."
          },
          {
            "name": "RESERVED",
            "bit_range": "13:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "8:4",
            "attr": "RO",
            "reset": "0x00",
            "description": "If the DMA channel is in the Waiting for event state or the Waiting\nfor peripheral state then these bits\nindicate the event or peripheral number that the channel is waiting\nfor:\nb00000 = DMA channel is waiting for event, or peripheral, 0\nb00001 = DMA channel is waiting for event, or peripheral, 1\nb00010 = DMA channel is waiting for event, or peripheral, 2\n...\nb11111 = DMA channel is waiting for event, or peripheral, 31"
          },
          {
            "name": "",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "The channel status encoding is:\nb0000 = Stopped\nb0001 = Executing\nb0010 = Cache miss\nb0011 = Updating PC\nb0100 = Waiting for event\nb0101 = At barrier\nb0110 = reserved\nb0111 = Waiting for peripheral\nb1000 = Killing\nb1001 = Completing\nb1010-b1101 = reserved\nb1110 = Faulting completing\nb1111 = Faulting"
          }
        ],
        "description": "Channel Status Registers"
      },
      {
        "type": "register",
        "name": "DMAC_CPC0~DMAC_CPC7",
        "offset": "0x104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Program counter for the DMA channel 0 thread"
          }
        ],
        "description": "Channel Program Counter Registers"
      },
      {
        "type": "register",
        "name": "DMAC_SAR0~DMAC_SAR7",
        "offset": "0x400",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Address of the source data for DMA channel 0"
          }
        ],
        "description": "Source Address Registers"
      },
      {
        "type": "register",
        "name": "DMAC_DAR0~DMAC_DAR7",
        "offset": "0x404",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Address of the Destination data for DMA channel 0"
          }
        ],
        "description": "DestinationAddress Registers"
      },
      {
        "type": "register",
        "name": "DMAC_CCR0~DMAC_CCR7",
        "offset": "0x408",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "27:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "Programs the state of AWCACHE[3,1:0]a when the DMAC writes\nthe destination data.\nBit [27]  0 = AWCACHE[3] is LOW\n1 = AWCACHE[3] is HIGH.\nBit [26]  0 = AWCACHE[1] is LOW\n1 = AWCACHE[1] is HIGH.\nBit [25]  0 = AWCACHE[0] is LOW\n1 = AWCACHE[0] is HIGH"
          },
          {
            "name": "",
            "bit_range": "24:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "Programs the state of AWPROT[2:0]a when the DMAC writes the\ndestination data.\nBit [24]  0 = AWPROT[2] is LOW\n1 = AWPROT[2] is HIGH.\nBit [23]  0 = AWPROT[1] is LOW\n1 = AWPROT[1] is HIGH.\nBit [22]  0 = AWPROT[0] is LOW\n1 = AWPROT[0] is HIGH"
          },
          {
            "name": "",
            "bit_range": "21:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "For each burst, these bits program the number of data transfers\nthat the DMAC performs when it writes\nthe destination data:\nb0000 = 1 data transfer\nb0001 = 2 data transfers\nb0010 = 3 data transfers\n...\nb1111 = 16 data transfers.\nThe total number of bytes that the DMAC writes out of the MFIFO\nwhen it executes a DMAST instruction\nis the product of dst_burst_len and dst_burst_size"
          },
          {
            "name": "",
            "bit_range": "17:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "For each beat within a burst, it programs the number of bytes that\nthe DMAC writes to the destination:\nb000 = writes 1 byte per beat\nb001 = writes 2 bytes per beat\nb010 = writes 4 bytes per beat\nb011 = writes 8 bytes per beat\nb100 = writes 16 bytes per beat\nb101-b111 = reserved.\nThe total number of bytes that the DMAC writes out of the MFIFO\nwhen it executes a DMAST instruction\nis the product of dst_burst_len and dst_burst_size."
          },
          {
            "name": "",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "Programs the burst type that the DMAC performs when it writes the\ndestination data:\n0 = Fixed-address burst. The DMAC signals AWBURST[0] LOW.\n1 = Incrementing-address burst. The DMAC signals AWBURST[0]\nHIGH."
          },
          {
            "name": "",
            "bit_range": "13:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "Set the bits to control the state of ARCACHE[2:0]a when the DMAC\nreads the source data.\nBit [13]  0 = ARCACHE[2] is LOW\n1 = ARCACHE[2] is HIGH.\nBit [12]  0 = ARCACHE[1] is LOW\n1 = ARCACHE[1] is HIGH.\nBit [11]  0 = ARCACHE[0] is LOW\n1 = ARCACHE[0] is HIGH."
          },
          {
            "name": "",
            "bit_range": "10:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Programs the state of ARPROT[2:0]a when the DMAC reads the\nsource data.\nBit [10]  0 = ARPROT[2] is LOW\n1 = ARPROT[2] is HIGH.\nBit [9]  0 = ARPROT[1] is LOW\n1 = ARPROT[1] is HIGH.\nBit [8]  0 = ARPROT[0] is LOW\n1 = ARPROT[0] is HIGH."
          },
          {
            "name": "",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "For each burst, these bits program the number of data transfers\nthat the DMAC performs when it reads the source data:\nb0000 = 1 data transfer\nb0001 = 2 data transfers\nb0010 = 3 data transfers\n...\nb1111 = 16 data transfers.\nThe total number of bytes that the DMAC reads into the MFIFO\nwhen it executes a DMALD instruction\nis the product of src_burst_len and src_burst_size"
          },
          {
            "name": "",
            "bit_range": "3:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "For each beat within a burst, it programs the number of bytes that\nthe DMAC reads from the source:\nb000 = reads 1 byte per beat\nb001 = reads 2 bytes per beat\nb010 = reads 4 bytes per beat\nb011 = reads 8 bytes per beat\nb100 = reads 16 bytes per beat\nb101-b111 = reserved.\nThe total number of bytes that the DMAC reads into the MFIFO\nwhen it executes a DMALD instruction\nis the product of src_burst_len and src_burst_size"
          },
          {
            "name": "",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Programs the burst type that the DMAC performs when it reads the\nsource data:\n0 = Fixed-address burst. The DMAC signals ARBURST[0] LOW.\n1 = Incrementing-address burst. The DMAC signals ARBURST[0]\nHIGH"
          }
        ],
        "description": "Channel Control Registers"
      },
      {
        "type": "register",
        "name": "DMAC_LC0_0~DMAC_LC0_7",
        "offset": "0x40c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "Loop counter 0 iterations"
          }
        ],
        "description": "Loop Counter 0 Registers"
      },
      {
        "type": "register",
        "name": "DMAC_LC1_0~DMAC_LC1_7",
        "offset": "0x410",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "Loop counter 1 iterations"
          }
        ],
        "description": "Loop Counter 1 Registers"
      },
      {
        "type": "register",
        "name": "DMAC_DBGSTATUS",
        "offset": "0x0d00",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "The debug encoding is as follows:\nb00 = execute the instruction that the DBGINST [1:0] Registers\ncontain\nb01 = reserved\nb10 = reserved\nb11 = reserved."
          }
        ],
        "description": "Debug Status Register"
      },
      {
        "type": "register",
        "name": "DMAC_DBGCMD",
        "offset": "0x0d04",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "1:0",
            "attr": "WO",
            "reset": "0x0",
            "description": "The debug encoding is as follows:\nb00 = execute the instruction that the DBGINST [1:0] Registers\ncontain\nb01 = reserved\nb10 = reserved\nb11 = reserved"
          }
        ],
        "description": "Debug Command Register"
      },
      {
        "type": "register",
        "name": "DMAC_DBGINST0",
        "offset": "0x0d08",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:24",
            "attr": "WO",
            "reset": "0x00",
            "description": "Instruction byte 1"
          },
          {
            "name": "",
            "bit_range": "23:16",
            "attr": "WO",
            "reset": "0x00",
            "description": "Instruction byte 0"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "10:8",
            "attr": "WO",
            "reset": "0x0",
            "description": "DMA channel number:\nb000 = DMA channel 0\nb001 = DMA channel 1\nb010 = DMA channel 2\n...\nb111 = DMA channel 7"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "The debug thread encoding is as follows:\n0 = DMA manager thread\n1 = DMA channel."
          }
        ],
        "description": "Debug Instruction-0 Register"
      },
      {
        "type": "register",
        "name": "DMAC_DBGINST1",
        "offset": "0x0d0c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:24",
            "attr": "WO",
            "reset": "0x00",
            "description": "Instruction byte 5"
          },
          {
            "name": "",
            "bit_range": "23:16",
            "attr": "WO",
            "reset": "0x00",
            "description": "Instruction byte 4"
          },
          {
            "name": "",
            "bit_range": "15:8",
            "attr": "WO",
            "reset": "0x00",
            "description": "Instruction byte 3"
          },
          {
            "name": "",
            "bit_range": "7:0",
            "attr": "WO",
            "reset": "0x00",
            "description": "Instruction byte 2"
          }
        ],
        "description": "Debug Instruction-1 Register"
      },
      {
        "type": "register",
        "name": "DMAC_CR0",
        "offset": "0x0e00",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "21:17",
            "attr": "RO",
            "reset": "0x02",
            "description": "Number of interrupt outputs that the DMAC provides:\nb00000 = 1 interrupt output, irq[0]\nb00001 = 2 interrupt outputs, irq[1:0]\nb00010 = 3 interrupt outputs, irq[2:0]\n...\nb11111 = 32 interrupt outputs, irq[31:0]."
          },
          {
            "name": "",
            "bit_range": "16:12",
            "attr": "RO",
            "reset": "0x07",
            "description": "Number of peripheral request interfaces that the DMAC provides:\nb00000 = 1 peripheral request interface\nb00001 = 2 peripheral request interfaces\nb00010 = 3 peripheral request interfaces\n...\nb11111 = 32 peripheral request interfaces."
          },
          {
            "name": "RESERVED",
            "bit_range": "11:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "6:4",
            "attr": "RO",
            "reset": "0x5",
            "description": "Number of DMA channels that the DMAC supports:\nb000 = 1 DMA channel\nb001 = 2 DMA channels\nb010 = 3 DMA channels\n...\nb111 = 8 DMA channels."
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates the status of the boot_manager_ns signal when the\nDMAC exited from reset:\n0 = boot_manager_ns was LOW\n1 = boot_manager_ns was HIGH."
          },
          {
            "name": "",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Indicates the status of the boot_from_pc signal when the DMAC\nexited from reset:\n0 = boot_from_pc was LOW\n1 = boot_from_pc was HIGH"
          },
          {
            "name": "",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x1",
            "description": "Supports peripheral requests:\n0 = the DMAC does not provide a peripheral request interface\n1 = the DMAC provides the number of peripheral request interfaces\nthat the num_periph_req field specifies."
          }
        ],
        "description": "Configuration Register 0"
      },
      {
        "type": "register",
        "name": "DMAC_CR1",
        "offset": "0x0e04",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x5",
            "description": "[7:4] num_i-cache_lines Number of i-cache lines:\nb0000 = 1 i-cache line\nb0001 = 2 i-cache lines\nb0010 = 3 i-cache lines\n...\nb1111 = 16 i-cache lines."
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x7",
            "description": "The length of an i-cache line:\nb000-b001 = reserved\nb010 = 4 bytes\nb011 = 8 bytes\nb100 = 16 bytes\nb101 = 32 bytes\nb110-b111 = reserved"
          }
        ],
        "description": "Configuration Register 1"
      },
      {
        "type": "register",
        "name": "DMAC_CR2",
        "offset": "0x0e08",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Provides the value of boot_addr[31:0] when the DMAC exited from\nreset"
          }
        ],
        "description": "Configuration Register 2"
      },
      {
        "type": "register",
        "name": "DMAC_CR3",
        "offset": "0x0e0c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Provides the security state of an event-interrupt resource:\nBit [N] = 0 Assigns event<N> or irq[N] to the Secure state.\nBit [N] = 1 Assigns event<N> or irq[N] to the Non-secure state."
          }
        ],
        "description": "Configuration Register 3"
      },
      {
        "type": "register",
        "name": "DMAC_CR4",
        "offset": "0x0e10",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000006",
            "description": "Provides the security state of the peripheral request interfaces:\nBit [N] = 0 Assigns peripheral request interface N to the Secure\nstate.\nBit [N] = 1 Assigns peripheral request interface N to the Non-secure\nstate"
          }
        ],
        "description": "Configuration Register 4"
      },
      {
        "type": "register",
        "name": "DMAC_CRDn",
        "offset": "0x0e14",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "29:20",
            "attr": "RO",
            "reset": "0x020",
            "description": "The number of lines that the data buffer contains:\nb000000000 = 1 line\nb000000001 = 2 lines\n...\nb111111111 = 1024 lines"
          },
          {
            "name": "",
            "bit_range": "19:16",
            "attr": "RO",
            "reset": "0x9",
            "description": "The depth of the read queue:\nb0000 = 1 line\nb0001 = 2 lines\n...\nb1111 = 16 lines."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "14:12",
            "attr": "RO",
            "reset": "0x4",
            "description": "Read issuing capability that programs the number of outstanding\nread transactions:\nb000 = 1\nb001 = 2\n...\nb111 = 8"
          },
          {
            "name": "",
            "bit_range": "11:8",
            "attr": "RO",
            "reset": "0x7",
            "description": "The depth of the write queue:\nb0000 = 1 line\nb0001 = 2 lines\n...\nb1111 = 16 lines."
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "6:4",
            "attr": "RO",
            "reset": "0x3",
            "description": "Write issuing capability that programs the number of outstanding\nwrite transactions:\nb000 = 1\nb001 = 2\n...\nb111 = 8"
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x3",
            "description": "The data bus width of the AXI interface:\nb000 = reserved\nb001 = reserved\nb010 = 32-bit\nb011 = 64-bit\nb100 = 128-bit\nb101-b111 = reserved."
          }
        ],
        "description": "DMA Configuration Register"
      },
      {
        "type": "register",
        "name": "DMAC_WD",
        "offset": "0x0e80",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Controls how the DMAC responds when it detects a lock-up\ncondition:\n0 = the DMAC aborts all of the contributing DMA channels and sets\nirq_abort HIGH\n1 = the DMAC sets irq_abort HIGH."
          }
        ],
        "description": "DMA Watchdog Register"
      }
    ],
    "name": "DMAC",
    "summary": [
      {
        "name": "DMAC_DSR",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "DMA Manager Status Register"
      },
      {
        "name": "DMAC_DPC",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "DMA Program Counter Register"
      },
      {
        "name": "DMAC_INTEN",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Enable Register"
      },
      {
        "name": "DMAC_EVENT_RIS",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "Event-Interrupt Raw Status Register"
      },
      {
        "name": "DMAC_INTMIS",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Status Register"
      },
      {
        "name": "DMAC_INTCLR",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Clear Register"
      },
      {
        "name": "DMAC_FSRD",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Status DMA Manager Register"
      },
      {
        "name": "DMAC_FSRC",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Status DMA Channel Register"
      },
      {
        "name": "DMAC_FTRD",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Manager Register"
      },
      {
        "name": "DMAC_FTR0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR2",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR3",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR4",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR5",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR6",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_FTR7",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fault Type DMA Channel Register"
      },
      {
        "name": "DMAC_CSR0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC0",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR1",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC1",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR2",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC2",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR3",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC3",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR4",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC4",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR5",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC5",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR6",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC6",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_CSR7",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Status Registers"
      },
      {
        "name": "DMAC_CPC7",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Program Counter Registers"
      },
      {
        "name": "DMAC_SAR0",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR0",
        "offset": "0x0404",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR0",
        "offset": "0x0408",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_0",
        "offset": "0x040c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_0",
        "offset": "0x0410",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR1",
        "offset": "0x0420",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR1",
        "offset": "0x0424",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR1",
        "offset": "0x0428",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_1",
        "offset": "0x042c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_1",
        "offset": "0x0430",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR2",
        "offset": "0x0440",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR2",
        "offset": "0x0444",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR2",
        "offset": "0x0448",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_2",
        "offset": "0x044c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_2",
        "offset": "0x0450",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR3",
        "offset": "0x0460",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR3",
        "offset": "0x0464",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR3",
        "offset": "0x0468",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_3",
        "offset": "0x046c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_3",
        "offset": "0x0470",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR4",
        "offset": "0x0480",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR4",
        "offset": "0x0484",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR4",
        "offset": "0x0488",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_4",
        "offset": "0x048c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_4",
        "offset": "0x0490",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR5",
        "offset": "0x04a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR5",
        "offset": "0x04a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR5",
        "offset": "0x04a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_5",
        "offset": "0x04ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_5",
        "offset": "0x04b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR6",
        "offset": "0x04c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR6",
        "offset": "0x04c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR6",
        "offset": "0x04c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_6",
        "offset": "0x04cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_6",
        "offset": "0x04d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_SAR7",
        "offset": "0x04e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Source Address Registers"
      },
      {
        "name": "DMAC_DAR7",
        "offset": "0x04e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination Address Registers"
      },
      {
        "name": "DMAC_CCR7",
        "offset": "0x04e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Channel Control Registers"
      },
      {
        "name": "DMAC_LC0_7",
        "offset": "0x04ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 0 Registers"
      },
      {
        "name": "DMAC_LC1_7",
        "offset": "0x04f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Loop Counter 1 Registers"
      },
      {
        "name": "DMAC_DBGSTATUS",
        "offset": "0x0d00",
        "size": "W",
        "reset": "0x00000000",
        "description": "Debug Status Register"
      },
      {
        "name": "DMAC_DBGCMD",
        "offset": "0x0d04",
        "size": "W",
        "reset": "0x00000000",
        "description": "Debug Command Register"
      },
      {
        "name": "DMAC_DBGINST0",
        "offset": "0x0d08",
        "size": "W",
        "reset": "0x00000000",
        "description": "Debug Instruction-0 Register"
      },
      {
        "name": "DMAC_DBGINST1",
        "offset": "0x0d0c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Debug Instruction-1 Register"
      },
      {
        "name": "DMAC_CR0",
        "offset": "0x0e00",
        "size": "W",
        "reset": "0x00047051",
        "description": "Configuration Register 0"
      },
      {
        "name": "DMAC_CR1",
        "offset": "0x0e04",
        "size": "W",
        "reset": "0x00000057",
        "description": "Configuration Register 1"
      },
      {
        "name": "DMAC_CR2",
        "offset": "0x0e08",
        "size": "W",
        "reset": "0x00000000",
        "description": "Configuration Register 2"
      },
      {
        "name": "DMAC_CR3",
        "offset": "0x0e0c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Configuration Register 3"
      },
      {
        "name": "DMAC_CR4",
        "offset": "0x0e10",
        "size": "W",
        "reset": "0x00000006",
        "description": "Configuration Register 4"
      },
      {
        "name": "DMAC_CRDn",
        "offset": "0x0e14",
        "size": "W",
        "reset": "0x02094733",
        "description": "DMA Configuration Register"
      },
      {
        "name": "DMAC_WD",
        "offset": "0x0e80",
        "size": "W",
        "reset": "0x00000000",
        "description": "DMA Watchdog Register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "TSADC_USER_CON",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000208",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ADC_STATUS",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "ADC status (EOC)\n0: ADC stop\n1: Conversion in progress"
          },
          {
            "name": "INTER_PD_SOC",
            "bit_range": "11:6",
            "attr": "RW",
            "reset": "0x08",
            "description": "interleave between power down and start of conversion"
          },
          {
            "name": "START",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "When software write 1 to this bit , start_of_conversion will be\nassert.\nThis bit will be cleared after TSADC access finishing.\nWhen TSADC_USER_CON[4] = 1'b1 take effect."
          },
          {
            "name": "START_MODE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "start mode.\n0: tsadc controller will asert  start_of_conversion after\n\"inter_pd_soc\" cycles.\n1: the start_of_conversion will be controlled by\nTSADC_USER_CON[5]."
          },
          {
            "name": "ADC_POWER_CTRL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "ADC power down control bit\n0: ADC power down\n1: ADC power up and reset"
          },
          {
            "name": "ADC_INPUT_SRC_SEL",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "ADC input source selection(CH_SEL[2:0]).\n000 : Input source 0 (SARADC_AIN[0])\n001 : Input source 1 (SARADC_AIN[1])\nOthers : Reserved"
          }
        ],
        "description": "The control register of A/D Converter."
      },
      {
        "type": "register",
        "name": "TSADC_AUTO_CON",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LAST_TSHUT_2CRU",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "last_tshut_2cru for cru first/second reset\nTSHUT status.\nThis bit will set to 1 when tshut is valid, and only be cleared when\napplication write 1 to it.\nThis bit will not be cleared by system reset."
          },
          {
            "name": "LAST_TSHUT_2GPIO",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "last_tshut_2gpio for hardware reset\nTSHUT status.\nThis bit will set to 1 when tshut is valid, and only be cleared when\napplication write 1 to it.\nThis bit will not be cleared by system reset."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SAMPLE_DLY_SEL",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "0: AUTO_PERIOD is used\n1: AUTO_PERIOD_HT is used"
          },
          {
            "name": "AUTO_STATUS",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "0: auto mode stop;\n1: auto mode in progress."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC1_LT_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: do not care low temperature of source 0\n1: enable the low temperature monitor of source 0"
          },
          {
            "name": "SRC0_LT_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: do not care low temperature of source 0\n1: enable the low temperature monitor of source 0"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSHUT_PROLARITY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: low active\n1: high active"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC1_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: do not care the temperature of source 1\n1: if the temperature of source 0 is too high , TSHUT will be valid"
          },
          {
            "name": "SRC0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: do not care the temperature of source 0\n1: if the temperature of source 0 is too high , TSHUT will be valid"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_Q_SEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "temperature coefficient\n1'b0:use tsadc_q as output(positive temperature coefficient)\n1'b1:use(1024 - tsadc_q) as output (negative temperature\ncoefficient)\nRK3399 is negative temprature coefficient, so please set this bit as\n1'b1"
          },
          {
            "name": "AUTO_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: TSADC controller works at user-define mode\n1: TSADC controller works at auto mode"
          }
        ],
        "description": "TSADC auto mode control register"
      },
      {
        "type": "register",
        "name": "TSADC_INT_EN",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "EOC_INT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "eoc_Interrupt enable.\neoc_interrupt enable in user defined mode\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LT_INTEN_SRC1",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "low temperature interrupt enable for src1\n0: disable\n1: enable"
          },
          {
            "name": "LT_INTEN_SRC0",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "low temperature interrupt enable for src0\n0: disable\n1: enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSHUT_2CRU_EN_SRC1",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: TSHUT output to cru disabled.  TSHUT output will always keep\nlow .\n1: TSHUT output works."
          },
          {
            "name": "TSHUT_2CRU_EN_SRC0",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: TSHUT output to cru disabled.  TSHUT output will always keep\nlow .\n1: TSHUT output works."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSHUT_2GPIO_EN_SRC1",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: TSHUT output to gpio disabled.  TSHUT output will always keep\nlow .\n1: TSHUT output works."
          },
          {
            "name": "TSHUT_2GPIO_EN_SRC0",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: TSHUT output to gpio disabled.  TSHUT output will always keep\nlow .\n1: TSHUT output works."
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HT_INTEN_SRC1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "high temperature interrupt enable for src1\n0: disable\n1: enable"
          },
          {
            "name": "HT_INTEN_SRC0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "high temperature interrupt enable for src0\n0: disable\n1: enable"
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "TSADC_INT_PD",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "EOC_INT_PD",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Interrupt status.\nThis bit will be set to 1 when end-of-conversion.\nSet 0 to clear the interrupt."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LT_IRQ_SRC1",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "When TSADC output is lower than COMP_INT_LOW, this bit will be\nvalid, which means temperature is low, and the application should\nin charge of this.\nwrite 1 to it , this bit will be cleared."
          },
          {
            "name": "LT_IRQ_SRC0",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "When TSADC output is lower than COMP_INT_LOW, this bit will be\nvalid, which means temperature is low, and the application should\nin charge of this.\nwrite 1 to it , this bit will be cleared."
          },
          {
            "name": "RESERVED",
            "bit_range": "11:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSHUT_O_SRC1",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "TSHUT output status\nWhen TSADC output is bigger than COMP_SHUT, this bit will be\nvalid, which means temperature is VERY high, and the application\nshould in charge of this.\nwrite 1 to it , this bit will be cleared."
          },
          {
            "name": "TSHUT_O_SRC0",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "TSHUT output status\nWhen TSADC output is bigger than COMP_SHUT, this bit will be\nvalid, which means temperature is VERY high, and the application\nshould in charge of this.\nwrite 1 to it , this bit will be cleared."
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HT_IRQ_SRC1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "When TSADC output is bigger than COMP_INT, this bit will be valid,\nwhich means temperature is high, and the application should in\ncharge of this.\nwrite 1 to it , this bit will be cleared."
          },
          {
            "name": "HT_IRQ_SRC0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When TSADC output is bigger than COMP_INT, this bit will be valid,\nwhich means temperature is high, and the application should in\ncharge of this.\nwrite 1 to it , this bit will be cleared."
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "TSADC_DATA0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ADC_DATA",
            "bit_range": "11:0",
            "attr": "RO",
            "reset": "0x000",
            "description": "A/D value of the channel 0 last conversion (DOUT[9:0])."
          }
        ],
        "description": "This register contains the data after A/D Conversion."
      },
      {
        "type": "register",
        "name": "TSADC_DATA1",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ADC_DATA",
            "bit_range": "11:0",
            "attr": "RO",
            "reset": "0x000",
            "description": "A/D value of the channel 0 last conversion (DOUT[9:0])."
          }
        ],
        "description": "This register contains the data after A/D Conversion."
      },
      {
        "type": "register",
        "name": "TSADC_COMP0_INT",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_COMP_SRC0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "TSADC high temperature level.\nTSADC output is bigger than tsadc_comp,  means the temperature\nis high.\nTSADC_INT will be valid."
          }
        ],
        "description": "TSADC high temperature level for source 0"
      },
      {
        "type": "register",
        "name": "TSADC_COMP1_INT",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_COMP_SRC1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "TSADC high temperature level.\nTSADC output is bigger than tsadc_comp,  means the temperature\nis high.\nTSADC_INT will be valid."
          }
        ],
        "description": "TSADC high temperature level for source 1"
      },
      {
        "type": "register",
        "name": "TSADC_COMP0_SHUT",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_COMP_SRC0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "TSADC high temperature level.\nTSADC output is bigger than tsadc_comp,  means the temperature\nis too high.\nTSHUT will be valid."
          }
        ],
        "description": "TSADC high temperature level for source 0"
      },
      {
        "type": "register",
        "name": "TSADC_COMP1_SHUT",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_COMP_SRC1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "TSADC high temperature level.\nTSADC output is bigger than tsadc_comp,  means the temperature\nis too high.\nTSHUT will be valid."
          }
        ],
        "description": "TSADC high temperature level for source 1"
      },
      {
        "type": "register",
        "name": "TSADC_HIGHT_INT_DEBOUNCE",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEBOUNCE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "TSADC controller will only generate interrupt or TSHUT when\ntemperature is higher than COMP_INT for \"debounce\" times."
          }
        ],
        "description": "high temperature debounce"
      },
      {
        "type": "register",
        "name": "TSADC_HIGHT_TSHUT_DEBOUNCE",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEBOUNCE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "TSADC controller will only generate interrupt or TSHUT when\ntemperature is higher than  COMP_SHUT for \"debounce\" times."
          }
        ],
        "description": "high temperature debounce"
      },
      {
        "type": "register",
        "name": "TSADC_AUTO_PERIOD",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00010000",
        "bit_ranges": [
          {
            "name": "AUTO_PERIOD",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00010000",
            "description": "when auto mode is enabled, this register controls the interleave\nbetween every two accessing of TSADC."
          }
        ],
        "description": "TSADC auto access period"
      },
      {
        "type": "register",
        "name": "TSADC_AUTO_PERIOD_HT",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00010000",
        "bit_ranges": [
          {
            "name": "AUTO_PERIOD",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00010000",
            "description": "This register controls the interleave between every two accessing\nof TSADC after the temperature is higher than COMP_SHUT or\nCOMP_INT"
          }
        ],
        "description": "TSADC auto access period when temperature is high"
      },
      {
        "type": "register",
        "name": "TSADC_COMP0_LOW_INT",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_COMP_SRC0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "TSADC low temperature level.\nTSADC output is lower than tsadc_comp,  means the temperature\nis low.\nTSADC_LOW_INT will be valid."
          }
        ],
        "description": "TSADC low temperature level for source 0"
      },
      {
        "type": "register",
        "name": "TSADC_COMP1_LOW_INT",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TSADC_COMP_SRC1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "TSADC low temperature level.\nTSADC output is lower than tsadc_comp,  means the temperature\nis low.\nTSADC_LOW_INT will be valid."
          }
        ],
        "description": "TSADC low temperature level for source 1"
      }
    ],
    "name": "TSADC",
    "summary": [
      {
        "name": "TSADC_USER_CON",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000208",
        "description": "The control register of A/D Converter."
      },
      {
        "name": "TSADC_AUTO_CON",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC auto mode control register"
      },
      {
        "name": "TSADC_INT_EN",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "TSADC_INT_PD",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "TSADC_DATA0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "This register contains the data after A/D Conversion."
      },
      {
        "name": "TSADC_DATA1",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "This register contains the data after A/D Conversion."
      },
      {
        "name": "TSADC_COMP0_INT",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC high temperature level for source 0"
      },
      {
        "name": "TSADC_COMP1_INT",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC high temperature level for source 1"
      },
      {
        "name": "TSADC_COMP0_SHUT",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC high temperature level for source 0"
      },
      {
        "name": "TSADC_COMP1_SHUT",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC high temperature level for source 1"
      },
      {
        "name": "TSADC_HIGHT_INT_DEBOUNCE",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000003",
        "description": "high temperature debounce"
      },
      {
        "name": "TSADC_HIGHT_TSHUT_DEBOUNCE",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000003",
        "description": "high temperature debounce"
      },
      {
        "name": "TSADC_AUTO_PERIOD",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00010000",
        "description": "TSADC auto access period"
      },
      {
        "name": "TSADC_AUTO_PERIOD_HT",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00010000",
        "description": "TSADC auto access period when temperature is high"
      },
      {
        "name": "TSADC_COMP0_LOW_INT",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC low temperature level for source 0"
      },
      {
        "name": "TSADC_COMP1_LOW_INT",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "TSADC low temperature level for source 1"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "MAILBOX_A2B_INTEN",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int3"
          },
          {
            "name": "INT2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int2"
          },
          {
            "name": "INT1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int1"
          },
          {
            "name": "INT0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 interrupt enable register"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_STATUS",
        "offset": "0x00004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int3.\nwhen writte 1, int is cleared."
          },
          {
            "name": "INT2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int2.\nwhen writte 1, int is cleared."
          },
          {
            "name": "INT1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int1.\nwhen writte 1, int is cleared."
          },
          {
            "name": "INT0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int0.\nwhen writte 1, int is cleared."
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 interrupt status register"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_CMD_0",
        "offset": "0x00008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of Cortex-A53/Cortex-A72 to\nCortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 0"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_DAT_0",
        "offset": "0x0000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of Cortex-A53/Cortex-A72 to Cortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 0"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_CMD_1",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of Cortex-A53/Cortex-A72 to\nCortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 1"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_DAT_1",
        "offset": "0x00014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of Cortex-A53/Cortex-A72 to Cortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 1"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_CMD_2",
        "offset": "0x00018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of Cortex-A53/Cortex-A72 to\nCortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 2"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_DAT_2",
        "offset": "0x0001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of Cortex-A53/Cortex-A72 to Cortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 2"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_CMD_3",
        "offset": "0x00020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of Cortex-A53/Cortex-A72 to\nCortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 3"
      },
      {
        "type": "register",
        "name": "MAILBOX_A2B_DAT_3",
        "offset": "0x00024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of Cortex-A53/Cortex-A72 to Cortex-M0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 3"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_INTEN",
        "offset": "0x00028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int3"
          },
          {
            "name": "INT2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int2"
          },
          {
            "name": "INT1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int1"
          },
          {
            "name": "INT0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt enable for int0"
          }
        ],
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 interrupt enable register"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_STATUS",
        "offset": "0x0002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int3.\nwhen writte 1, int is cleared."
          },
          {
            "name": "INT2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int2.\nwhen writte 1, int is cleared."
          },
          {
            "name": "INT1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int1.\nwhen writte 1, int is cleared."
          },
          {
            "name": "INT0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status for int0.\nwhen writte 1, int is cleared."
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 interrupt status register"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_CMD_0",
        "offset": "0x00030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of MCU to Cortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 0"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_DAT_0",
        "offset": "0x00034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of MCU to Cortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 0"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_CMD_1",
        "offset": "0x00038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of MCU to Cortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 1"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_DAT_1",
        "offset": "0x0003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of MCU to Cortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 1"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_CMD_2",
        "offset": "0x00040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of Cortex-M0 to\nCortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 2"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_DAT_2",
        "offset": "0x00044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of Cortex-M0 to Cortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 2"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_CMD_3",
        "offset": "0x00048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COMMAND",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "command of Cortex-M0 to\nCortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 3"
      },
      {
        "type": "register",
        "name": "MAILBOX_B2A_DAT_3",
        "offset": "0x0004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "data of Cortex-M0 to Cortex-A53/Cortex-A72"
          }
        ],
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 3"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_00",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_00",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 00"
          }
        ],
        "description": "Lock flag register 00"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_01",
        "offset": "0x00104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_01",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 01"
          }
        ],
        "description": "Lock flag register 01"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_02",
        "offset": "0x00108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_02",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 02"
          }
        ],
        "description": "Lock flag register 02"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_03",
        "offset": "0x0010c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_03",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 03"
          }
        ],
        "description": "Lock flag register 03"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_04",
        "offset": "0x00110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_04",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 04"
          }
        ],
        "description": "Lock flag register 04"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_05",
        "offset": "0x00114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_05",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 05"
          }
        ],
        "description": "Lock flag register 05"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_06",
        "offset": "0x00118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_06",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 06"
          }
        ],
        "description": "Lock flag register 06"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_07",
        "offset": "0x0011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_07",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 07"
          }
        ],
        "description": "Lock flag register 07"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_08",
        "offset": "0x00120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_08",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 08"
          }
        ],
        "description": "Lock flag register 08"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_09",
        "offset": "0x00124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_09",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 09"
          }
        ],
        "description": "Lock flag register 09"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_10",
        "offset": "0x00128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_10",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 10"
          }
        ],
        "description": "Lock flag register 10"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_11",
        "offset": "0x0012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_11",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 11"
          }
        ],
        "description": "Lock flag register 11"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_12",
        "offset": "0x00130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_12",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 12"
          }
        ],
        "description": "Lock flag register 12"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_13",
        "offset": "0x00134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_13",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 13"
          }
        ],
        "description": "Lock flag register 13"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_14",
        "offset": "0x00138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_14",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 14"
          }
        ],
        "description": "Lock flag register 14"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_15",
        "offset": "0x0013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_15",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 15"
          }
        ],
        "description": "Lock flag register 15"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_16",
        "offset": "0x00140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_16",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 16"
          }
        ],
        "description": "Lock flag register 16"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_17",
        "offset": "0x00144",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_17",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 17"
          }
        ],
        "description": "Lock flag register 17"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_18",
        "offset": "0x00148",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_18",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 18"
          }
        ],
        "description": "Lock flag register 18"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_19",
        "offset": "0x0014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_19",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 19"
          }
        ],
        "description": "Lock flag register 19"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_20",
        "offset": "0x00150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_20",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 20"
          }
        ],
        "description": "Lock flag register 20"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_21",
        "offset": "0x00154",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_21",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 21"
          }
        ],
        "description": "Lock flag register 21"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_22",
        "offset": "0x00158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_22",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 22"
          }
        ],
        "description": "Lock flag register 22"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_23",
        "offset": "0x0015c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_23",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 23"
          }
        ],
        "description": "Lock flag register 23"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_24",
        "offset": "0x00160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_24",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 24"
          }
        ],
        "description": "Lock flag register 24"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_25",
        "offset": "0x00164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_25",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 25"
          }
        ],
        "description": "Lock flag register 25"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_26",
        "offset": "0x00168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_26",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 26"
          }
        ],
        "description": "Lock flag register 26"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_27",
        "offset": "0x0016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_27",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 27"
          }
        ],
        "description": "Lock flag register 27"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_28",
        "offset": "0x00170",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_28",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 28"
          }
        ],
        "description": "Lock flag register 28"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_29",
        "offset": "0x00174",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_29",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 29"
          }
        ],
        "description": "Lock flag register 29"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_30",
        "offset": "0x00178",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_30",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 30"
          }
        ],
        "description": "Lock flag register 30"
      },
      {
        "type": "register",
        "name": "MAILBOX_ATOMIC_LOCK_31",
        "offset": "0x0017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ATOMIC_LOCK_31",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "lock flag bit 31"
          }
        ],
        "description": "Lock flag register 31"
      }
    ],
    "name": "MAILBOX",
    "summary": [
      {
        "name": "MAILBOX_A2B_INTEN",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 interrupt enable register"
      },
      {
        "name": "MAILBOX_A2B_STATUS",
        "offset": "0x00004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 interrupt status register"
      },
      {
        "name": "MAILBOX_A2B_CMD_0",
        "offset": "0x00008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 0"
      },
      {
        "name": "MAILBOX_A2B_DAT_0",
        "offset": "0x0000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 0"
      },
      {
        "name": "MAILBOX_A2B_CMD_1",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 1"
      },
      {
        "name": "MAILBOX_A2B_DAT_1",
        "offset": "0x00014",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 1"
      },
      {
        "name": "MAILBOX_A2B_CMD_2",
        "offset": "0x00018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 2"
      },
      {
        "name": "MAILBOX_A2B_DAT_2",
        "offset": "0x0001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 2"
      },
      {
        "name": "MAILBOX_A2B_CMD_3",
        "offset": "0x00020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 command 3"
      },
      {
        "name": "MAILBOX_A2B_DAT_3",
        "offset": "0x00024",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 data 3"
      },
      {
        "name": "MAILBOX_B2A_INTEN",
        "offset": "0x00028",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-A53/Cortex-A72 to Cortex-M0 interrupt enable register"
      },
      {
        "name": "MAILBOX_B2A_STATUS",
        "offset": "0x0002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 interrupt status register"
      },
      {
        "name": "MAILBOX_B2A_CMD_0",
        "offset": "0x00030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 0"
      },
      {
        "name": "MAILBOX_B2A_DAT_0",
        "offset": "0x00034",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 0"
      },
      {
        "name": "MAILBOX_B2A_CMD_1",
        "offset": "0x00038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 1"
      },
      {
        "name": "MAILBOX_B2A_DAT_1",
        "offset": "0x0003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 1"
      },
      {
        "name": "MAILBOX_B2A_CMD_2",
        "offset": "0x00040",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 2"
      },
      {
        "name": "MAILBOX_B2A_DAT_2",
        "offset": "0x00044",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 2"
      },
      {
        "name": "MAILBOX_B2A_CMD_3",
        "offset": "0x00048",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 command 3"
      },
      {
        "name": "MAILBOX_B2A_DAT_3",
        "offset": "0x0004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Cortex-M0 to Cortex-A53/Cortex-A72 data 3"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_00",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 00"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_01",
        "offset": "0x00104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 01"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_02",
        "offset": "0x00108",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 02"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_03",
        "offset": "0x0010c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 03"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_04",
        "offset": "0x00110",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 04"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_05",
        "offset": "0x00114",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 05"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_06",
        "offset": "0x00118",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 06"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_07",
        "offset": "0x0011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 07"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_08",
        "offset": "0x00120",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 08"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_09",
        "offset": "0x00124",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 09"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_10",
        "offset": "0x00128",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 10"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_11",
        "offset": "0x0012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 11"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_12",
        "offset": "0x00130",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 12"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_13",
        "offset": "0x00134",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 13"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_14",
        "offset": "0x00138",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 14"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_15",
        "offset": "0x0013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 15"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_16",
        "offset": "0x00140",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 16"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_17",
        "offset": "0x00144",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 17"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_18",
        "offset": "0x00148",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 18"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_19",
        "offset": "0x0014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 19"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_20",
        "offset": "0x00150",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 20"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_21",
        "offset": "0x00154",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 21"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_22",
        "offset": "0x00158",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 22"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_23",
        "offset": "0x0015c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 23"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_24",
        "offset": "0x00160",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 24"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_25",
        "offset": "0x00164",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 25"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_26",
        "offset": "0x00168",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 26"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_27",
        "offset": "0x0016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 27"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_28",
        "offset": "0x00170",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 28"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_29",
        "offset": "0x00174",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 29"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_30",
        "offset": "0x00178",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 30"
      },
      {
        "name": "MAILBOX_ATOMIC_LOCK_31",
        "offset": "0x0017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Lock flag register 31"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "EFUSE_CTRL",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x00",
            "description": "reserved"
          },
          {
            "name": "EFUSE_ADDR",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "efuse address pins :A[9:0]"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x00",
            "description": "reserved"
          },
          {
            "name": "EFUSE_STROBE_SFT_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "efuse strobe control software mode select, active high"
          },
          {
            "name": "EFUSE_RWL",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "efuse redundancy information row select (active high) : RWL"
          },
          {
            "name": "EFUSE_RSB",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x1",
            "description": "efuse redundancy enable(active low) : RSB"
          },
          {
            "name": "EFUSE_MR",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "efuse read trip point setting, MR = L for normal read mode; MR =\nH for margin read1\nmode : MR"
          },
          {
            "name": "EFUSE_PD",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "efuse power down enable (active high) : PD"
          },
          {
            "name": "EFUSE_PS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "efuse pass 1.8V program voltage to internal for program(active\nhigh) : PS"
          },
          {
            "name": "EFUSE_PGENB",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "efuse program enable (active low) : PGENB"
          },
          {
            "name": "EFUSE_LOAD",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "efuse turn on sense amplifier and load data into latch (active\nhigh) : LOAD"
          },
          {
            "name": "EFUSE_STROBE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "efuse turn on the array for read or program access (active high) :\nSTROBE"
          },
          {
            "name": "EFUSE_CSB",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "efuse chip select enable signal, active low : CSB"
          }
        ],
        "description": "e fuse control register"
      },
      {
        "type": "register",
        "name": "EFUSE_DOUT",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "EFUSE_DOUT",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "eFuse data output"
          }
        ],
        "description": "e fuse data out register"
      },
      {
        "type": "register",
        "name": "EFUSE_RF",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x00",
            "description": "reserved"
          },
          {
            "name": "EFUSE_RF_R",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "efuse redundancy bit used indicator register for RF3~RF0, Output\nhigh once the redundancy bit has been used."
          }
        ],
        "description": "e fuse redundancy bit used indicator register"
      },
      {
        "type": "register",
        "name": "EFUSE_JTAG_PASS",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x0cf7680a",
        "bit_ranges": [
          {
            "name": "JTAG_PASSWD",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0xcf7680a",
            "description": "Jtag password for jtag monitor"
          }
        ],
        "description": "Jtag password"
      },
      {
        "type": "register",
        "name": "EFUSE_STROBE_FINISH_CTRL",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00009003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x00",
            "description": "reserved"
          },
          {
            "name": "EFUSE_STROBE_FINISH_PRG",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x90",
            "description": "efuse read strobe finish control in hardware mode."
          },
          {
            "name": "EFUSE_STROBE_FINISH_READ",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "efuse program strobe finish control in hardware mode."
          }
        ],
        "description": "e fuse strobe finish control register"
      }
    ],
    "name": "EFUSE",
    "summary": [
      {
        "name": "EFUSE_CTRL",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "e fuse control register"
      },
      {
        "name": "EFUSE_DOUT",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "e fuse data out register"
      },
      {
        "name": "EFUSE_RF",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "e fuse redundancy bit used indicator register"
      },
      {
        "name": "EFUSE_JTAG_PASS",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x0cf7680a",
        "description": "Jtag password"
      },
      {
        "name": "EFUSE_STROBE_FINISH_CTRL",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00009003",
        "description": "e fuse strobe finish control register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "WDT_CR",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0000000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RST_PLUSE_LENTH",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x2",
            "description": "Reset pulse length.\nThis is used to select the number of pclk cycles\nfor which the system reset stays asserted.\n000: 2 pclk cycles\n001: 4 pclk cycles\n010: 8 pclk cycles\n011: 16 pclk cycles\n100: 32 pclk cycles\n101: 64 pclk cycles\n110: 128 pclk cycles\n111: 256 pclk cycles"
          },
          {
            "name": "RESP_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "Response mode.\nSelects the output response generated to a timeout.\n0: Generate a system reset.\n1: First generate an interrupt and if it is not cleared by the time a\nsecond timeout occurs then generate a system reset."
          },
          {
            "name": "WDT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Writable when the configuration parameter WDT_ALWAYS_EN=0,\notherwise, it is readable. This bit is used to enable and disable the\nwatchdog. When disabled, the counter dose not decrement .Thus,\nno interrupt or system reset is generated. Once this bit has been\nenabled, it can be cleared only by a system reset.\n0: WDT disabled;\n1: WDT enabled."
          }
        ],
        "description": "Control Register"
      },
      {
        "type": "register",
        "name": "WDT_TORR",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TIMEOUT_PERIOD",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Timeout period.\nThis field is used to select the timeout period from\nwhich the watchdog counter restarts. A change of the timeout\nperiod takes effect only after the next counter restart (kick).\nThe range of values available for a 32-bit watchdog counter are:\n0000: 0x0000ffff\n0001: 0x0001ffff\n0010: 0x0003ffff\n0011: 0x0007ffff\n0100: 0x000fffff\n0101: 0x001fffff\n0110: 0x003fffff\n0111: 0x007fffff\n1000: 0x00ffffff\n1001: 0x01ffffff\n1010: 0x03ffffff\n1011: 0x07ffffff\n1100: 0x0fffffff\n1101: 0x1fffffff\n1110: 0x3fffffff\n1111: 0x7fffffff"
          }
        ],
        "description": "Timeout range Register"
      },
      {
        "type": "register",
        "name": "WDT_CCVR",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CUR_CNT",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Current counter value\nThis register, when read, is the current value of the internal\ncounter. This value is read coherently whenever it is read"
          }
        ],
        "description": "Current counter value Register"
      },
      {
        "type": "register",
        "name": "WDT_CRR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CNT_RESTART",
            "bit_range": "7:0",
            "attr": "W1C",
            "reset": "0x00",
            "description": "Counter restart\nThis register is used to restart the WDT counter. As a safety feature\nto prevent accidental restarts, the value 0x76 must be written. A\nrestart also clears the WDT interrupt. Reading this register returns\nzero."
          }
        ],
        "description": "Counter restart Register"
      },
      {
        "type": "register",
        "name": "WDT_STAT",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WDT_STATUS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "This register shows the interrupt status of the WDT.\n1: Interrupt is active regardless of polarity;\n0: Interrupt is inactive."
          }
        ],
        "description": "Interrupt status Register"
      },
      {
        "type": "register",
        "name": "WDT_EOI",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WDT_INT_CLR",
            "bit_range": "0",
            "attr": "RC",
            "reset": "0x0",
            "description": "Clears the watchdog interrupt.\nThis can be used to clear the interrupt without restarting the\nwatchdog counter."
          }
        ],
        "description": "Interrupt clear Register"
      }
    ],
    "name": "WDT",
    "summary": [
      {
        "name": "WDT_CR",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x0000000a",
        "description": "Control Register"
      },
      {
        "name": "WDT_TORR",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timeout range Register"
      },
      {
        "name": "WDT_CCVR",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Current counter value Register"
      },
      {
        "name": "WDT_CRR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Counter restart Register"
      },
      {
        "name": "WDT_STAT",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt status Register"
      },
      {
        "name": "WDT_EOI",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt clear Register"
      }
    ]
  }
]