#----------*-perl-*-------------------------
#  This is a HDL spec file - it defines the unit and how to compile it.
#
#
use ToolConfig;

my $SHRTL          = &ToolConfig::get_tool_path('ipconfig/shrtl');
my $DW_SIM         = &ToolConfig::get_tool_path('designcompiler');
my $VCS_HOME       = $ENV{VCS_HOME};

$hdl_spec = {
    # List of specific VERILOG src files
    -vlog_files => [
    ## need to remove the following
       "src/shared/rtl/shared_pkg.sv",
       "src/shared/rtl/mby_rx_metadata_pkg.sv",
       "src/shared/rtl/mby_egr_pkg.sv",
       "src/shared/rtl/mby_msh_pkg.sv",
       "src/shared/rtl/mby_gmm_pkg.sv",
       "src/csrs/mby/output/sverilog/mby_rx_pb_pkg.vh",
    ## previous files need to be removed from here once there's a shared lib and gmm lib
       "src/shared/interfaces/igr_rx_ppe_if.sv",
       "src/shared/interfaces/rx_ppe_igr_if.sv",
       "src/shared/interfaces/mim_wr_if.sv",
       "src/shared/interfaces/mim_rd_if.sv",
       "src/shared/interfaces/igr_egr_cpod_if.sv",
       "src/shared/interfaces/egr_igr_dpod_if.sv",
       "src/shared/interfaces/mby_mem_1r1w_if.sv",
       "src/igr/rtl/mby_igr_pkg.sv",
       "src/igr/rtl/mby_igr_macros.vh",
       "src/igr/interfaces/pre_post_ppe_tag_info_if.sv",
       "src/igr/interfaces/pre_post_ppe_partial_data_if.sv",
       "src/igr/interfaces/pre_post_ppe_sop_if.sv",
       "src/igr/interfaces/pre_post_ppe_wr_data_if.sv",
       "src/igr/interfaces/pre_ppe_header_if.sv",
       "src/igr/rtl/mby_igr_top.sv",
       "src/igr/itag/rtl/mby_igr_tag.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_ppe.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_epl.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_arb.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_id_list.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_ctrl.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_header.sv",
       "$SHRTL/src/fifo/rtl/shrtl_flop_fifo.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_port.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_wdata.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_wrarb.sv",
       "src/igr/pre_ppe/rtl/mby_igr_pre_wrmux.sv",
       "src/igr/post_ppe/rtl/mby_igr_post_ppe.sv",
       "src/igr/post_ppe/rtl/mby_igr_post_header.sv",
       "src/igr/post_ppe/rtl/mby_igr_post_merge.sv",
       "src/igr/post_ppe/rtl/mby_igr_post_tag_arb.sv",
       "src/igr/post_ppe/rtl/mby_igr_post_tag_seq.sv",
       "src/igr/post_ppe/rtl/mby_igr_write_queue.sv",
       
       "target/mby/mgm_run/post_ppe/src/post_ppe_shell_ctl.v",
       "target/mby/mgm_run/post_ppe/src/post_ppe_shells_wrapper.v",
       "target/mby/mgm_run/post_ppe/src/mby_mem_igr_post_body_ll_ram_shell_340x73.v",
       "target/mby/mgm_run/post_ppe/src/mby_mem_igr_post_sop_fifo_0_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mby_mem_igr_post_sop_fifo_1_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mby_mem_igr_post_sop_fifo_2_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mby_mem_igr_post_sop_fifo_3_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mby_mem_igr_ptr_cache_ram_shell_64x72.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_wrap_mem_igr_post_body_ll_ram_shell_340x73.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_wrap_mem_igr_post_sop_fifo_0_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_wrap_mem_igr_post_sop_fifo_1_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_wrap_mem_igr_post_sop_fifo_2_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_wrap_mem_igr_post_sop_fifo_3_ram_shell_40x74.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_wrap_mem_igr_ptr_cache_ram_shell_64x72.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_rf_mems.v",
       "target/mby/mgm_run/post_ppe/src/mem_wrap/post_ppe_ff_mems.v"
    ],
    
    # List of verilog library src dirs ( corresponds with the VLOG '-y' parameter)
    -vlog_lib_dirs => [
     "src/igr/rtl",
     "target/mby/mgm_run/igr/src",
     "target/mby/mgm_run/igr/src/mem_wrap",
     "target/mby/mgm_run/rtl",
     "target/GenRTL/regflow/mby/output/chdr",
     "target/GenRTL/regflow/mby/output/sverilog",
     "src/csrs/mby/output",
     "src/csrs/mby/output/sverilog",
     "src/igr/pbb/rtl",
     "src/igr/post_ppe/rtl",
     "$VCS_HOME/packages/sva_cg"
     ],
    
    # List of verilog library src files ( corresponds with the VLOG '-v' parameter)
    -vlog_lib_files => [],
    
    # List of include directories. Corresponds with the VLOG '+incdir+' parameter
    -vlog_incdirs => [
     "src/igr/rtl",
#     "/nfs/site/disks/ccdo.soc.cad_root.1/cad/x86-64_linux26/synopsys/designcompiler/M-2016.12-SP3/dw/sim_ver",
     "$DW_SIM/dw/sim_ver",
     "src/csrs/mby/output/sverilog",
     "src/igr/pbb/rtl",
     "src/igr/post_ppe/rtl",
     "target/mby/mgm_run/igr/src",
     "target/mby/mgm_run/igr/src/mem_wrap",
     "target/mby/mgm_run/post_ppe/src",
     "target/mby/mgm_run/post_ppe/src/mem_wrap",
     "target/mby/mgm_run/rtl",
     "$SHRTL/src/common/rtl",   
     "$SHRTL/src/fifo/rtl",   
     "$VCS_HOME/packages/sva_cg",
     "target/mby/mgm_run/igr_pbb/src",
     "target/mby/mgm_run/igr_pbb/src/mem_wrap",
     ],
    
    # Arbitrary VLOG options
    -vlog_opts => [
      "+libext+.v+.sv+.vh+.svh+.vs+.vm+.sva",
		  "-full64",
		  "+v2k",
		  "-notice",
		  "-sverilog",
		  "+vcs+lic+wait",
		  "+warn=noUII-L",
		  "-timescale=10ps/10ps",
		  "-debug_pp",
		  "+define+VCSSIM",
		  "+define+INTEL_SVA_OFF",
		  "+define+MBY_IGR_BEHAVE_MEMS",
		  "-assert svaext",
		],
    
    
    };

