-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_4_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_5_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_6_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_7_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_8_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_9_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_10_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_11_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_12_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_13_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_14_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    x_15_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal select_ln86_fu_136_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_reg_324 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln86_1_fu_150_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_1_reg_329 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1496_2_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_2_reg_334 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_3_fu_170_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_3_reg_339 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_4_fu_184_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_4_reg_344 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1496_5_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_5_reg_349 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_7_fu_204_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_7_reg_354 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_8_fu_218_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_8_reg_359 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1496_9_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_9_reg_364 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_10_fu_238_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_10_reg_369 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_11_fu_252_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_11_reg_374 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1496_12_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_12_reg_379 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_6_fu_282_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_6_reg_384 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_13_fu_306_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_13_reg_390 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln1496_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_1_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_7_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_8_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_10_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_11_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_2_fu_266_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_5_fu_271_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1496_6_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_9_fu_290_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln86_12_fu_295_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1496_13_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_14_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_14_fu_318_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal x_0_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_1_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_2_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_3_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_4_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_5_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_6_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_7_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_8_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_9_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_10_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_11_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_12_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_13_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_14_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_15_V_read_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= select_ln86_14_fu_318_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                icmp_ln1496_12_reg_379 <= icmp_ln1496_12_fu_260_p2;
                icmp_ln1496_2_reg_334 <= icmp_ln1496_2_fu_158_p2;
                icmp_ln1496_5_reg_349 <= icmp_ln1496_5_fu_192_p2;
                icmp_ln1496_9_reg_364 <= icmp_ln1496_9_fu_226_p2;
                select_ln86_10_reg_369 <= select_ln86_10_fu_238_p3;
                select_ln86_11_reg_374 <= select_ln86_11_fu_252_p3;
                select_ln86_13_reg_390 <= select_ln86_13_fu_306_p3;
                select_ln86_1_reg_329 <= select_ln86_1_fu_150_p3;
                select_ln86_3_reg_339 <= select_ln86_3_fu_170_p3;
                select_ln86_4_reg_344 <= select_ln86_4_fu_184_p3;
                select_ln86_6_reg_384 <= select_ln86_6_fu_282_p3;
                select_ln86_7_reg_354 <= select_ln86_7_fu_204_p3;
                select_ln86_8_reg_359 <= select_ln86_8_fu_218_p3;
                select_ln86_reg_324 <= select_ln86_fu_136_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                x_0_V_read_int_reg <= x_0_V_read;
                x_10_V_read_int_reg <= x_10_V_read;
                x_11_V_read_int_reg <= x_11_V_read;
                x_12_V_read_int_reg <= x_12_V_read;
                x_13_V_read_int_reg <= x_13_V_read;
                x_14_V_read_int_reg <= x_14_V_read;
                x_15_V_read_int_reg <= x_15_V_read;
                x_1_V_read_int_reg <= x_1_V_read;
                x_2_V_read_int_reg <= x_2_V_read;
                x_3_V_read_int_reg <= x_3_V_read;
                x_4_V_read_int_reg <= x_4_V_read;
                x_5_V_read_int_reg <= x_5_V_read;
                x_6_V_read_int_reg <= x_6_V_read;
                x_7_V_read_int_reg <= x_7_V_read;
                x_8_V_read_int_reg <= x_8_V_read;
                x_9_V_read_int_reg <= x_9_V_read;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(select_ln86_14_fu_318_p3, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= select_ln86_14_fu_318_p3;
        end if; 
    end process;

    icmp_ln1496_10_fu_232_p2 <= "1" when (signed(x_12_V_read_int_reg) < signed(x_13_V_read_int_reg)) else "0";
    icmp_ln1496_11_fu_246_p2 <= "1" when (signed(x_14_V_read_int_reg) < signed(x_15_V_read_int_reg)) else "0";
    icmp_ln1496_12_fu_260_p2 <= "1" when (signed(select_ln86_10_fu_238_p3) < signed(select_ln86_11_fu_252_p3)) else "0";
    icmp_ln1496_13_fu_300_p2 <= "1" when (signed(select_ln86_9_fu_290_p3) < signed(select_ln86_12_fu_295_p3)) else "0";
    icmp_ln1496_14_fu_314_p2 <= "1" when (signed(select_ln86_6_reg_384) < signed(select_ln86_13_reg_390)) else "0";
    icmp_ln1496_1_fu_144_p2 <= "1" when (signed(x_2_V_read_int_reg) < signed(x_3_V_read_int_reg)) else "0";
    icmp_ln1496_2_fu_158_p2 <= "1" when (signed(select_ln86_fu_136_p3) < signed(select_ln86_1_fu_150_p3)) else "0";
    icmp_ln1496_3_fu_164_p2 <= "1" when (signed(x_4_V_read_int_reg) < signed(x_5_V_read_int_reg)) else "0";
    icmp_ln1496_4_fu_178_p2 <= "1" when (signed(x_6_V_read_int_reg) < signed(x_7_V_read_int_reg)) else "0";
    icmp_ln1496_5_fu_192_p2 <= "1" when (signed(select_ln86_3_fu_170_p3) < signed(select_ln86_4_fu_184_p3)) else "0";
    icmp_ln1496_6_fu_276_p2 <= "1" when (signed(select_ln86_2_fu_266_p3) < signed(select_ln86_5_fu_271_p3)) else "0";
    icmp_ln1496_7_fu_198_p2 <= "1" when (signed(x_8_V_read_int_reg) < signed(x_9_V_read_int_reg)) else "0";
    icmp_ln1496_8_fu_212_p2 <= "1" when (signed(x_10_V_read_int_reg) < signed(x_11_V_read_int_reg)) else "0";
    icmp_ln1496_9_fu_226_p2 <= "1" when (signed(select_ln86_7_fu_204_p3) < signed(select_ln86_8_fu_218_p3)) else "0";
    icmp_ln1496_fu_130_p2 <= "1" when (signed(x_0_V_read_int_reg) < signed(x_1_V_read_int_reg)) else "0";
    select_ln86_10_fu_238_p3 <= 
        x_13_V_read_int_reg when (icmp_ln1496_10_fu_232_p2(0) = '1') else 
        x_12_V_read_int_reg;
    select_ln86_11_fu_252_p3 <= 
        x_15_V_read_int_reg when (icmp_ln1496_11_fu_246_p2(0) = '1') else 
        x_14_V_read_int_reg;
    select_ln86_12_fu_295_p3 <= 
        select_ln86_11_reg_374 when (icmp_ln1496_12_reg_379(0) = '1') else 
        select_ln86_10_reg_369;
    select_ln86_13_fu_306_p3 <= 
        select_ln86_12_fu_295_p3 when (icmp_ln1496_13_fu_300_p2(0) = '1') else 
        select_ln86_9_fu_290_p3;
    select_ln86_14_fu_318_p3 <= 
        select_ln86_13_reg_390 when (icmp_ln1496_14_fu_314_p2(0) = '1') else 
        select_ln86_6_reg_384;
    select_ln86_1_fu_150_p3 <= 
        x_3_V_read_int_reg when (icmp_ln1496_1_fu_144_p2(0) = '1') else 
        x_2_V_read_int_reg;
    select_ln86_2_fu_266_p3 <= 
        select_ln86_1_reg_329 when (icmp_ln1496_2_reg_334(0) = '1') else 
        select_ln86_reg_324;
    select_ln86_3_fu_170_p3 <= 
        x_5_V_read_int_reg when (icmp_ln1496_3_fu_164_p2(0) = '1') else 
        x_4_V_read_int_reg;
    select_ln86_4_fu_184_p3 <= 
        x_7_V_read_int_reg when (icmp_ln1496_4_fu_178_p2(0) = '1') else 
        x_6_V_read_int_reg;
    select_ln86_5_fu_271_p3 <= 
        select_ln86_4_reg_344 when (icmp_ln1496_5_reg_349(0) = '1') else 
        select_ln86_3_reg_339;
    select_ln86_6_fu_282_p3 <= 
        select_ln86_5_fu_271_p3 when (icmp_ln1496_6_fu_276_p2(0) = '1') else 
        select_ln86_2_fu_266_p3;
    select_ln86_7_fu_204_p3 <= 
        x_9_V_read_int_reg when (icmp_ln1496_7_fu_198_p2(0) = '1') else 
        x_8_V_read_int_reg;
    select_ln86_8_fu_218_p3 <= 
        x_11_V_read_int_reg when (icmp_ln1496_8_fu_212_p2(0) = '1') else 
        x_10_V_read_int_reg;
    select_ln86_9_fu_290_p3 <= 
        select_ln86_8_reg_359 when (icmp_ln1496_9_reg_364(0) = '1') else 
        select_ln86_7_reg_354;
    select_ln86_fu_136_p3 <= 
        x_1_V_read_int_reg when (icmp_ln1496_fu_130_p2(0) = '1') else 
        x_0_V_read_int_reg;
end behav;
