719
~E 1 "../compile/7_Seg_Top.vhd" 27 \7_Seg_Top\
~A 1 "../compile/7_Seg_Top.vhd" 30 \7_Seg_Top\
~E 1 "../src/acc.vhd" 29 ACC
~A 1 "../src/acc.vhd" 36 BEHAVIORAL
~E 1 "../src/addr_decoder.vhd" 30 addr_decoder
~A 1 "../src/addr_decoder.vhd" 41 addr_decoder
~E 1 "../src/addr_mux.vhd" 29 ADDR_MUX
~A 1 "../src/addr_mux.vhd" 35 BEHAVIORAL
~E 1 "../src/alu.vhd" 30 ALU
~A 1 "../src/alu.vhd" 36 ALU
~E 1 "../src/bi_buf.vhd" 29 BI_BUF
~A 1 "../src/bi_buf.vhd" 35 BEHAVIORAL
~E 1 "../src/Bin2BCD.vhd" 30 Bin2BCD
~A 1 "../src/Bin2BCD.vhd" 37 beh
~E 1 "../src/CISC_MEMORY.vhd" 31 CISC_MEMORY
~A 1 "../src/CISC_MEMORY.vhd" 42 CISC_MEMORY
~E 1 "../compile/cisc_memory_test.vhd" 27 cisc_memory_test
~E 1 "../src/CLOCKGEN.vhd" 30 CLOCKGEN
~A 1 "../src/CLOCKGEN.vhd" 38 CLOCKGEN
~E 1 "../compile/clockgen_test.vhd" 27 clockgen_test
~E 1 "../src/control_logic.vhd" 29 CONTROL_LOGIC
~A 1 "../src/control_logic.vhd" 45 BEHAVIORAL
~E 1 "../src/data_latch.vhd" 30 data_latch
~A 1 "../src/data_latch.vhd" 42 data_latch
~E 1 "../src/Decoder.vhd" 28 Decoder
~A 1 "../src/Decoder.vhd" 35 Beh
~E 1 "../src/ext_bi_buf.vhd" 29 ext_bi_buf
~A 1 "../src/ext_bi_buf.vhd" 38 ext_bi_buf
~E 1 "../src/flag.vhd" 29 FLAG
~A 1 "../src/flag.vhd" 35 BEHAVIORAL
~E 1 "../src/IO_MUX.vhd" 30 IO_MUX
~A 1 "../src/IO_MUX.vhd" 39 IO_MUX
~E 1 "../compile/IO_ports.vhd" 27 IO_ports
~E 1 "../src/ir.vhd" 29 IR
~A 1 "../src/ir.vhd" 35 BEHAVIORAL
~E 1 "../src/key.vhd" 30 key
~A 1 "../src/key.vhd" 36 key
~E 1 "../src/mdr.vhd" 29 MDR
~A 1 "../src/mdr.vhd" 35 BEHAVIORAL
~E 1 "../compile/micro.vhd" 27 micro
~A 1 "../compile/micro.vhd" 38 micro
~E 1 "../src/pc_logic.vhd" 30 PC_LOGIC
~A 1 "../src/pc_logic.vhd" 38 BEHAVIORAL
~E 1 "../src/split.vhd" 28 split
~A 1 "../src/split.vhd" 36 split
~E 1 "../src/state.vhd" 29 STATE
~A 1 "../src/state.vhd" 35 BEHAVIORAL
