sv xil_defaultlib "C:/Xilinx/Vivado/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 
sv xil_defaultlib "C:/Xilinx/Vivado/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_gt_common_wrapper.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_clock_module.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_stream_datapath.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_stream.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_stream_control_sm.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_stream_datapath.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_stream.v" 
verilog xil_defaultlib "../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" 

verilog xil_defaultlib "glbl.v"

nosort
