

================================================================
== Vitis HLS Report for 'fully_connected'
================================================================
* Date:           Tue Nov 26 16:15:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   147241|   147241|  1.472 ms|  1.472 ms|  147241|  147241|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92  |fully_connected_Pipeline_VITIS_LOOP_58_2  |     1215|     1215|  12.150 us|  12.150 us|  1215|  1215|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |   147240|   147240|      1227|          -|          -|   120|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     121|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     457|     456|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     256|    -|
|Register         |        -|     -|     313|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     770|     833|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92  |fully_connected_Pipeline_VITIS_LOOP_58_2  |        0|   0|  457|  456|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                          |        0|   0|  457|  456|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln56_2_fu_146_p2  |         +|   0|  0|  23|          16|           9|
    |add_ln56_fu_158_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln57_fu_168_p2    |         +|   0|  0|  70|          63|          63|
    |icmp_ln56_fu_152_p2   |      icmp|   0|  0|  14|           7|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 121|          93|          78|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         14|    1|         14|
    |gmem_blk_n_AR        |   9|          2|    1|          2|
    |gmem_blk_n_R         |   9|          2|    1|          2|
    |grp_fu_250_ce        |   9|          2|    1|          2|
    |grp_fu_254_ce        |   9|          2|    1|          2|
    |i_fu_64              |   9|          2|    7|         14|
    |m_axi_gmem_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_ARID      |   9|          2|    1|          2|
    |m_axi_gmem_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem_RREADY    |  14|          3|    1|          3|
    |phi_mul_fu_60        |   9|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 256|         56|  150|        410|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  13|   0|   13|          0|
    |gmem_addr_read_reg_240                                           |  32|   0|   32|          0|
    |gmem_addr_reg_234                                                |  64|   0|   64|          0|
    |grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |i_12_reg_226                                                     |   7|   0|    7|          0|
    |i_fu_64                                                          |   7|   0|    7|          0|
    |phi_mul_fu_60                                                    |  16|   0|   16|          0|
    |phi_mul_load_reg_221                                             |  16|   0|   16|          0|
    |sext_ln56_reg_216                                                |  63|   0|   63|          0|
    |sum_reg_245                                                      |  32|   0|   32|          0|
    |trunc_ln_reg_211                                                 |  62|   0|   62|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 313|   0|  313|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fully_connected|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fully_connected|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fully_connected|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fully_connected|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fully_connected|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_405_p_din0    |  out|   32|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_405_p_din1    |  out|   32|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_405_p_opcode  |  out|    1|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_405_p_dout0   |   in|   32|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_405_p_ce      |  out|    1|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_409_p_din0    |  out|   32|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_409_p_din1    |  out|   32|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_409_p_dout0   |   in|   32|  ap_ctrl_hs|  fully_connected|  return value|
|grp_fu_409_p_ce      |  out|    1|  ap_ctrl_hs|  fully_connected|  return value|
|input_r_address0     |  out|    9|   ap_memory|          input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0    |  out|    7|   ap_memory|         output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|         output_r|         array|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|             gmem|       pointer|
|weights              |   in|   64|     ap_none|          weights|        scalar|
|bias                 |   in|   64|     ap_none|             bias|        scalar|
+---------------------+-----+-----+------------+-----------------+--------------+

