

================================================================
== Vitis HLS Report for 'SIGMOID'
================================================================
* Date:           Tue Jan 28 12:12:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 4, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x" [sigmoid.cpp:8]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %x_read, i32 0" [sigmoid.cpp:12]   --->   Operation 31 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %x_read" [sigmoid.cpp:12]   --->   Operation 32 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln12, i32 23, i32 30" [sigmoid.cpp:12]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %bitcast_ln12" [sigmoid.cpp:12]   --->   Operation 34 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln12 = icmp_ne  i8 %tmp_1, i8 255" [sigmoid.cpp:12]   --->   Operation 35 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.28ns)   --->   "%icmp_ln12_1 = icmp_eq  i23 %trunc_ln12, i23 0" [sigmoid.cpp:12]   --->   Operation 36 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln12 = or i1 %icmp_ln12_1, i1 %icmp_ln12" [sigmoid.cpp:12]   --->   Operation 37 'or' 'or_ln12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %x_read, i32 0" [sigmoid.cpp:12]   --->   Operation 38 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%and_ln12 = and i1 %or_ln12, i1 %tmp_2" [sigmoid.cpp:12]   --->   Operation 39 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%xor_ln12 = xor i32 %bitcast_ln12, i32 2147483648" [sigmoid.cpp:12]   --->   Operation 40 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%bitcast_ln12_1 = bitcast i32 %xor_ln12" [sigmoid.cpp:12]   --->   Operation 41 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln12 = select i1 %and_ln12, i32 %bitcast_ln12_1, i32 %x_read" [sigmoid.cpp:12]   --->   Operation 42 'select' 'select_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %x_read, i32 0" [sigmoid.cpp:19]   --->   Operation 43 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %select_ln12, i32 6" [sigmoid.cpp:15]   --->   Operation 44 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %x_read, i32 0" [sigmoid.cpp:19]   --->   Operation 45 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %select_ln12" [sigmoid.cpp:15]   --->   Operation 46 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15, i32 23, i32 30" [sigmoid.cpp:15]   --->   Operation 47 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %bitcast_ln15" [sigmoid.cpp:15]   --->   Operation 48 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln15 = icmp_ne  i8 %tmp_3, i8 255" [sigmoid.cpp:15]   --->   Operation 49 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln15_1 = icmp_eq  i23 %trunc_ln15, i23 0" [sigmoid.cpp:15]   --->   Operation 50 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%or_ln15 = or i1 %icmp_ln15_1, i1 %icmp_ln15" [sigmoid.cpp:15]   --->   Operation 51 'or' 'or_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %select_ln12, i32 6" [sigmoid.cpp:15]   --->   Operation 52 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%and_ln15 = and i1 %or_ln15, i1 %tmp_4" [sigmoid.cpp:15]   --->   Operation 53 'and' 'and_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln15 = select i1 %and_ln15, i32 6, i32 %select_ln12" [sigmoid.cpp:15]   --->   Operation 54 'select' 'select_ln15' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 55 [16/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 55 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 56 [15/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 57 [14/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 57 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 58 [13/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 58 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 59 [12/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 59 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 60 [11/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 60 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 61 [10/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 61 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 62 [9/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 62 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 63 [8/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 63 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 64 [7/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 64 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 65 [6/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 65 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 66 [5/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 66 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 67 [4/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 67 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 68 [3/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 68 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 69 [2/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 69 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 70 [1/16] (6.07ns)   --->   "%div = fdiv i32 %select_ln15, i32 6" [sigmoid.cpp:18]   --->   Operation 70 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 71 [4/4] (5.70ns)   --->   "%dc = fmul i32 %div, i32 255" [sigmoid.cpp:18]   --->   Operation 71 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 72 [3/4] (5.70ns)   --->   "%dc = fmul i32 %div, i32 255" [sigmoid.cpp:18]   --->   Operation 72 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 73 [2/4] (5.70ns)   --->   "%dc = fmul i32 %div, i32 255" [sigmoid.cpp:18]   --->   Operation 73 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 74 [1/4] (5.70ns)   --->   "%dc = fmul i32 %div, i32 255" [sigmoid.cpp:18]   --->   Operation 74 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.88>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 75 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 76 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 77 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 78 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 79 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 80 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 80 'add' 'add_ln317' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 81 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 82 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 82 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 83 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 84 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 84 'select' 'select_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.42>
ST_26 : Operation 85 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 85 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 86 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 87 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 88 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 89 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 89 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 90 'partselect' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 91 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 91 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i79.i32.i32, i79 %shl_ln18, i32 24, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 92 'partselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 93 [1/1] (1.24ns)   --->   "%val = select i1 %tmp, i8 %tmp_7, i8 %tmp_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 93 'select' 'val' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.41>
ST_28 : Operation 94 [1/1] (1.91ns)   --->   "%result_2 = sub i8 0, i8 %val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 94 'sub' 'result_2' <Predicate = (xs_sign)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 95 [1/1] (1.24ns)   --->   "%result = select i1 %xs_sign, i8 %result_2, i8 %val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18]   --->   Operation 95 'select' 'result' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %result" [sigmoid.cpp:19]   --->   Operation 96 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 97 [1/1] (0.00ns)   --->   "%sigmoidLUT_1_addr = getelementptr i32 %sigmoidLUT_1, i64 0, i64 %zext_ln19" [sigmoid.cpp:19]   --->   Operation 97 'getelementptr' 'sigmoidLUT_1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 98 [2/2] (3.25ns)   --->   "%sigmoidLUT_1_load = load i8 %sigmoidLUT_1_addr" [sigmoid.cpp:19]   --->   Operation 98 'load' 'sigmoidLUT_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 29 <SV = 28> <Delay = 4.24>
ST_29 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0" [sigmoid.cpp:17]   --->   Operation 99 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln12, i1 %tmp_6" [sigmoid.cpp:19]   --->   Operation 100 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 101 [1/2] (3.25ns)   --->   "%sigmoidLUT_1_load = load i8 %sigmoidLUT_1_addr" [sigmoid.cpp:19]   --->   Operation 101 'load' 'sigmoidLUT_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_29 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%bitcast_ln20 = bitcast i32 %sigmoidLUT_1_load" [sigmoid.cpp:20]   --->   Operation 102 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%xor_ln20 = xor i32 %bitcast_ln20, i32 2147483648" [sigmoid.cpp:20]   --->   Operation 103 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%bitcast_ln20_1 = bitcast i32 %xor_ln20" [sigmoid.cpp:20]   --->   Operation 104 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 105 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, i32 %sigmoidLUT_1_load, i32 %bitcast_ln20_1" [sigmoid.cpp:19]   --->   Operation 105 'select' 'select_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln21 = ret i32 %select_ln19" [sigmoid.cpp:21]   --->   Operation 106 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.431ns
The critical path consists of the following:
	wire read operation ('x', sigmoid.cpp:8) on port 'x' (sigmoid.cpp:8) [4]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_2', sigmoid.cpp:12) [11]  (5.431 ns)

 <State 2>: 6.424ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', sigmoid.cpp:12) [11]  (5.431 ns)
	'and' operation 1 bit ('and_ln12', sigmoid.cpp:12) [12]  (0.000 ns)
	'select' operation 32 bit ('select_ln12', sigmoid.cpp:12) [15]  (0.993 ns)

 <State 3>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_4', sigmoid.cpp:15) [22]  (5.431 ns)

 <State 4>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_4', sigmoid.cpp:15) [22]  (5.431 ns)
	'and' operation 1 bit ('and_ln15', sigmoid.cpp:15) [23]  (0.000 ns)
	'select' operation 32 bit ('select_ln15', sigmoid.cpp:15) [24]  (0.978 ns)

 <State 5>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 6>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 7>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 8>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 9>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 10>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 11>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 12>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 13>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 14>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 15>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 16>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 17>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 18>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 19>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 20>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', sigmoid.cpp:18) [25]  (6.075 ns)

 <State 21>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', sigmoid.cpp:18) [26]  (5.702 ns)

 <State 22>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', sigmoid.cpp:18) [26]  (5.702 ns)

 <State 23>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', sigmoid.cpp:18) [26]  (5.702 ns)

 <State 24>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', sigmoid.cpp:18) [26]  (5.702 ns)

 <State 25>: 2.883ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [36]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [38]  (0.968 ns)

 <State 26>: 4.420ns
The critical path consists of the following:
	'lshr' operation 79 bit ('lshr_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [41]  (4.420 ns)

 <State 27>: 5.668ns
The critical path consists of the following:
	'shl' operation 79 bit ('shl_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [42]  (4.420 ns)
	'select' operation 8 bit ('val', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [45]  (1.248 ns)

 <State 28>: 6.417ns
The critical path consists of the following:
	'sub' operation 8 bit ('result', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [46]  (1.915 ns)
	'select' operation 8 bit ('result', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->sigmoid.cpp:18) [47]  (1.248 ns)
	'getelementptr' operation 8 bit ('sigmoidLUT_1_addr', sigmoid.cpp:19) [51]  (0.000 ns)
	'load' operation 32 bit ('sigmoidLUT_1_load', sigmoid.cpp:19) on array 'sigmoidLUT_1' [52]  (3.254 ns)

 <State 29>: 4.247ns
The critical path consists of the following:
	'load' operation 32 bit ('sigmoidLUT_1_load', sigmoid.cpp:19) on array 'sigmoidLUT_1' [52]  (3.254 ns)
	'select' operation 32 bit ('select_ln19', sigmoid.cpp:19) [56]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
