/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_34z;
  wire [14:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  reg [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [10:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  reg [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[129] & celloutsig_1_0z);
  assign celloutsig_0_11z = ~(in_data[29] & celloutsig_0_3z[2]);
  assign celloutsig_0_1z = ~(in_data[21] & celloutsig_0_0z[2]);
  assign celloutsig_0_18z = ~(celloutsig_0_12z & celloutsig_0_1z);
  assign celloutsig_1_11z = ~((celloutsig_1_4z[3] | celloutsig_1_2z) & in_data[178]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_0z) & celloutsig_1_12z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_0z[4]);
  assign celloutsig_1_6z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_1_12z = in_data[120] | ~(celloutsig_1_8z);
  assign celloutsig_0_8z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_9z[3] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_20z = celloutsig_0_6z[3] | ~(celloutsig_0_18z);
  assign celloutsig_0_4z = in_data[68] | in_data[94];
  assign celloutsig_0_49z = celloutsig_0_44z[0] | celloutsig_0_35z[4];
  assign celloutsig_0_52z = celloutsig_0_17z | celloutsig_0_38z[2];
  assign celloutsig_1_10z = celloutsig_1_4z[2] | in_data[189];
  assign celloutsig_1_7z = { celloutsig_1_4z[3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } == { celloutsig_1_1z[11:8], celloutsig_1_2z };
  assign celloutsig_0_5z = in_data[91:86] >= { in_data[38:36], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_1z[7:4], celloutsig_1_10z } >= { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_17z = celloutsig_0_10z[8:5] >= celloutsig_0_0z[4:1];
  assign celloutsig_0_27z = celloutsig_0_14z[15:10] >= celloutsig_0_23z[8:3];
  assign celloutsig_0_32z = celloutsig_0_20z & ~(celloutsig_0_23z[7]);
  assign celloutsig_1_0z = in_data[167] & ~(in_data[117]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_1z[12]);
  assign celloutsig_0_0z = in_data[41:37] * in_data[67:63];
  assign celloutsig_0_34z = { celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_24z } * { celloutsig_0_26z[8:6], celloutsig_0_23z, celloutsig_0_27z };
  assign celloutsig_0_53z = { celloutsig_0_34z[8:2], celloutsig_0_36z, celloutsig_0_49z } * { celloutsig_0_10z[8:6], celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_10z = { in_data[67:63], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } * { celloutsig_0_7z[0], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_44z = - celloutsig_0_9z[8:5];
  assign celloutsig_0_6z = - { in_data[80:74], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_14z = - { celloutsig_0_10z[14:0], celloutsig_0_2z };
  assign celloutsig_0_23z = - { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z } | celloutsig_0_9z[9:1];
  assign celloutsig_0_21z = { celloutsig_0_0z[4:3], celloutsig_0_15z } | { celloutsig_0_9z[14:13], celloutsig_0_15z };
  assign celloutsig_0_35z = in_data[16:2] <<< { celloutsig_0_26z[12:0], celloutsig_0_32z, celloutsig_0_4z };
  assign celloutsig_0_36z = celloutsig_0_34z[8:6] <<< { celloutsig_0_24z[4], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_13z = { in_data[168:161], celloutsig_1_9z[2:1], 1'h1, celloutsig_1_8z } <<< { in_data[176], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z } <<< { celloutsig_1_13z[11:10], celloutsig_1_16z };
  assign celloutsig_0_38z = celloutsig_0_6z[10:7] ~^ celloutsig_0_0z[3:0];
  assign celloutsig_0_26z = { celloutsig_0_14z[15:12], celloutsig_0_13z, celloutsig_0_3z } ~^ { celloutsig_0_10z[14:2], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[163:160] ^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_6z[11:3], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } ^ { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_24z = celloutsig_0_10z[7:2] ^ { in_data[41:39], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_3z = celloutsig_0_0z[4:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_1z = in_data[166:148];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_6z[2:0];
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_2z) | (celloutsig_1_2z & in_data[169]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z & celloutsig_0_13z[4]) | (celloutsig_0_12z & celloutsig_0_0z[3]));
  assign celloutsig_1_9z[2:1] = in_data[190:189] ~^ { in_data[126], celloutsig_1_8z };
  assign celloutsig_1_9z[0] = 1'h1;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
