/**
 * \file IfxMchk_bf.h
 * \brief
 * \copyright Copyright (c) 2014 Infineon Technologies AG. All rights reserved.
 *
 * Version: TC27XA_TS_V3.0.1.R2
 * Specification: TC27xA_TS_V3.0.1_SFR_OPEN_MARKET.xml (Revision: V3.0.1)
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Mchk_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxLld_Mchk
 * 
 */
#ifndef IFXMCHK_BF_H
#define IFXMCHK_BF_H 1
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Mchk_BitfieldsMask
 * \{  */

/** \\brief  Length for Ifx_MCHK_CHK_IR_Bits.MCHKIN */
#define IFX_MCHK_CHK_IR_MCHKIN_LEN (32)

/** \\brief  Mask for Ifx_MCHK_CHK_IR_Bits.MCHKIN */
#define IFX_MCHK_CHK_IR_MCHKIN_MSK (0xffffffff)

/** \\brief  Offset for Ifx_MCHK_CHK_IR_Bits.MCHKIN */
#define IFX_MCHK_CHK_IR_MCHKIN_OFF (0)

/** \\brief  Length for Ifx_MCHK_CHK_RR_Bits.MCHKR */
#define IFX_MCHK_CHK_RR_MCHKR_LEN (32)

/** \\brief  Mask for Ifx_MCHK_CHK_RR_Bits.MCHKR */
#define IFX_MCHK_CHK_RR_MCHKR_MSK (0xffffffff)

/** \\brief  Offset for Ifx_MCHK_CHK_RR_Bits.MCHKR */
#define IFX_MCHK_CHK_RR_MCHKR_OFF (0)

/** \\brief  Length for Ifx_MCHK_CRC_Bits.MCHKCRC */
#define IFX_MCHK_CRC_MCHKCRC_LEN (32)

/** \\brief  Mask for Ifx_MCHK_CRC_Bits.MCHKCRC */
#define IFX_MCHK_CRC_MCHKCRC_MSK (0xffffffff)

/** \\brief  Offset for Ifx_MCHK_CRC_Bits.MCHKCRC */
#define IFX_MCHK_CRC_MCHKCRC_OFF (0)

/** \\brief  Length for Ifx_MCHK_ID_Bits.MODNUMBER */
#define IFX_MCHK_ID_MODNUMBER_LEN (16)

/** \\brief  Mask for Ifx_MCHK_ID_Bits.MODNUMBER */
#define IFX_MCHK_ID_MODNUMBER_MSK (0xffff)

/** \\brief  Offset for Ifx_MCHK_ID_Bits.MODNUMBER */
#define IFX_MCHK_ID_MODNUMBER_OFF (16)

/** \\brief  Length for Ifx_MCHK_ID_Bits.MODREV */
#define IFX_MCHK_ID_MODREV_LEN (8)

/** \\brief  Mask for Ifx_MCHK_ID_Bits.MODREV */
#define IFX_MCHK_ID_MODREV_MSK (0xff)

/** \\brief  Offset for Ifx_MCHK_ID_Bits.MODREV */
#define IFX_MCHK_ID_MODREV_OFF (0)

/** \\brief  Length for Ifx_MCHK_ID_Bits.MODTYPE */
#define IFX_MCHK_ID_MODTYPE_LEN (8)

/** \\brief  Mask for Ifx_MCHK_ID_Bits.MODTYPE */
#define IFX_MCHK_ID_MODTYPE_MSK (0xff)

/** \\brief  Offset for Ifx_MCHK_ID_Bits.MODTYPE */
#define IFX_MCHK_ID_MODTYPE_OFF (8)

/** \\brief  Length for Ifx_MCHK_WR_Bits.WO */
#define IFX_MCHK_WR_WO_LEN (32)

/** \\brief  Mask for Ifx_MCHK_WR_Bits.WO */
#define IFX_MCHK_WR_WO_MSK (0xffffffff)

/** \\brief  Offset for Ifx_MCHK_WR_Bits.WO */
#define IFX_MCHK_WR_WO_OFF (0)
/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXMCHK_BF_H */
