/* Generated by Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os) */

module \../true.aig (n0_inv);
  wire n0;
  output n0_inv;
  assign n0_inv = ~n0;
endmodule
