# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"seg7_tb_func_synth.v" \
"../../../../../Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v" \
"../../../../../Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v" \
"../../../../../Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v" \

# Do not sort compile order
nosort
